Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_17.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/bfs-rodinia-3.1/__data_graph1MW_6_txt/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/bfs-rodinia-3.1/__data_graph1MW_6_txt/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/bfs-rodinia-3.1 ./data/graph1MW_6.txt


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_17.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # F2c2f13c9e651a088ca48d94c6578c489  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
Extracting PTX file and ptxas options    1: bfs-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: bfs-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: bfs-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: bfs-rodinia-3.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: bfs-rodinia-3.5.sm_62.ptx -arch=sm_62
requency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
Extracting specific PTX file named bfs-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named bfs-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named bfs-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named bfs-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named bfs-rodinia-3.5.sm_62.ptx 
Extracting specific PTX file namExtracting PTX file and ptxas options    6: bfs-rodinia-3.6.sm_70.ptx -arch=sm_70
ed bfs-rodinia-3.6.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x400e90, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=16, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=20, lmem=0, smem=0, cmem=404
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x400dc0, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe48 (bfs-rodinia-3.6.sm_70.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (bfs-rodinia-3.6.sm_70.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe78 (bfs-rodinia-3.6.sm_70.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (bfs-rodinia-3.6.sm_70.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xec0 (bfs-rodinia-3.6.sm_70.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (bfs-rodinia-3.6.sm_70.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf40 (bfs-rodinia-3.6.sm_70.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf98 (bfs-rodinia-3.6.sm_70.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xfb8 (bfs-rodinia-3.6.sm_70.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (bfs-rodinia-3.6.sm_70.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8098
gpu_sim_insn = 19006348
gpu_ipc =    2347.0422
gpu_tot_sim_cycle = 8098
gpu_tot_sim_insn = 19006348
gpu_tot_ipc =    2347.0422
gpu_tot_issued_cta = 1954
gpu_occupancy = 23.3147% 
gpu_tot_occupancy = 23.3147% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8607
partiton_level_parallism_total  =       3.8607
partiton_level_parallism_util =      15.3934
partiton_level_parallism_util_total  =      15.3934
L2_BW  =     139.8502 GB/Sec
L2_BW_total  =     139.8502 GB/Sec
gpu_total_sim_rate=130180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 536, Miss = 524, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 402, Miss = 402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31274
	L1D_total_cache_misses = 31262
	L1D_total_cache_miss_rate = 0.9996
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7

Total_core_cache_fail_stats:
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 20008896
gpgpu_n_tot_w_icount = 625278
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31257
gpgpu_n_mem_write_global = 7
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1000017
gpgpu_n_store_insn = 7
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7003136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:572423	W0_Idle:124847	W0_Scoreboard:3480212	W1:82	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:625196
single_issue_nums: WS0:156384	WS1:156302	WS2:156296	WS3:156296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250056 {8:31257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 280 {40:7,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1250280 {40:31257,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56 {8:7,}
maxmflatency = 557 
max_icnt2mem_latency = 124 
maxmrqlatency = 34 
max_icnt2sh_latency = 182 
averagemflatency = 393 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 52 
mrq_lat_table:9417 	6799 	6405 	6065 	2561 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10 	31226 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	7813 	16464 	6987 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4088 	2449 	2586 	3292 	5740 	12096 	1013 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      5458      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      5671      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5470      5454      5682      5690      5936      5953      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5450      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6189      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 50.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 31252/514 = 60.801556
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        50        48        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        56        48        56        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        56        48        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        56        48        48        56        65        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[14]:        65        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
total dram reads = 31252
bank skew: 65/48 = 1.35
chip skew: 984/976 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        388       395       392       388       394       399       410       406       399       407       375       375       391       397       397       395
dram[1]:        388       397       359       359       393       409       404       411       434       443       453       445       404       409       405       399
dram[2]:        421       425       435       429       409       410       407       396       415       426       444       440       417       420       427       421
dram[3]:        406       414       425       423       422       428       432       432       442       455       456       450       419       420       423       414
dram[4]:        375       376       380       381       380       379       393       386       358       355       348       351       367       369       362       358
dram[5]:        339       343       366       368       372       391       378       372       396       398       355       358       362       364       357       352
dram[6]:        339       341       361       357       381       384       404       407       355       357       345       348       377       380       353       350
dram[7]:        348       344       365       363       383       389       380       386       422       429       406       398       360       360       365       359
dram[8]:        377       376       355       358       366       379       399       385       395       388       362       361       342       343       352       353
dram[9]:        383       386       399       404       410       417       424       434       397       410       407       397       369       361       374       378
dram[10]:        394       398       377       382       388       390       380       382       398       395       402       393       378       380       409       410
dram[11]:        386       390       378       379       375       388       395       393       399       410       420       414       378       378       362       363
dram[12]:        353       354       347       349       346       344       356       355       399       397       407       406       388       382       365       359
dram[13]:        354       355       350       358       336       348       351       351       402       404       397       391       344       345       379       381
dram[14]:        363       359       337       345       363       369       379       373       404       401       439       431       389       386       371       364
dram[15]:        403       405       394       397       378       389       383       393       410       413       421       411       356       348       392       394
dram[16]:        391       390       391       385       375       378       381       380       393       405       424       417       388       400       398       392
dram[17]:        399       406       404       406       397       403       382       384       398       394       412       415       399       410       411       410
dram[18]:        418       421       403       401       381       397       405       398       388       388       410       412       409       418       444       441
dram[19]:        432       436       423       426       424       426       410       405       398       400       415       415       408       418       443       438
dram[20]:        429       428       424       420       406       412       418       415       395       399       432       427       408       416       442       439
dram[21]:        341       338       352       358       382       389       355       355       379       387       377       372       374       378       370       364
dram[22]:        390       388       389       395       396       399       405       396       394       394       425       422       400       407       406       401
dram[23]:        439       436       429       430       421       423       422       423       389       395       412       408       402       409       438       434
dram[24]:        354       358       341       343       348       351       344       341       412       426       372       368       346       351       349       353
dram[25]:        373       373       346       342       366       378       344       342       410       412       353       353       350       352       352       353
dram[26]:        393       402       386       385       391       397       408       394       412       428       380       375       371       372       372       375
dram[27]:        386       391       385       388       396       407       396       394       433       439       418       418       393       392       391       385
dram[28]:        407       410       401       400       399       404       388       381       414       416       377       373       384       387       389       389
dram[29]:        413       412       402       405       387       396       395       388       430       438       444       439       440       435       425       422
dram[30]:        420       421       420       426       410       407       409       403       421       429       444       441       426       430       419       418
dram[31]:        410       413       426       426       432       432       436       437       439       447       451       449       439       439       416       413
maximum mf latency per bank:
dram[0]:        478       507       469       454       465       490       472       475       479       507       419       429       442       503       481       464
dram[1]:        438       490       423       428       444       459       465       476       517       524       491       495       449       483       482       451
dram[2]:        471       489       474       474       479       463       461       470       483       557       491       489       472       505       478       466
dram[3]:        454       496       472       461       457       478       462       474       530       539       500       496       495       474       481       455
dram[4]:        469       444       440       430       446       457       474       466       411       415       398       418       416       432       432       438
dram[5]:        395       399       419       419       440       458       468       452       449       457       416       436       421       426       392       399
dram[6]:        385       397       434       405       440       461       460       461       419       416       399       405       430       438       391       395
dram[7]:        418       400       429       409       437       450       428       454       477       486       472       463       423       413       405       411
dram[8]:        440       465       398       403       471       496       473       473       451       482       437       429       404       425       416       407
dram[9]:        444       445       443       482       492       474       471       478       467       499       498       472       426       417       450       451
dram[10]:        459       480       431       468       475       470       446       444       461       491       483       475       447       454       488       503
dram[11]:        456       465       445       449       461       473       474       457       467       482       491       472       469       436       405       451
dram[12]:        412       426       397       383       399       430       412       400       501       474       493       478       481       464       434       405
dram[13]:        425       403       407       406       390       416       389       395       456       487       466       436       390       413       446       458
dram[14]:        434       422       377       390       458       486       444       429       493       478       493       480       478       469       440       435
dram[15]:        454       477       470       453       445       492       460       475       485       485       492       464       404       421       473       480
dram[16]:        481       515       469       469       443       474       447       458       484       507       484       473       454       496       497       469
dram[17]:        455       454       451       458       487       483       456       462       498       501       500       504       449       466       479       479
dram[18]:        466       490       438       441       458       495       466       460       486       460       491       497       478       499       481       525
dram[19]:        497       494       457       463       489       476       452       448       493       510       501       511       451       472       489       485
dram[20]:        468       510       465       476       472       510       457       450       487       527       502       502       475       467       484       486
dram[21]:        409       389       420       415       453       440       405       411       439       458       451       450       437       450       458       442
dram[22]:        486       459       441       471       476       441       461       456       487       489       502       508       471       471       485       517
dram[23]:        495       502       463       469       498       478       458       466       466       477       492       494       464       473       477       483
dram[24]:        428       440       415       392       418       438       385       385       471       539       448       417       410       426       383       411
dram[25]:        429       435       420       412       421       448       377       376       494       486       404       403       416       415       416       417
dram[26]:        462       483       445       467       486       459       469       468       474       550       480       449       443       428       425       440
dram[27]:        436       453       459       471       490       487       494       483       521       500       501       490       495       461       453       467
dram[28]:        492       486       455       470       468       464       446       440       474       499       423       435       469       456       441       464
dram[29]:        451       459       453       475       484       467       474       471       497       502       504       490       494       485       470       471
dram[30]:        491       477       458       486       485       464       469       470       471       494       509       500       465       471       450       471
dram[31]:        452       463       471       493       503       479       479       479       493       497       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5098 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1506 dram_eff=0.6481
bk0: 64a 6021i bk1: 64a 6009i bk2: 64a 6042i bk3: 64a 6020i bk4: 64a 6022i bk5: 64a 6002i bk6: 48a 6042i bk7: 48a 6026i bk8: 56a 6030i bk9: 56a 6022i bk10: 64a 6025i bk11: 64a 6024i bk12: 64a 6019i bk13: 64a 6013i bk14: 64a 6032i bk15: 64a 6028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.536386
Bank_Level_Parallism_Col = 1.525799
Bank_Level_Parallism_Ready = 1.118852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525799 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 247 
Wasted_Row = 0 
Idle = 4857 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5098 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161513 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.010183 
queue_avg = 0.489309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.489309
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5096 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1490 dram_eff=0.655
bk0: 64a 6031i bk1: 64a 6020i bk2: 64a 6025i bk3: 64a 6017i bk4: 64a 6024i bk5: 64a 6007i bk6: 48a 6030i bk7: 48a 6026i bk8: 56a 6034i bk9: 56a 6027i bk10: 64a 6034i bk11: 64a 6018i bk12: 64a 6016i bk13: 64a 6006i bk14: 64a 6024i bk15: 64a 6013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521982
Bank_Level_Parallism_Col = 1.511628
Bank_Level_Parallism_Ready = 1.100410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511628 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 4829 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5096 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161842 
Issued_on_Two_Bus_Simul_Util = 0.001316 
issued_two_Eff = 0.008130 
queue_avg = 0.592105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.592105
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5099 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1502 dram_eff=0.6498
bk0: 64a 6021i bk1: 64a 6015i bk2: 64a 6033i bk3: 64a 6027i bk4: 64a 6016i bk5: 64a 6003i bk6: 48a 6042i bk7: 48a 6041i bk8: 56a 6026i bk9: 56a 6023i bk10: 64a 6029i bk11: 64a 6015i bk12: 64a 6020i bk13: 64a 6009i bk14: 64a 6035i bk15: 64a 6030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523616
Bank_Level_Parallism_Col = 1.515523
Bank_Level_Parallism_Ready = 1.092213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515523 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 4852 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5099 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161349 
Issued_on_Two_Bus_Simul_Util = 0.001809 
issued_two_Eff = 0.011213 
queue_avg = 0.510362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.510362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5098 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1488 dram_eff=0.6559
bk0: 64a 6030i bk1: 64a 6018i bk2: 64a 6028i bk3: 64a 6021i bk4: 64a 6027i bk5: 64a 6008i bk6: 48a 6029i bk7: 48a 6023i bk8: 56a 6033i bk9: 56a 6021i bk10: 64a 6036i bk11: 64a 6021i bk12: 64a 6014i bk13: 64a 6005i bk14: 64a 6025i bk15: 64a 6018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.494099
Bank_Level_Parallism_Col = 1.485399
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485399 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 4809 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 248 
rwq = 0 
CCDLc_limit_alone = 248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5098 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161513 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.010183 
queue_avg = 0.505592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.505592
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5096 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1502 dram_eff=0.6498
bk0: 64a 6031i bk1: 64a 6016i bk2: 64a 6032i bk3: 64a 6029i bk4: 64a 6028i bk5: 64a 6017i bk6: 48a 6033i bk7: 48a 6025i bk8: 56a 6038i bk9: 56a 6020i bk10: 64a 6026i bk11: 64a 6015i bk12: 64a 6022i bk13: 64a 6022i bk14: 64a 6025i bk15: 64a 6018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511382
Bank_Level_Parallism_Col = 1.504490
Bank_Level_Parallism_Ready = 1.104508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504490 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 254 
Wasted_Row = 0 
Idle = 4850 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5096 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161842 
Issued_on_Two_Bus_Simul_Util = 0.001316 
issued_two_Eff = 0.008130 
queue_avg = 0.473684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.473684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5096 n_act=16 n_pre=0 n_ref_event=0 n_req=978 n_rd=978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1609
n_activity=1490 dram_eff=0.6564
bk0: 64a 6035i bk1: 64a 6016i bk2: 64a 6019i bk3: 64a 6016i bk4: 64a 6033i bk5: 64a 6012i bk6: 50a 6033i bk7: 48a 6023i bk8: 56a 6039i bk9: 56a 6020i bk10: 64a 6032i bk11: 64a 6018i bk12: 64a 6019i bk13: 64a 6016i bk14: 64a 6020i bk15: 64a 6010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486677
Bank_Level_Parallism_Col = 1.476415
Bank_Level_Parallism_Ready = 1.115542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476415 

BW Util details:
bwutil = 0.160855 
total_CMD = 6080 
util_bw = 978 
Wasted_Col = 298 
Wasted_Row = 0 
Idle = 4804 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 248 
rwq = 0 
CCDLc_limit_alone = 248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5096 
Read = 978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 978 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160855 
Either_Row_CoL_Bus_Util = 0.161842 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.010163 
queue_avg = 0.558882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.558882
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5090 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1618
n_activity=1506 dram_eff=0.6534
bk0: 64a 6029i bk1: 64a 6010i bk2: 64a 6040i bk3: 64a 6027i bk4: 64a 6026i bk5: 64a 6014i bk6: 56a 6024i bk7: 48a 6024i bk8: 56a 6034i bk9: 56a 6023i bk10: 64a 6028i bk11: 64a 6014i bk12: 64a 6021i bk13: 64a 6024i bk14: 64a 6023i bk15: 64a 6018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516492
Bank_Level_Parallism_Col = 1.509693
Bank_Level_Parallism_Ready = 1.096545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509693 

BW Util details:
bwutil = 0.161842 
total_CMD = 6080 
util_bw = 984 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 4837 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5090 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.161842 
Either_Row_CoL_Bus_Util = 0.162829 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.010101 
queue_avg = 0.432895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.432895
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5087 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1618
n_activity=1493 dram_eff=0.6591
bk0: 64a 6028i bk1: 64a 6019i bk2: 64a 6024i bk3: 64a 6017i bk4: 64a 6028i bk5: 64a 6020i bk6: 56a 6029i bk7: 48a 6025i bk8: 56a 6043i bk9: 56a 6025i bk10: 64a 6038i bk11: 64a 6018i bk12: 64a 6015i bk13: 64a 6016i bk14: 64a 6019i bk15: 64a 6016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.501195
Bank_Level_Parallism_Col = 1.492800
Bank_Level_Parallism_Ready = 1.101626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492800 

BW Util details:
bwutil = 0.161842 
total_CMD = 6080 
util_bw = 984 
Wasted_Col = 271 
Wasted_Row = 0 
Idle = 4825 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5087 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.161842 
Either_Row_CoL_Bus_Util = 0.163322 
Issued_on_Two_Bus_Simul_Util = 0.001151 
issued_two_Eff = 0.007049 
queue_avg = 0.517763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.517763
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5099 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1520 dram_eff=0.6421
bk0: 64a 6023i bk1: 64a 6015i bk2: 64a 6030i bk3: 64a 6011i bk4: 64a 6022i bk5: 64a 6005i bk6: 56a 6034i bk7: 48a 6029i bk8: 48a 6038i bk9: 56a 6029i bk10: 64a 6025i bk11: 64a 6012i bk12: 64a 6021i bk13: 64a 6016i bk14: 64a 6032i bk15: 64a 6020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555008
Bank_Level_Parallism_Col = 1.544033
Bank_Level_Parallism_Ready = 1.101434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544033 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 4862 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5099 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161349 
Issued_on_Two_Bus_Simul_Util = 0.001809 
issued_two_Eff = 0.011213 
queue_avg = 0.534211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.534211
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5097 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1510 dram_eff=0.6464
bk0: 64a 6034i bk1: 64a 6017i bk2: 64a 6023i bk3: 64a 6022i bk4: 64a 6033i bk5: 64a 6022i bk6: 56a 6026i bk7: 48a 6019i bk8: 48a 6040i bk9: 56a 6019i bk10: 64a 6029i bk11: 64a 6018i bk12: 64a 6022i bk13: 64a 6018i bk14: 64a 6026i bk15: 64a 6018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497198
Bank_Level_Parallism_Col = 1.488746
Bank_Level_Parallism_Ready = 1.101434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488746 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 273 
Wasted_Row = 0 
Idle = 4831 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5097 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161678 
Issued_on_Two_Bus_Simul_Util = 0.001480 
issued_two_Eff = 0.009156 
queue_avg = 0.567928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.567928
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5097 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1519 dram_eff=0.6425
bk0: 64a 6025i bk1: 64a 6016i bk2: 64a 6040i bk3: 64a 6017i bk4: 64a 6016i bk5: 64a 6014i bk6: 56a 6033i bk7: 48a 6033i bk8: 48a 6038i bk9: 56a 6026i bk10: 64a 6021i bk11: 64a 6019i bk12: 64a 6019i bk13: 64a 6005i bk14: 64a 6033i bk15: 64a 6025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.532680
Bank_Level_Parallism_Col = 1.522523
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522523 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 248 
Wasted_Row = 0 
Idle = 4856 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5097 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161678 
Issued_on_Two_Bus_Simul_Util = 0.001480 
issued_two_Eff = 0.009156 
queue_avg = 0.507237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.507237
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5098 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1490 dram_eff=0.655
bk0: 64a 6028i bk1: 64a 6021i bk2: 64a 6033i bk3: 64a 6010i bk4: 64a 6032i bk5: 64a 6003i bk6: 56a 6033i bk7: 48a 6021i bk8: 48a 6036i bk9: 56a 6020i bk10: 64a 6027i bk11: 64a 6021i bk12: 64a 6020i bk13: 64a 6016i bk14: 64a 6021i bk15: 64a 6022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485086
Bank_Level_Parallism_Col = 1.476753
Bank_Level_Parallism_Ready = 1.112705
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476753 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 298 
Wasted_Row = 0 
Idle = 4806 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5098 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161513 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.010183 
queue_avg = 0.520395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.520395
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5098 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1607
n_activity=1522 dram_eff=0.6419
bk0: 64a 6027i bk1: 64a 6011i bk2: 64a 6030i bk3: 64a 6007i bk4: 64a 6017i bk5: 64a 6009i bk6: 56a 6030i bk7: 48a 6029i bk8: 48a 6041i bk9: 56a 6026i bk10: 65a 5993i bk11: 64a 6023i bk12: 64a 6029i bk13: 64a 6013i bk14: 64a 6028i bk15: 64a 6015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582445
Bank_Level_Parallism_Col = 1.554366
Bank_Level_Parallism_Ready = 1.112590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543657 

BW Util details:
bwutil = 0.160691 
total_CMD = 6080 
util_bw = 977 
Wasted_Col = 240 
Wasted_Row = 2 
Idle = 4861 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 203 
rwq = 0 
CCDLc_limit_alone = 203 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5098 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.002961 
CoL_Bus_Util = 0.160691 
Either_Row_CoL_Bus_Util = 0.161513 
Issued_on_Two_Bus_Simul_Util = 0.002138 
issued_two_Eff = 0.013238 
queue_avg = 0.421053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.421053
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5095 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1496 dram_eff=0.6524
bk0: 64a 6019i bk1: 64a 6022i bk2: 64a 6033i bk3: 64a 6005i bk4: 64a 6023i bk5: 64a 5999i bk6: 56a 6027i bk7: 48a 6027i bk8: 48a 6043i bk9: 56a 6023i bk10: 64a 6024i bk11: 64a 6011i bk12: 64a 6027i bk13: 64a 6021i bk14: 64a 6023i bk15: 64a 6010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551334
Bank_Level_Parallism_Col = 1.543020
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543020 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 261 
Wasted_Row = 0 
Idle = 4843 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5095 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.162007 
Issued_on_Two_Bus_Simul_Util = 0.001151 
issued_two_Eff = 0.007107 
queue_avg = 0.581579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.581579
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5098 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1607
n_activity=1519 dram_eff=0.6432
bk0: 65a 6004i bk1: 64a 6019i bk2: 64a 6029i bk3: 64a 6012i bk4: 64a 6016i bk5: 64a 6010i bk6: 56a 6036i bk7: 48a 6032i bk8: 48a 6046i bk9: 56a 6032i bk10: 64a 6029i bk11: 64a 6027i bk12: 64a 6026i bk13: 64a 6014i bk14: 64a 6023i bk15: 64a 6016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542110
Bank_Level_Parallism_Col = 1.532178
Bank_Level_Parallism_Ready = 1.105425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532178 

BW Util details:
bwutil = 0.160691 
total_CMD = 6080 
util_bw = 977 
Wasted_Col = 238 
Wasted_Row = 8 
Idle = 4857 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5098 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.002961 
CoL_Bus_Util = 0.160691 
Either_Row_CoL_Bus_Util = 0.161513 
Issued_on_Two_Bus_Simul_Util = 0.002138 
issued_two_Eff = 0.013238 
queue_avg = 0.454770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.45477
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5098 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1497 dram_eff=0.652
bk0: 64a 6026i bk1: 64a 6023i bk2: 64a 6027i bk3: 64a 6014i bk4: 64a 6037i bk5: 64a 6011i bk6: 56a 6029i bk7: 48a 6026i bk8: 48a 6033i bk9: 56a 6028i bk10: 64a 6027i bk11: 64a 6017i bk12: 64a 6032i bk13: 64a 6028i bk14: 64a 6020i bk15: 64a 6013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.490807
Bank_Level_Parallism_Col = 1.481957
Bank_Level_Parallism_Ready = 1.105533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481957 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 4829 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5098 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161513 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.010183 
queue_avg = 0.501316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.501316
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5100 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1517 dram_eff=0.6434
bk0: 64a 6011i bk1: 64a 6017i bk2: 64a 6029i bk3: 64a 6025i bk4: 64a 6022i bk5: 64a 6011i bk6: 48a 6044i bk7: 48a 6033i bk8: 56a 6030i bk9: 56a 6017i bk10: 64a 6033i bk11: 64a 6023i bk12: 64a 6029i bk13: 64a 6011i bk14: 64a 6022i bk15: 64a 6018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564892
Bank_Level_Parallism_Col = 1.555463
Bank_Level_Parallism_Ready = 1.116803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555463 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 4878 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5100 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161184 
Issued_on_Two_Bus_Simul_Util = 0.001974 
issued_two_Eff = 0.012245 
queue_avg = 0.500493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.500493
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5096 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1488 dram_eff=0.6559
bk0: 64a 6028i bk1: 64a 6022i bk2: 64a 6034i bk3: 64a 6017i bk4: 64a 6023i bk5: 64a 6013i bk6: 48a 6031i bk7: 48a 6022i bk8: 56a 6028i bk9: 56a 6019i bk10: 64a 6026i bk11: 64a 6013i bk12: 64a 6009i bk13: 64a 6013i bk14: 64a 6026i bk15: 64a 6018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534884
Bank_Level_Parallism_Col = 1.525342
Bank_Level_Parallism_Ready = 1.116803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525342 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 271 
Wasted_Row = 0 
Idle = 4833 

BW Util Bottlenecks: 
RCDc_limit = 98 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5096 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161842 
Issued_on_Two_Bus_Simul_Util = 0.001316 
issued_two_Eff = 0.008130 
queue_avg = 0.519079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.519079
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5101 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1519 dram_eff=0.6425
bk0: 64a 6023i bk1: 64a 6012i bk2: 64a 6028i bk3: 64a 6019i bk4: 64a 6028i bk5: 64a 6006i bk6: 48a 6039i bk7: 48a 6034i bk8: 56a 6029i bk9: 56a 6023i bk10: 64a 6034i bk11: 64a 6020i bk12: 64a 6030i bk13: 64a 6008i bk14: 64a 6030i bk15: 64a 6030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535861
Bank_Level_Parallism_Col = 1.526446
Bank_Level_Parallism_Ready = 1.112705
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526446 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 237 
Wasted_Row = 0 
Idle = 4867 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5101 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161020 
Issued_on_Two_Bus_Simul_Util = 0.002138 
issued_two_Eff = 0.013279 
queue_avg = 0.519079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.519079
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5094 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1490 dram_eff=0.655
bk0: 64a 6024i bk1: 64a 6014i bk2: 64a 6033i bk3: 64a 6017i bk4: 64a 6020i bk5: 64a 6010i bk6: 48a 6029i bk7: 48a 6020i bk8: 56a 6028i bk9: 56a 6019i bk10: 64a 6031i bk11: 64a 6021i bk12: 64a 6016i bk13: 64a 6008i bk14: 64a 6022i bk15: 64a 6013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525276
Bank_Level_Parallism_Col = 1.515464
Bank_Level_Parallism_Ready = 1.115779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515464 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 290 
Wasted_Row = 0 
Idle = 4814 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5094 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.162171 
Issued_on_Two_Bus_Simul_Util = 0.000987 
issued_two_Eff = 0.006085 
queue_avg = 0.505757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.505757
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5098 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1513 dram_eff=0.6451
bk0: 64a 6033i bk1: 64a 6015i bk2: 64a 6033i bk3: 64a 6024i bk4: 64a 6018i bk5: 64a 6016i bk6: 48a 6040i bk7: 48a 6032i bk8: 56a 6038i bk9: 56a 6024i bk10: 64a 6028i bk11: 64a 6026i bk12: 64a 6033i bk13: 64a 6012i bk14: 64a 6027i bk15: 64a 6024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509885
Bank_Level_Parallism_Col = 1.500413
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500413 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 4866 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5098 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161513 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.010183 
queue_avg = 0.453289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.453289
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5096 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1483 dram_eff=0.6581
bk0: 64a 6032i bk1: 64a 6018i bk2: 64a 6025i bk3: 64a 6015i bk4: 64a 6027i bk5: 64a 6013i bk6: 48a 6029i bk7: 48a 6016i bk8: 56a 6034i bk9: 56a 6026i bk10: 64a 6024i bk11: 64a 6016i bk12: 64a 6010i bk13: 64a 6019i bk14: 64a 6027i bk15: 64a 6015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554109
Bank_Level_Parallism_Col = 1.547386
Bank_Level_Parallism_Ready = 1.123975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547386 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 253 
Wasted_Row = 0 
Idle = 4851 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5096 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161842 
Issued_on_Two_Bus_Simul_Util = 0.001316 
issued_two_Eff = 0.008130 
queue_avg = 0.492599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.492599
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5099 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1514 dram_eff=0.6446
bk0: 64a 6033i bk1: 64a 6020i bk2: 64a 6037i bk3: 64a 6028i bk4: 64a 6025i bk5: 64a 6014i bk6: 48a 6041i bk7: 48a 6034i bk8: 56a 6038i bk9: 56a 6025i bk10: 64a 6034i bk11: 64a 6019i bk12: 64a 6034i bk13: 64a 6008i bk14: 64a 6028i bk15: 64a 6018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464200
Bank_Level_Parallism_Col = 1.456013
Bank_Level_Parallism_Ready = 1.100410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456013 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 267 
Wasted_Row = 0 
Idle = 4837 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5099 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161349 
Issued_on_Two_Bus_Simul_Util = 0.001809 
issued_two_Eff = 0.011213 
queue_avg = 0.476480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.47648
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5095 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1489 dram_eff=0.6555
bk0: 64a 6035i bk1: 64a 6025i bk2: 64a 6029i bk3: 64a 6013i bk4: 64a 6023i bk5: 64a 6011i bk6: 48a 6028i bk7: 48a 6023i bk8: 56a 6036i bk9: 56a 6014i bk10: 64a 6032i bk11: 64a 6028i bk12: 64a 6025i bk13: 64a 6005i bk14: 64a 6028i bk15: 64a 6011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527890
Bank_Level_Parallism_Col = 1.520715
Bank_Level_Parallism_Ready = 1.126025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520715 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 261 
Wasted_Row = 0 
Idle = 4843 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5095 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.162007 
Issued_on_Two_Bus_Simul_Util = 0.001151 
issued_two_Eff = 0.007107 
queue_avg = 0.462829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.462829
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5097 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1507 dram_eff=0.6476
bk0: 64a 6017i bk1: 64a 6009i bk2: 64a 6038i bk3: 64a 6028i bk4: 64a 6027i bk5: 64a 6002i bk6: 48a 6037i bk7: 48a 6036i bk8: 56a 6032i bk9: 56a 6020i bk10: 64a 6024i bk11: 64a 6006i bk12: 64a 6032i bk13: 64a 6014i bk14: 64a 6035i bk15: 64a 6015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.529221
Bank_Level_Parallism_Col = 1.521173
Bank_Level_Parallism_Ready = 1.126025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521173 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 256 
Wasted_Row = 0 
Idle = 4848 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5097 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161678 
Issued_on_Two_Bus_Simul_Util = 0.001480 
issued_two_Eff = 0.009156 
queue_avg = 0.588816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.588816
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5096 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1490 dram_eff=0.655
bk0: 64a 6021i bk1: 64a 6014i bk2: 64a 6024i bk3: 64a 6018i bk4: 64a 6027i bk5: 64a 6009i bk6: 48a 6029i bk7: 48a 6019i bk8: 56a 6034i bk9: 56a 6021i bk10: 64a 6021i bk11: 64a 6012i bk12: 64a 6010i bk13: 64a 6010i bk14: 64a 6022i bk15: 64a 6012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554936
Bank_Level_Parallism_Col = 1.545527
Bank_Level_Parallism_Ready = 1.118852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545527 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 4824 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5096 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161842 
Issued_on_Two_Bus_Simul_Util = 0.001316 
issued_two_Eff = 0.008130 
queue_avg = 0.517599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.517599
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5099 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1507 dram_eff=0.6476
bk0: 64a 6024i bk1: 64a 6014i bk2: 64a 6040i bk3: 64a 6014i bk4: 64a 6025i bk5: 64a 6008i bk6: 48a 6038i bk7: 48a 6025i bk8: 56a 6031i bk9: 56a 6024i bk10: 64a 6032i bk11: 64a 6018i bk12: 64a 6018i bk13: 64a 6003i bk14: 64a 6034i bk15: 64a 6018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495253
Bank_Level_Parallism_Col = 1.487302
Bank_Level_Parallism_Ready = 1.126025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487302 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 4816 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 248 
rwq = 0 
CCDLc_limit_alone = 248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5099 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161349 
Issued_on_Two_Bus_Simul_Util = 0.001809 
issued_two_Eff = 0.011213 
queue_avg = 0.534868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.534868
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5099 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1488 dram_eff=0.6559
bk0: 64a 6028i bk1: 64a 6020i bk2: 64a 6027i bk3: 64a 6026i bk4: 64a 6029i bk5: 64a 6014i bk6: 48a 6024i bk7: 48a 6020i bk8: 56a 6034i bk9: 56a 6024i bk10: 64a 6023i bk11: 64a 6015i bk12: 64a 6022i bk13: 64a 6012i bk14: 64a 6022i bk15: 64a 6017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.490581
Bank_Level_Parallism_Col = 1.481102
Bank_Level_Parallism_Ready = 1.098361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481102 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 298 
Wasted_Row = 0 
Idle = 4806 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 251 
rwq = 0 
CCDLc_limit_alone = 251 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5099 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161349 
Issued_on_Two_Bus_Simul_Util = 0.001809 
issued_two_Eff = 0.011213 
queue_avg = 0.564309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.564309
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5101 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1505 dram_eff=0.6485
bk0: 64a 6021i bk1: 64a 6015i bk2: 64a 6024i bk3: 64a 6015i bk4: 64a 6024i bk5: 64a 6009i bk6: 48a 6034i bk7: 48a 6026i bk8: 56a 6033i bk9: 56a 6019i bk10: 64a 6029i bk11: 64a 6016i bk12: 64a 6031i bk13: 64a 6025i bk14: 64a 6034i bk15: 64a 6010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531174
Bank_Level_Parallism_Col = 1.520681
Bank_Level_Parallism_Ready = 1.121926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520681 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 4845 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5101 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161020 
Issued_on_Two_Bus_Simul_Util = 0.002138 
issued_two_Eff = 0.013279 
queue_avg = 0.475493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.475493
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5095 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1491 dram_eff=0.6546
bk0: 64a 6023i bk1: 64a 6025i bk2: 64a 6028i bk3: 64a 6017i bk4: 64a 6032i bk5: 64a 6016i bk6: 48a 6027i bk7: 48a 6020i bk8: 56a 6040i bk9: 56a 6024i bk10: 64a 6021i bk11: 64a 6010i bk12: 64a 6016i bk13: 64a 6013i bk14: 64a 6025i bk15: 64a 6007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523506
Bank_Level_Parallism_Col = 1.511591
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511591 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 279 
Wasted_Row = 0 
Idle = 4825 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5095 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.162007 
Issued_on_Two_Bus_Simul_Util = 0.001151 
issued_two_Eff = 0.007107 
queue_avg = 0.567763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.567763
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5098 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1506 dram_eff=0.6481
bk0: 64a 6011i bk1: 64a 6007i bk2: 64a 6038i bk3: 64a 6023i bk4: 64a 6018i bk5: 64a 6012i bk6: 48a 6035i bk7: 48a 6030i bk8: 56a 6032i bk9: 56a 6023i bk10: 64a 6038i bk11: 64a 6026i bk12: 64a 6029i bk13: 64a 6009i bk14: 64a 6029i bk15: 64a 6019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500400
Bank_Level_Parallism_Col = 1.492382
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492382 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 4829 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5098 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161513 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.010183 
queue_avg = 0.485362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.485362
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6080 n_nop=5097 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=1489 dram_eff=0.6555
bk0: 64a 6023i bk1: 64a 6023i bk2: 64a 6027i bk3: 64a 6016i bk4: 64a 6025i bk5: 64a 6016i bk6: 48a 6031i bk7: 48a 6022i bk8: 56a 6038i bk9: 56a 6016i bk10: 64a 6025i bk11: 64a 6008i bk12: 64a 6033i bk13: 64a 6028i bk14: 64a 6032i bk15: 64a 6019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489666
Bank_Level_Parallism_Col = 1.480064
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.480064 

BW Util details:
bwutil = 0.160526 
total_CMD = 6080 
util_bw = 976 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 4822 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6080 
n_nop = 5097 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.160526 
Either_Row_CoL_Bus_Util = 0.161678 
Issued_on_Two_Bus_Simul_Util = 0.001480 
issued_two_Eff = 0.009156 
queue_avg = 0.496382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.496382

========= L2 cache stats =========
L2_cache_bank[0]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 490, Miss = 490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 498, Miss = 497, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 498, Miss = 497, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 491, Miss = 488, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31264
L2_total_cache_misses = 31254
L2_total_cache_miss_rate = 0.9997
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31257
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=31264
icnt_total_pkts_simt_to_mem=31264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31264
Req_Network_cycles = 8098
Req_Network_injected_packets_per_cycle =       3.8607 
Req_Network_conflicts_per_cycle =       0.1739
Req_Network_conflicts_per_cycle_util =       0.6933
Req_Bank_Level_Parallism =      15.3934
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2241
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0603

Reply_Network_injected_packets_num = 31264
Reply_Network_cycles = 8098
Reply_Network_injected_packets_per_cycle =        3.8607
Reply_Network_conflicts_per_cycle =       10.2953
Reply_Network_conflicts_per_cycle_util =      40.1594
Reply_Bank_Level_Parallism =      15.0597
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.0290
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0483
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 26 sec (146 sec)
gpgpu_simulation_rate = 130180 (inst/sec)
gpgpu_simulation_rate = 55 (cycle/sec)
gpgpu_silicon_slowdown = 20581818x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1018 (bfs-rodinia-3.6.sm_70.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (bfs-rodinia-3.6.sm_70.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1048 (bfs-rodinia-3.6.sm_70.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (bfs-rodinia-3.6.sm_70.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 7548
gpu_sim_insn = 17005406
gpu_ipc =    2252.9685
gpu_tot_sim_cycle = 15646
gpu_tot_sim_insn = 36011754
gpu_tot_ipc =    2301.6587
gpu_tot_issued_cta = 3908
gpu_occupancy = 22.9146% 
gpu_tot_occupancy = 23.1195% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1418
partiton_level_parallism_total  =       3.9963
partiton_level_parallism_util =      15.4916
partiton_level_parallism_util_total  =      15.4423
L2_BW  =     150.0311 GB/Sec
L2_BW_total  =     144.7617 GB/Sec
gpu_total_sim_rate=128613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 920, Miss = 908, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 900, Miss = 899, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 896, Miss = 896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 896, Miss = 896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 886, Miss = 885, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 896, Miss = 896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 896, Miss = 896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 896, Miss = 896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 818, Miss = 818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 772, Miss = 771, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62536
	L1D_total_cache_misses = 62521
	L1D_total_cache_miss_rate = 0.9998
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19

Total_core_cache_fail_stats:
ctas_completed 3908, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 38015328
gpgpu_n_tot_w_icount = 1187979
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62507
gpgpu_n_mem_write_global = 19
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000017
gpgpu_n_store_insn = 19
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12005376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:957629	W0_Idle:264625	W0_Scoreboard:6967463	W1:115	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1187864
single_issue_nums: WS0:297076	WS1:296983	WS2:296960	WS3:296960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 500056 {8:62507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 760 {40:19,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2500280 {40:62507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 152 {8:19,}
maxmflatency = 557 
max_icnt2mem_latency = 124 
maxmrqlatency = 53 
max_icnt2sh_latency = 182 
averagemflatency = 393 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 50 
mrq_lat_table:18199 	12624 	11683 	10466 	8344 	1182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18 	62467 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14581 	34148 	13797 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8287 	5052 	5318 	6743 	11492 	24329 	1305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      5458      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      5671      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5470      5454      5682      5690      5936      5953      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5450      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6189      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62498/1026 = 60.914230
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       124        96        88       120       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128        82        88       120       120       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[7]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[8]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[10]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       112       120       129       128       128       128       128       128 
dram[13]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[14]:       129       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[21]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[27]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62498
bank skew: 129/82 = 1.57
chip skew: 1960/1946 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        385       390       393       388       401       404       402       393       382       390       359       361       387       395       400       397
dram[1]:        384       391       381       378       402       419       386       401       428       433       428       422       399       405       398       399
dram[2]:        418       422       427       423       405       405       401       390       424       435       433       432       412       417       422       421
dram[3]:        415       419       426       426       419       426       412       417       417       434       432       425       414       421       429       419
dram[4]:        405       405       403       404       398       398       404       393       398       400       394       393       391       396       399       400
dram[5]:        364       362       391       386       375       386       381       369       377       378       359       359       384       388       368       372
dram[6]:        344       345       359       359       368       372       395       381       366       371       365       365       383       383       367       368
dram[7]:        370       369       375       381       395       400       385       387       387       393       378       376       379       378       379       385
dram[8]:        383       386       366       366       354       362       382       371       382       388       373       371       365       365       378       379
dram[9]:        389       396       391       389       392       400       400       403       387       400       376       376       374       374       390       401
dram[10]:        380       386       389       388       390       390       384       378       399       402       398       392       380       381       400       398
dram[11]:        388       394       384       383       381       388       393       397       400       410       403       397       361       362       370       372
dram[12]:        392       394       393       391       386       385       379       378       409       412       423       423       408       403       404       401
dram[13]:        375       379       381       379       361       367       370       373       410       405       393       389       362       362       392       394
dram[14]:        376       373       366       368       375       381       390       377       408       406       414       409       384       384       381       379
dram[15]:        380       392       373       370       361       371       373       387       412       417       415       407       352       346       385       382
dram[16]:        366       366       370       367       372       373       382       377       400       406       404       400       375       385       367       367
dram[17]:        406       414       413       409       401       408       391       389       404       409       413       414       404       413       415       420
dram[18]:        423       425       420       418       398       407       408       399       413       412       423       423       402       409       431       430
dram[19]:        410       413       411       413       411       413       409       403       401       398       407       408       409       416       418       418
dram[20]:        411       412       411       410       401       406       404       402       398       401       411       408       398       402       419       417
dram[21]:        356       357       370       377       392       393       372       372       361       369       367       364       375       378       367       358
dram[22]:        414       415       413       413       408       409       406       396       414       415       434       431       410       416       418       415
dram[23]:        394       393       391       398       392       394       390       391       376       381       387       387       395       394       399       403
dram[24]:        372       373       364       365       361       363       358       360       393       404       354       355       355       359       362       364
dram[25]:        378       379       369       365       366       373       351       356       409       411       365       372       372       375       378       377
dram[26]:        402       407       409       407       409       411       412       402       421       435       391       387       374       378       381       382
dram[27]:        389       393       393       390       393       393       389       398       414       427       395       395       379       382       391       385
dram[28]:        381       386       379       378       373       374       381       372       419       427       391       387       388       389       381       381
dram[29]:        401       401       388       389       380       384       388       386       418       421       409       410       409       410       414       416
dram[30]:        406       407       404       408       397       395       405       394       425       430       428       425       411       412       410       409
dram[31]:        396       396       406       405       399       395       408       408       417       429       413       417       411       413       403       406
maximum mf latency per bank:
dram[0]:        479       507       473       470       472       490       476       475       479       507       419       429       442       503       481       464
dram[1]:        468       490       474       483       462       472       465       476       517       524       491       495       470       499       489       477
dram[2]:        471       493       475       474       479       463       466       470       483       557       491       489       472       513       503       490
dram[3]:        471       519       472       472       460       497       468       474       530       539       500       496       495       511       489       469
dram[4]:        505       483       470       471       452       461       474       466       479       536       492       480       455       499       509       482
dram[5]:        486       484       483       457       460       458       468       452       449       457       416       436       481       491       484       459
dram[6]:        406       404       434       419       440       461       460       461       439       488       463       460       448       469       456       473
dram[7]:        489       467       458       463       446       506       442       456       477       486       472       463       483       474       474       484
dram[8]:        440       471       446       442       471       496       473       473       451       482       472       469       463       486       462       464
dram[9]:        463       486       448       482       492       474       471       478       467       499       498       472       441       465       455       491
dram[10]:        459       480       484       486       500       472       465       449       461       491       484       484       466       454       488       503
dram[11]:        479       477       461       489       463       473       474       468       467       482       491       472       469       436       421       451
dram[12]:        477       491       483       492       472       464       455       458       501       474       493       478       481       486       482       475
dram[13]:        462       489       456       480       459       459       454       468       466       487       466       501       435       487       466       472
dram[14]:        465       440       478       480       474       486       478       460       493       478       493       480       478       469       472       472
dram[15]:        454       477       470       453       445       492       460       475       485       487       492       475       412       421       473       480
dram[16]:        481       515       469       469       443       474       455       458       484       507       484       473       454       496       497       469
dram[17]:        472       507       470       473       487       483       475       469       498       501       500       504       455       502       479       480
dram[18]:        482       490       488       482       458       495       481       468       486       478       491       497       478       499       481       525
dram[19]:        497       511       469       463       489       488       475       473       493       510       501       511       484       513       489       485
dram[20]:        491       510       493       479       472       510       457       450       487       527       502       502       475       499       484       486
dram[21]:        419       448       451       483       474       474       453       460       439       458       451       450       437       450       458       442
dram[22]:        486       487       483       471       476       459       474       456       487       504       502       508       471       505       485       517
dram[23]:        495       502       463       469       498       478       458       466       466       477       492       494       464       473       477       483
dram[24]:        441       444       448       467       426       441       441       445       471       539       448       417       429       428       463       433
dram[25]:        482       459       445       437       423       448       394       430       494       486       458       459       481       520       464       481
dram[26]:        473       486       465       491       486       486       469       468       474       550       480       455       446       457       459       499
dram[27]:        448       453       471       483       490       487       494       483       521       500       501       490       495       461       477       467
dram[28]:        492       486       455       470       468       464       446       440       474       525       445       449       479       467       441       464
dram[29]:        481       459       464       475       484       467       474       471       497       502       504       490       494       511       470       495
dram[30]:        491       477       461       486       485       464       486       470       471       505       509       500       472       471       487       478
dram[31]:        452       463       471       493       503       479       479       479       493       508       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9767 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=2994 dram_eff=0.6546
bk0: 128a 11629i bk1: 128a 11605i bk2: 128a 11645i bk3: 128a 11611i bk4: 128a 11615i bk5: 128a 11590i bk6: 96a 11658i bk7: 88a 11647i bk8: 120a 11622i bk9: 120a 11600i bk10: 128a 11627i bk11: 128a 11615i bk12: 128a 11611i bk13: 128a 11597i bk14: 128a 11642i bk15: 128a 11617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.576634
Bank_Level_Parallism_Col = 1.502199
Bank_Level_Parallism_Ready = 1.112245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502199 

BW Util details:
bwutil = 0.166851 
total_CMD = 11747 
util_bw = 1960 
Wasted_Col = 548 
Wasted_Row = 17 
Idle = 9222 

BW Util Bottlenecks: 
RCDc_limit = 205 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9767 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166851 
Either_Row_CoL_Bus_Util = 0.168554 
Issued_on_Two_Bus_Simul_Util = 0.002384 
issued_two_Eff = 0.014141 
queue_avg = 0.594365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.594365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9759 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1665
n_activity=2966 dram_eff=0.6595
bk0: 128a 11620i bk1: 128a 11600i bk2: 128a 11630i bk3: 128a 11607i bk4: 128a 11615i bk5: 124a 11589i bk6: 96a 11638i bk7: 88a 11642i bk8: 120a 11632i bk9: 120a 11618i bk10: 128a 11629i bk11: 128a 11604i bk12: 128a 11611i bk13: 128a 11594i bk14: 128a 11629i bk15: 128a 11606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579687
Bank_Level_Parallism_Col = 1.531325
Bank_Level_Parallism_Ready = 1.098671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531325 

BW Util details:
bwutil = 0.166511 
total_CMD = 11747 
util_bw = 1956 
Wasted_Col = 542 
Wasted_Row = 62 
Idle = 9187 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9759 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166511 
Either_Row_CoL_Bus_Util = 0.169235 
Issued_on_Two_Bus_Simul_Util = 0.001362 
issued_two_Eff = 0.008048 
queue_avg = 0.921427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.921427
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9761 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=3002 dram_eff=0.6529
bk0: 128a 11617i bk1: 128a 11594i bk2: 128a 11632i bk3: 128a 11620i bk4: 128a 11616i bk5: 128a 11598i bk6: 96a 11652i bk7: 88a 11661i bk8: 120a 11625i bk9: 120a 11607i bk10: 128a 11627i bk11: 128a 11610i bk12: 128a 11619i bk13: 128a 11595i bk14: 128a 11648i bk15: 128a 11630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569334
Bank_Level_Parallism_Col = 1.501406
Bank_Level_Parallism_Ready = 1.090816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501406 

BW Util details:
bwutil = 0.166851 
total_CMD = 11747 
util_bw = 1960 
Wasted_Col = 539 
Wasted_Row = 25 
Idle = 9223 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9761 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166851 
Either_Row_CoL_Bus_Util = 0.169064 
Issued_on_Two_Bus_Simul_Util = 0.001873 
issued_two_Eff = 0.011078 
queue_avg = 0.597429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.597429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9761 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=2980 dram_eff=0.6577
bk0: 128a 11625i bk1: 128a 11600i bk2: 128a 11629i bk3: 128a 11608i bk4: 128a 11620i bk5: 128a 11589i bk6: 96a 11635i bk7: 88a 11631i bk8: 120a 11636i bk9: 120a 11615i bk10: 128a 11629i bk11: 128a 11613i bk12: 128a 11611i bk13: 128a 11594i bk14: 128a 11629i bk15: 128a 11610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562693
Bank_Level_Parallism_Col = 1.505733
Bank_Level_Parallism_Ready = 1.089286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505733 

BW Util details:
bwutil = 0.166851 
total_CMD = 11747 
util_bw = 1960 
Wasted_Col = 579 
Wasted_Row = 45 
Idle = 9163 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9761 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166851 
Either_Row_CoL_Bus_Util = 0.169064 
Issued_on_Two_Bus_Simul_Util = 0.001873 
issued_two_Eff = 0.011078 
queue_avg = 0.901422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.901422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9776 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3004 dram_eff=0.6498
bk0: 128a 11635i bk1: 128a 11610i bk2: 128a 11628i bk3: 128a 11616i bk4: 128a 11622i bk5: 128a 11599i bk6: 88a 11655i bk7: 88a 11650i bk8: 120a 11638i bk9: 120a 11608i bk10: 128a 11631i bk11: 128a 11614i bk12: 128a 11617i bk13: 128a 11599i bk14: 128a 11633i bk15: 128a 11602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546024
Bank_Level_Parallism_Col = 1.476002
Bank_Level_Parallism_Ready = 1.096824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476002 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 576 
Wasted_Row = 25 
Idle = 9194 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9776 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167788 
Issued_on_Two_Bus_Simul_Util = 0.002469 
issued_two_Eff = 0.014713 
queue_avg = 0.585171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.585171
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9775 n_act=32 n_pre=16 n_ref_event=0 n_req=1946 n_rd=1946 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1657
n_activity=2960 dram_eff=0.6574
bk0: 128a 11632i bk1: 128a 11596i bk2: 128a 11624i bk3: 128a 11610i bk4: 128a 11626i bk5: 128a 11595i bk6: 82a 11654i bk7: 88a 11639i bk8: 120a 11639i bk9: 120a 11609i bk10: 128a 11625i bk11: 128a 11609i bk12: 128a 11621i bk13: 128a 11609i bk14: 128a 11627i bk15: 128a 11597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983556
Row_Buffer_Locality_read = 0.983556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558858
Bank_Level_Parallism_Col = 1.502398
Bank_Level_Parallism_Ready = 1.097122
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502398 

BW Util details:
bwutil = 0.165659 
total_CMD = 11747 
util_bw = 1946 
Wasted_Col = 564 
Wasted_Row = 47 
Idle = 9190 

BW Util Bottlenecks: 
RCDc_limit = 216 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9775 
Read = 1946 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1946 
total_req = 1946 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1946 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.165659 
Either_Row_CoL_Bus_Util = 0.167873 
Issued_on_Two_Bus_Simul_Util = 0.001873 
issued_two_Eff = 0.011156 
queue_avg = 0.843279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.843279
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9772 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=2997 dram_eff=0.652
bk0: 128a 11623i bk1: 128a 11602i bk2: 128a 11644i bk3: 128a 11617i bk4: 128a 11625i bk5: 128a 11601i bk6: 90a 11642i bk7: 88a 11643i bk8: 120a 11638i bk9: 120a 11616i bk10: 128a 11637i bk11: 128a 11610i bk12: 128a 11624i bk13: 128a 11620i bk14: 128a 11631i bk15: 128a 11603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548463
Bank_Level_Parallism_Col = 1.477862
Bank_Level_Parallism_Ready = 1.104913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477862 

BW Util details:
bwutil = 0.166340 
total_CMD = 11747 
util_bw = 1954 
Wasted_Col = 562 
Wasted_Row = 22 
Idle = 9209 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9772 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166340 
Either_Row_CoL_Bus_Util = 0.168128 
Issued_on_Two_Bus_Simul_Util = 0.002298 
issued_two_Eff = 0.013671 
queue_avg = 0.514344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.514344
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9758 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=2982 dram_eff=0.6573
bk0: 128a 11618i bk1: 128a 11612i bk2: 128a 11625i bk3: 128a 11607i bk4: 128a 11620i bk5: 128a 11603i bk6: 96a 11643i bk7: 88a 11644i bk8: 120a 11642i bk9: 120a 11620i bk10: 128a 11636i bk11: 128a 11608i bk12: 128a 11612i bk13: 128a 11606i bk14: 128a 11627i bk15: 128a 11603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542570
Bank_Level_Parallism_Col = 1.490484
Bank_Level_Parallism_Ready = 1.087755
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490484 

BW Util details:
bwutil = 0.166851 
total_CMD = 11747 
util_bw = 1960 
Wasted_Col = 570 
Wasted_Row = 54 
Idle = 9163 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9758 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166851 
Either_Row_CoL_Bus_Util = 0.169320 
Issued_on_Two_Bus_Simul_Util = 0.001617 
issued_two_Eff = 0.009553 
queue_avg = 0.847110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.84711
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9778 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3024 dram_eff=0.6455
bk0: 128a 11626i bk1: 128a 11598i bk2: 128a 11637i bk3: 128a 11609i bk4: 128a 11625i bk5: 128a 11590i bk6: 96a 11649i bk7: 88a 11640i bk8: 112a 11635i bk9: 120a 11607i bk10: 128a 11637i bk11: 128a 11612i bk12: 128a 11615i bk13: 128a 11594i bk14: 128a 11637i bk15: 128a 11602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571879
Bank_Level_Parallism_Col = 1.498010
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498010 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 566 
Wasted_Row = 21 
Idle = 9208 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9778 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167617 
Issued_on_Two_Bus_Simul_Util = 0.002639 
issued_two_Eff = 0.015744 
queue_avg = 0.611390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.61139
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9766 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3005 dram_eff=0.6496
bk0: 128a 11627i bk1: 128a 11594i bk2: 128a 11629i bk3: 128a 11622i bk4: 128a 11626i bk5: 128a 11607i bk6: 96a 11638i bk7: 88a 11634i bk8: 112a 11643i bk9: 120a 11609i bk10: 128a 11635i bk11: 128a 11604i bk12: 128a 11613i bk13: 128a 11608i bk14: 128a 11623i bk15: 128a 11604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554170
Bank_Level_Parallism_Col = 1.504198
Bank_Level_Parallism_Ready = 1.091701
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504198 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 560 
Wasted_Row = 54 
Idle = 9181 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9766 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168639 
Issued_on_Two_Bus_Simul_Util = 0.001617 
issued_two_Eff = 0.009591 
queue_avg = 0.873755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.873755
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9772 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3008 dram_eff=0.6489
bk0: 128a 11624i bk1: 128a 11603i bk2: 128a 11640i bk3: 128a 11603i bk4: 128a 11614i bk5: 128a 11599i bk6: 96a 11646i bk7: 88a 11648i bk8: 112a 11638i bk9: 120a 11610i bk10: 128a 11637i bk11: 128a 11617i bk12: 128a 11624i bk13: 128a 11596i bk14: 128a 11643i bk15: 128a 11620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552580
Bank_Level_Parallism_Col = 1.487990
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487990 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 553 
Wasted_Row = 34 
Idle = 9208 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9772 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168128 
Issued_on_Two_Bus_Simul_Util = 0.002128 
issued_two_Eff = 0.012658 
queue_avg = 0.582787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.582787
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9761 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2972 dram_eff=0.6568
bk0: 128a 11616i bk1: 128a 11599i bk2: 128a 11639i bk3: 128a 11608i bk4: 128a 11622i bk5: 128a 11587i bk6: 96a 11651i bk7: 88a 11634i bk8: 112a 11630i bk9: 120a 11607i bk10: 128a 11625i bk11: 128a 11620i bk12: 128a 11618i bk13: 128a 11601i bk14: 128a 11621i bk15: 128a 11619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560966
Bank_Level_Parallism_Col = 1.516039
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516039 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 553 
Wasted_Row = 62 
Idle = 9180 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9761 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.169064 
Issued_on_Two_Bus_Simul_Util = 0.001192 
issued_two_Eff = 0.007049 
queue_avg = 0.833489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.833489
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9774 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=3011 dram_eff=0.6486
bk0: 128a 11626i bk1: 128a 11597i bk2: 128a 11630i bk3: 128a 11594i bk4: 128a 11611i bk5: 128a 11597i bk6: 96a 11643i bk7: 88a 11646i bk8: 112a 11632i bk9: 120a 11605i bk10: 129a 11591i bk11: 128a 11620i bk12: 128a 11634i bk13: 128a 11602i bk14: 128a 11634i bk15: 128a 11608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592973
Bank_Level_Parallism_Col = 1.518875
Bank_Level_Parallism_Ready = 1.117255
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.513655 

BW Util details:
bwutil = 0.166255 
total_CMD = 11747 
util_bw = 1953 
Wasted_Col = 546 
Wasted_Row = 34 
Idle = 9214 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 447 
rwq = 0 
CCDLc_limit_alone = 447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9774 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.004256 
CoL_Bus_Util = 0.166255 
Either_Row_CoL_Bus_Util = 0.167958 
Issued_on_Two_Bus_Simul_Util = 0.002554 
issued_two_Eff = 0.015205 
queue_avg = 0.548906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.548906
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9756 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2991 dram_eff=0.6526
bk0: 128a 11614i bk1: 128a 11602i bk2: 128a 11631i bk3: 128a 11595i bk4: 128a 11619i bk5: 128a 11583i bk6: 96a 11643i bk7: 88a 11644i bk8: 112a 11636i bk9: 120a 11609i bk10: 128a 11623i bk11: 128a 11602i bk12: 128a 11622i bk13: 128a 11611i bk14: 128a 11626i bk15: 128a 11602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.544350
Bank_Level_Parallism_Ready = 1.096311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544350 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 530 
Wasted_Row = 56 
Idle = 9209 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9756 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.169490 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.004520 
queue_avg = 0.903550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.90355
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9770 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=3016 dram_eff=0.6475
bk0: 129a 11604i bk1: 128a 11596i bk2: 128a 11628i bk3: 128a 11595i bk4: 128a 11618i bk5: 128a 11600i bk6: 96a 11654i bk7: 88a 11654i bk8: 112a 11646i bk9: 120a 11613i bk10: 128a 11630i bk11: 128a 11616i bk12: 128a 11625i bk13: 128a 11594i bk14: 128a 11629i bk15: 128a 11616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564143
Bank_Level_Parallism_Col = 1.492038
Bank_Level_Parallism_Ready = 1.115719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492038 

BW Util details:
bwutil = 0.166255 
total_CMD = 11747 
util_bw = 1953 
Wasted_Col = 565 
Wasted_Row = 31 
Idle = 9198 

BW Util Bottlenecks: 
RCDc_limit = 214 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9770 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.004256 
CoL_Bus_Util = 0.166255 
Either_Row_CoL_Bus_Util = 0.168298 
Issued_on_Two_Bus_Simul_Util = 0.002213 
issued_two_Eff = 0.013151 
queue_avg = 0.542521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.542521
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9769 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2993 dram_eff=0.6522
bk0: 128a 11625i bk1: 128a 11603i bk2: 128a 11627i bk3: 128a 11604i bk4: 128a 11623i bk5: 128a 11599i bk6: 96a 11647i bk7: 88a 11634i bk8: 112a 11631i bk9: 120a 11615i bk10: 128a 11626i bk11: 128a 11615i bk12: 128a 11628i bk13: 128a 11620i bk14: 128a 11618i bk15: 128a 11601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530315
Bank_Level_Parallism_Col = 1.481496
Bank_Level_Parallism_Ready = 1.098361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481496 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 596 
Wasted_Row = 58 
Idle = 9141 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9769 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168383 
Issued_on_Two_Bus_Simul_Util = 0.001873 
issued_two_Eff = 0.011122 
queue_avg = 0.842172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.842172
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9775 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3000 dram_eff=0.6507
bk0: 128a 11614i bk1: 128a 11606i bk2: 128a 11615i bk3: 128a 11606i bk4: 128a 11615i bk5: 128a 11600i bk6: 88a 11669i bk7: 88a 11656i bk8: 120a 11627i bk9: 120a 11600i bk10: 128a 11642i bk11: 128a 11613i bk12: 128a 11626i bk13: 128a 11604i bk14: 128a 11641i bk15: 128a 11609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589486
Bank_Level_Parallism_Col = 1.513985
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.513985 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 522 
Wasted_Row = 18 
Idle = 9255 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9775 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167873 
Issued_on_Two_Bus_Simul_Util = 0.002384 
issued_two_Eff = 0.014199 
queue_avg = 0.563718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.563718
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9766 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2957 dram_eff=0.6601
bk0: 128a 11627i bk1: 128a 11605i bk2: 128a 11640i bk3: 128a 11612i bk4: 128a 11614i bk5: 128a 11598i bk6: 88a 11645i bk7: 88a 11632i bk8: 120a 11627i bk9: 120a 11609i bk10: 128a 11620i bk11: 128a 11603i bk12: 128a 11611i bk13: 128a 11597i bk14: 128a 11633i bk15: 128a 11609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579733
Bank_Level_Parallism_Col = 1.529222
Bank_Level_Parallism_Ready = 1.095799
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529222 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 538 
Wasted_Row = 56 
Idle = 9201 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9766 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168639 
Issued_on_Two_Bus_Simul_Util = 0.001617 
issued_two_Eff = 0.009591 
queue_avg = 0.888312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.888312
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9776 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3024 dram_eff=0.6455
bk0: 128a 11627i bk1: 128a 11596i bk2: 128a 11624i bk3: 128a 11606i bk4: 128a 11632i bk5: 128a 11590i bk6: 88a 11664i bk7: 88a 11661i bk8: 120a 11620i bk9: 120a 11612i bk10: 128a 11643i bk11: 128a 11616i bk12: 128a 11633i bk13: 128a 11594i bk14: 128a 11641i bk15: 128a 11634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571314
Bank_Level_Parallism_Col = 1.490894
Bank_Level_Parallism_Ready = 1.108607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490894 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 524 
Wasted_Row = 13 
Idle = 9258 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9776 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167788 
Issued_on_Two_Bus_Simul_Util = 0.002469 
issued_two_Eff = 0.014713 
queue_avg = 0.593002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.593002
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9759 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2954 dram_eff=0.6608
bk0: 128a 11619i bk1: 128a 11605i bk2: 128a 11630i bk3: 128a 11610i bk4: 128a 11611i bk5: 128a 11595i bk6: 88a 11648i bk7: 88a 11631i bk8: 120a 11623i bk9: 120a 11612i bk10: 128a 11632i bk11: 128a 11614i bk12: 128a 11609i bk13: 128a 11595i bk14: 128a 11625i bk15: 128a 11606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592666
Bank_Level_Parallism_Col = 1.543135
Bank_Level_Parallism_Ready = 1.095287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543135 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 528 
Wasted_Row = 56 
Idle = 9211 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9759 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.169235 
Issued_on_Two_Bus_Simul_Util = 0.001022 
issued_two_Eff = 0.006036 
queue_avg = 0.822848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.822848
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9777 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3026 dram_eff=0.6451
bk0: 128a 11638i bk1: 128a 11600i bk2: 128a 11624i bk3: 128a 11608i bk4: 128a 11623i bk5: 128a 11601i bk6: 88a 11664i bk7: 88a 11654i bk8: 120a 11642i bk9: 120a 11619i bk10: 128a 11640i bk11: 128a 11626i bk12: 128a 11627i bk13: 128a 11600i bk14: 128a 11624i bk15: 128a 11623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550817
Bank_Level_Parallism_Col = 1.475252
Bank_Level_Parallism_Ready = 1.102459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475252 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 538 
Wasted_Row = 19 
Idle = 9238 

BW Util Bottlenecks: 
RCDc_limit = 216 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9777 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167702 
Issued_on_Two_Bus_Simul_Util = 0.002554 
issued_two_Eff = 0.015228 
queue_avg = 0.555206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.555206
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9767 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2956 dram_eff=0.6604
bk0: 128a 11620i bk1: 128a 11606i bk2: 128a 11627i bk3: 128a 11607i bk4: 128a 11615i bk5: 128a 11604i bk6: 88a 11643i bk7: 88a 11621i bk8: 120a 11638i bk9: 120a 11620i bk10: 128a 11623i bk11: 128a 11611i bk12: 128a 11611i bk13: 128a 11599i bk14: 128a 11621i bk15: 128a 11608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592885
Bank_Level_Parallism_Col = 1.545491
Bank_Level_Parallism_Ready = 1.107070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545491 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 518 
Wasted_Row = 60 
Idle = 9217 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9767 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168554 
Issued_on_Two_Bus_Simul_Util = 0.001703 
issued_two_Eff = 0.010101 
queue_avg = 0.840044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.840044
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9776 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3022 dram_eff=0.6459
bk0: 128a 11638i bk1: 128a 11616i bk2: 128a 11631i bk3: 128a 11614i bk4: 128a 11623i bk5: 128a 11602i bk6: 88a 11662i bk7: 88a 11657i bk8: 120a 11640i bk9: 120a 11610i bk10: 128a 11638i bk11: 128a 11613i bk12: 128a 11630i bk13: 128a 11583i bk14: 128a 11642i bk15: 128a 11613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516167
Bank_Level_Parallism_Col = 1.447867
Bank_Level_Parallism_Ready = 1.101947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447867 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 589 
Wasted_Row = 26 
Idle = 9180 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9776 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167788 
Issued_on_Two_Bus_Simul_Util = 0.002469 
issued_two_Eff = 0.014713 
queue_avg = 0.572316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.572316
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9763 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2970 dram_eff=0.6572
bk0: 128a 11635i bk1: 128a 11614i bk2: 128a 11633i bk3: 128a 11608i bk4: 128a 11618i bk5: 128a 11597i bk6: 88a 11642i bk7: 88a 11636i bk8: 120a 11635i bk9: 120a 11599i bk10: 128a 11635i bk11: 128a 11617i bk12: 128a 11618i bk13: 128a 11588i bk14: 128a 11637i bk15: 128a 11597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560547
Bank_Level_Parallism_Col = 1.514274
Bank_Level_Parallism_Ready = 1.108607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514274 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 546 
Wasted_Row = 62 
Idle = 9187 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9763 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168894 
Issued_on_Two_Bus_Simul_Util = 0.001362 
issued_two_Eff = 0.008065 
queue_avg = 0.801822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.801822
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9775 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3011 dram_eff=0.6483
bk0: 128a 11619i bk1: 128a 11609i bk2: 128a 11637i bk3: 128a 11618i bk4: 128a 11625i bk5: 128a 11585i bk6: 88a 11659i bk7: 88a 11655i bk8: 120a 11629i bk9: 120a 11598i bk10: 128a 11642i bk11: 128a 11608i bk12: 128a 11626i bk13: 128a 11590i bk14: 128a 11635i bk15: 128a 11613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572337
Bank_Level_Parallism_Col = 1.500604
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500604 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 540 
Wasted_Row = 24 
Idle = 9231 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9775 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167873 
Issued_on_Two_Bus_Simul_Util = 0.002384 
issued_two_Eff = 0.014199 
queue_avg = 0.641015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.641015
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9763 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2963 dram_eff=0.6588
bk0: 128a 11617i bk1: 128a 11591i bk2: 128a 11632i bk3: 128a 11609i bk4: 128a 11620i bk5: 128a 11589i bk6: 88a 11638i bk7: 88a 11634i bk8: 120a 11630i bk9: 120a 11611i bk10: 128a 11631i bk11: 128a 11603i bk12: 128a 11601i bk13: 128a 11595i bk14: 128a 11617i bk15: 128a 11604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588945
Bank_Level_Parallism_Col = 1.541817
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541817 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 556 
Wasted_Row = 61 
Idle = 9178 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9763 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168894 
Issued_on_Two_Bus_Simul_Util = 0.001362 
issued_two_Eff = 0.008065 
queue_avg = 0.871967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.871967
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9774 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3011 dram_eff=0.6483
bk0: 128a 11620i bk1: 128a 11593i bk2: 128a 11640i bk3: 128a 11602i bk4: 128a 11631i bk5: 128a 11604i bk6: 88a 11659i bk7: 88a 11647i bk8: 120a 11633i bk9: 120a 11603i bk10: 128a 11645i bk11: 128a 11608i bk12: 128a 11620i bk13: 128a 11594i bk14: 128a 11638i bk15: 128a 11603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543013
Bank_Level_Parallism_Col = 1.474951
Bank_Level_Parallism_Ready = 1.123463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.474951 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 593 
Wasted_Row = 24 
Idle = 9178 

BW Util Bottlenecks: 
RCDc_limit = 205 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9774 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167958 
Issued_on_Two_Bus_Simul_Util = 0.002298 
issued_two_Eff = 0.013685 
queue_avg = 0.603048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.603048
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9767 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2965 dram_eff=0.6583
bk0: 128a 11619i bk1: 128a 11600i bk2: 128a 11633i bk3: 128a 11615i bk4: 128a 11627i bk5: 128a 11607i bk6: 88a 11642i bk7: 88a 11628i bk8: 120a 11635i bk9: 120a 11621i bk10: 128a 11624i bk11: 128a 11609i bk12: 128a 11616i bk13: 128a 11591i bk14: 128a 11615i bk15: 128a 11616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561793
Bank_Level_Parallism_Col = 1.514848
Bank_Level_Parallism_Ready = 1.085553
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514848 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 549 
Wasted_Row = 64 
Idle = 9182 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9767 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168554 
Issued_on_Two_Bus_Simul_Util = 0.001703 
issued_two_Eff = 0.010101 
queue_avg = 0.926364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.926364
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9778 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3010 dram_eff=0.6485
bk0: 128a 11621i bk1: 128a 11596i bk2: 128a 11627i bk3: 128a 11600i bk4: 128a 11623i bk5: 128a 11603i bk6: 88a 11660i bk7: 88a 11645i bk8: 120a 11627i bk9: 120a 11596i bk10: 128a 11640i bk11: 128a 11615i bk12: 128a 11637i bk13: 128a 11618i bk14: 128a 11638i bk15: 128a 11612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566495
Bank_Level_Parallism_Col = 1.488391
Bank_Level_Parallism_Ready = 1.110143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488391 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 549 
Wasted_Row = 18 
Idle = 9228 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9778 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167617 
Issued_on_Two_Bus_Simul_Util = 0.002639 
issued_two_Eff = 0.015744 
queue_avg = 0.599557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.599557
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9759 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2965 dram_eff=0.6583
bk0: 128a 11617i bk1: 128a 11602i bk2: 128a 11624i bk3: 128a 11606i bk4: 128a 11635i bk5: 128a 11600i bk6: 88a 11638i bk7: 88a 11629i bk8: 120a 11633i bk9: 120a 11615i bk10: 128a 11621i bk11: 128a 11599i bk12: 128a 11615i bk13: 128a 11599i bk14: 128a 11625i bk15: 128a 11604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.542071
Bank_Level_Parallism_Ready = 1.087602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542071 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 529 
Wasted_Row = 57 
Idle = 9209 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9759 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.169235 
Issued_on_Two_Bus_Simul_Util = 0.001022 
issued_two_Eff = 0.006036 
queue_avg = 0.873159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.873159
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9777 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=3013 dram_eff=0.6479
bk0: 128a 11614i bk1: 128a 11593i bk2: 128a 11632i bk3: 128a 11604i bk4: 128a 11620i bk5: 128a 11598i bk6: 88a 11658i bk7: 88a 11650i bk8: 120a 11631i bk9: 120a 11606i bk10: 128a 11642i bk11: 128a 11610i bk12: 128a 11622i bk13: 128a 11588i bk14: 128a 11636i bk15: 128a 11619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557512
Bank_Level_Parallism_Col = 1.483807
Bank_Level_Parallism_Ready = 1.113729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483807 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 586 
Wasted_Row = 18 
Idle = 9191 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9777 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.167702 
Issued_on_Two_Bus_Simul_Util = 0.002554 
issued_two_Eff = 0.015228 
queue_avg = 0.564910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.56491
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11747 n_nop=9765 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=2971 dram_eff=0.657
bk0: 128a 11614i bk1: 128a 11599i bk2: 128a 11631i bk3: 128a 11604i bk4: 128a 11620i bk5: 128a 11603i bk6: 88a 11647i bk7: 88a 11635i bk8: 120a 11635i bk9: 120a 11606i bk10: 128a 11638i bk11: 128a 11590i bk12: 128a 11632i bk13: 128a 11615i bk14: 128a 11629i bk15: 128a 11610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550039
Bank_Level_Parallism_Col = 1.499006
Bank_Level_Parallism_Ready = 1.091189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499006 

BW Util details:
bwutil = 0.166170 
total_CMD = 11747 
util_bw = 1952 
Wasted_Col = 572 
Wasted_Row = 54 
Idle = 9169 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11747 
n_nop = 9765 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004086 
CoL_Bus_Util = 0.166170 
Either_Row_CoL_Bus_Util = 0.168724 
Issued_on_Two_Bus_Simul_Util = 0.001532 
issued_two_Eff = 0.009082 
queue_avg = 0.908232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.908232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 985, Miss = 984, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 978, Miss = 972, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 978, Miss = 977, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 978, Miss = 976, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 970, Miss = 970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 981, Miss = 976, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 977, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 979, Miss = 977, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 979, Miss = 977, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 977, Miss = 976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 977, Miss = 976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 979, Miss = 976, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62526
L2_total_cache_misses = 62500
L2_total_cache_miss_rate = 0.9996
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62507
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=62526
icnt_total_pkts_simt_to_mem=62526
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62526
Req_Network_cycles = 15646
Req_Network_injected_packets_per_cycle =       3.9963 
Req_Network_conflicts_per_cycle =       0.1613
Req_Network_conflicts_per_cycle_util =       0.6234
Req_Bank_Level_Parallism =      15.4423
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2776
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0624

Reply_Network_injected_packets_num = 62526
Reply_Network_cycles = 15646
Reply_Network_injected_packets_per_cycle =        3.9963
Reply_Network_conflicts_per_cycle =       10.5922
Reply_Network_conflicts_per_cycle_util =      39.6474
Reply_Bank_Level_Parallism =      14.9584
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.0367
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0500
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 41 sec (281 sec)
gpgpu_simulation_rate = 128155 (inst/sec)
gpgpu_simulation_rate = 55 (cycle/sec)
gpgpu_silicon_slowdown = 20581818x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 13292
gpu_sim_insn = 19006833
gpu_ipc =    1429.9452
gpu_tot_sim_cycle = 28938
gpu_tot_sim_insn = 55018587
gpu_tot_ipc =    1901.2574
gpu_tot_issued_cta = 5862
gpu_occupancy = 22.0695% 
gpu_tot_occupancy = 22.8112% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3580
partiton_level_parallism_total  =       3.2438
partiton_level_parallism_util =      15.0177
partiton_level_parallism_util_total  =      15.2979
L2_BW  =      85.4147 GB/Sec
L2_BW_total  =     117.5021 GB/Sec
gpu_total_sim_rate=118319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1304, Miss = 1292, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1284, Miss = 1283, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1270, Miss = 1269, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1334, Miss = 1305, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1320, Miss = 1291, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1234, Miss = 1234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1156, Miss = 1155, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1227, Miss = 1186, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 93969
	L1D_total_cache_misses = 93855
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70

Total_core_cache_fail_stats:
ctas_completed 5862, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 58040608
gpgpu_n_tot_w_icount = 1813769
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 93798
gpgpu_n_mem_write_global = 70
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3000149
gpgpu_n_store_insn = 70
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19008512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1530153	W0_Idle:445722	W0_Scoreboard:9488472	W1:709	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1813060
single_issue_nums: WS0:453732	WS1:453525	WS2:453256	WS3:453256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 750384 {8:93798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2800 {40:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3751920 {40:93798,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 560 {8:70,}
maxmflatency = 557 
max_icnt2mem_latency = 130 
maxmrqlatency = 53 
max_icnt2sh_latency = 203 
averagemflatency = 350 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 51 
mrq_lat_table:18220 	12625 	11683 	10466 	8344 	1182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13996 	79831 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	22277 	50932 	20657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12338 	7251 	7772 	10041 	17716 	36011 	2739 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      5458      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5470      5454      5682      5690      5936      5953      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5450      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 43.333332 64.000000 43.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 60.000000 26.200001 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62520/1045 = 59.827751
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       129       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       124        96        88       120       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       129       128       128       128       129       128 
dram[3]:       128       128       128       128       128       128        96        88       120       120       129       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128        83        88       120       120       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[7]:       128       128       128       128       128       128        96        88       120       120       128       130       128       129       128       128 
dram[8]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       112       121       128       128       128       128       130       128 
dram[10]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       113       120       131       128       128       128       128       128 
dram[13]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[14]:       129       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       129       128       128       128       128       128 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        89        88       120       120       128       128       128       128       128       129 
dram[21]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       129 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[27]:       128       128       128       129       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       129       129       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       129       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62520
bank skew: 131/83 = 1.58
chip skew: 1963/1947 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        520       530       519       518       522       527       515       518       506       519       480       478       505       512       535       533
dram[1]:        530       535       526       524       552       575       542       570       559       571       596       589       548       554       549       551
dram[2]:        546       555       552       548       518       516       513       511       534       545       539       539       524       527       532       532
dram[3]:        560       562       579       578       573       579       564       580       538       557       575       568       543       556       584       576
dram[4]:        524       523       526       527       507       507       534       523       524       528       542       536       503       509       512       511
dram[5]:        509       505       544       537       528       539       576       538       504       512       497       499       516       520       513       516
dram[6]:        479       484       497       498       503       505       557       524       490       497       524       519       519       516       504       504
dram[7]:        496       492       503       509       528       533       540       533       519       529       538       530       511       512       511       517
dram[8]:        518       524       502       506       490       502       535       510       498       509       525       520       504       506       520       520
dram[9]:        524       529       527       524       535       545       564       551       501       524       514       513       506       507       531       544
dram[10]:        494       501       515       521       523       525       541       519       493       506       510       503       504       508       533       525
dram[11]:        495       502       495       492       511       520       535       532       511       527       534       528       479       484       502       500
dram[12]:        501       504       511       513       507       509       526       510       521       528       572       576       540       535       537       530
dram[13]:        498       497       500       500       479       486       492       486       531       536       557       550       497       502       525       525
dram[14]:        520       516       512       517       516       526       555       529       510       511       539       536       517       515       545       536
dram[15]:        512       518       511       510       497       503       524       523       530       549       557       548       488       479       528       524
dram[16]:        486       487       478       474       480       480       508       505       526       536       531       523       488       500       481       479
dram[17]:        527       535       519       515       514       521       511       507       533       541       528       528       513       524       536       539
dram[18]:        557       559       552       548       529       537       550       545       540       540       559       563       531       539       560       557
dram[19]:        557       557       561       560       559       565       580       572       537       545       547       549       539       544       558       555
dram[20]:        543       546       552       551       545       548       559       554       525       526       546       541       530       535       552       548
dram[21]:        482       481       484       490       504       505       493       492       498       510       501       500       499       504       505       496
dram[22]:        549       547       550       550       549       548       558       544       542       543       578       571       547       552       567       559
dram[23]:        542       535       530       533       526       528       540       542       517       523       538       537       547       544       556       559
dram[24]:        497       496       497       502       496       498       494       494       501       512       469       471       484       489       486       485
dram[25]:        486       486       484       481       502       512       508       513       538       545       495       501       499       502       495       494
dram[26]:        527       530       538       534       536       536       545       525       537       548       514       508       508       514       517       518
dram[27]:        539       542       542       535       539       542       556       566       561       574       553       552       529       531       549       542
dram[28]:        489       494       497       499       488       489       502       494       524       531       511       505       517       517       510       506
dram[29]:        552       549       529       529       520       524       546       545       554       561       558       560       558       561       566       568
dram[30]:        520       515       521       528       522       520       542       532       527       529       545       542       537       538       533       527
dram[31]:        526       521       541       539       536       532       553       550       538       555       548       554       548       549       536       539
maximum mf latency per bank:
dram[0]:        479       507       473       470       472       490       476       475       479       507       419       429       442       503       481       464
dram[1]:        468       490       474       483       462       472       465       476       517       524       491       495       470       499       489       477
dram[2]:        471       493       475       474       479       463       466       470       483       557       491       489       472       513       503       490
dram[3]:        471       519       472       472       460       497       468       474       530       539       500       496       495       511       489       469
dram[4]:        505       483       470       471       452       461       474       466       479       536       492       480       455       499       509       482
dram[5]:        486       484       483       457       460       458       468       452       449       457       416       436       481       491       484       459
dram[6]:        406       404       434       419       440       461       460       461       439       488       463       460       448       469       456       473
dram[7]:        489       467       458       463       446       506       442       456       477       486       472       463       483       474       474       484
dram[8]:        440       471       446       442       471       496       473       473       451       482       472       469       463       486       462       464
dram[9]:        463       486       448       482       492       474       471       478       467       499       498       472       441       465       455       491
dram[10]:        459       480       484       486       500       472       465       449       461       491       484       484       466       454       488       503
dram[11]:        479       477       461       489       463       473       474       468       467       482       491       472       469       436       421       451
dram[12]:        477       491       483       492       472       464       455       458       501       474       493       478       481       486       482       475
dram[13]:        462       489       456       480       459       459       454       468       466       487       466       501       435       487       466       472
dram[14]:        465       440       478       480       474       486       478       460       493       478       493       480       478       469       472       472
dram[15]:        454       477       470       453       445       492       460       475       485       487       492       475       412       421       473       480
dram[16]:        481       515       469       469       443       474       455       458       484       507       484       473       454       496       497       469
dram[17]:        472       507       470       473       487       483       475       469       498       501       500       504       455       502       479       480
dram[18]:        482       490       488       482       458       495       481       468       486       478       491       497       478       499       481       525
dram[19]:        497       511       469       463       489       488       475       473       493       510       501       511       484       513       489       485
dram[20]:        491       510       493       479       472       510       457       450       487       527       502       502       475       499       484       486
dram[21]:        419       448       451       483       474       474       453       460       439       458       451       450       437       450       458       442
dram[22]:        486       487       483       471       476       459       474       456       487       504       502       508       471       505       485       517
dram[23]:        495       502       463       469       498       478       458       466       466       477       492       494       464       473       477       483
dram[24]:        441       444       448       467       426       441       441       445       471       539       448       417       429       428       463       433
dram[25]:        482       459       445       437       423       448       394       430       494       486       458       459       481       520       464       481
dram[26]:        473       486       465       491       486       486       469       468       474       550       480       455       446       457       459       499
dram[27]:        448       453       471       483       490       487       494       483       521       500       501       490       495       461       477       467
dram[28]:        492       486       455       470       468       464       446       440       474       525       445       449       479       467       441       464
dram[29]:        481       459       464       475       484       467       474       471       497       502       504       490       494       511       470       495
dram[30]:        491       477       461       486       485       464       486       470       471       505       509       500       472       471       487       478
dram[31]:        452       463       471       493       503       479       479       479       493       508       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19744 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09026
n_activity=3046 dram_eff=0.6438
bk0: 128a 21609i bk1: 128a 21585i bk2: 129a 21601i bk3: 128a 21591i bk4: 128a 21595i bk5: 128a 21570i bk6: 96a 21638i bk7: 88a 21627i bk8: 120a 21602i bk9: 120a 21580i bk10: 128a 21607i bk11: 128a 21595i bk12: 128a 21591i bk13: 128a 21577i bk14: 128a 21622i bk15: 128a 21597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570980
Bank_Level_Parallism_Col = 1.499801
Bank_Level_Parallism_Ready = 1.112188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499801 

BW Util details:
bwutil = 0.090256 
total_CMD = 21727 
util_bw = 1961 
Wasted_Col = 560 
Wasted_Row = 29 
Idle = 19177 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19744 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.090256 
Either_Row_CoL_Bus_Util = 0.091269 
Issued_on_Two_Bus_Simul_Util = 0.001289 
issued_two_Eff = 0.014120 
queue_avg = 0.321351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.321351
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19739 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09003
n_activity=2966 dram_eff=0.6595
bk0: 128a 21600i bk1: 128a 21580i bk2: 128a 21610i bk3: 128a 21587i bk4: 128a 21595i bk5: 124a 21569i bk6: 96a 21618i bk7: 88a 21622i bk8: 120a 21612i bk9: 120a 21598i bk10: 128a 21609i bk11: 128a 21584i bk12: 128a 21591i bk13: 128a 21574i bk14: 128a 21609i bk15: 128a 21586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579687
Bank_Level_Parallism_Col = 1.531325
Bank_Level_Parallism_Ready = 1.098671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531325 

BW Util details:
bwutil = 0.090026 
total_CMD = 21727 
util_bw = 1956 
Wasted_Col = 542 
Wasted_Row = 62 
Idle = 19167 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19739 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.090026 
Either_Row_CoL_Bus_Util = 0.091499 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.008048 
queue_avg = 0.498182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.498182
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19735 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0903
n_activity=3106 dram_eff=0.6317
bk0: 128a 21597i bk1: 128a 21574i bk2: 128a 21612i bk3: 128a 21600i bk4: 128a 21596i bk5: 128a 21578i bk6: 96a 21632i bk7: 88a 21641i bk8: 120a 21605i bk9: 120a 21587i bk10: 129a 21583i bk11: 128a 21590i bk12: 128a 21599i bk13: 128a 21575i bk14: 129a 21604i bk15: 128a 21610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558275
Bank_Level_Parallism_Col = 1.496618
Bank_Level_Parallism_Ready = 1.090724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496618 

BW Util details:
bwutil = 0.090302 
total_CMD = 21727 
util_bw = 1962 
Wasted_Col = 563 
Wasted_Row = 49 
Idle = 19153 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19735 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002393 
CoL_Bus_Util = 0.090302 
Either_Row_CoL_Bus_Util = 0.091683 
Issued_on_Two_Bus_Simul_Util = 0.001013 
issued_two_Eff = 0.011044 
queue_avg = 0.323008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.323008
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19738 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09026
n_activity=3032 dram_eff=0.6468
bk0: 128a 21605i bk1: 128a 21580i bk2: 128a 21609i bk3: 128a 21588i bk4: 128a 21600i bk5: 128a 21569i bk6: 96a 21615i bk7: 88a 21611i bk8: 120a 21616i bk9: 120a 21595i bk10: 129a 21585i bk11: 128a 21593i bk12: 128a 21591i bk13: 128a 21574i bk14: 128a 21609i bk15: 128a 21590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557302
Bank_Level_Parallism_Col = 1.503345
Bank_Level_Parallism_Ready = 1.089240
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503345 

BW Util details:
bwutil = 0.090256 
total_CMD = 21727 
util_bw = 1961 
Wasted_Col = 591 
Wasted_Row = 57 
Idle = 19118 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19738 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.090256 
Either_Row_CoL_Bus_Util = 0.091545 
Issued_on_Two_Bus_Simul_Util = 0.001013 
issued_two_Eff = 0.011061 
queue_avg = 0.487366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.487366
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19756 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=3004 dram_eff=0.6498
bk0: 128a 21615i bk1: 128a 21590i bk2: 128a 21608i bk3: 128a 21596i bk4: 128a 21602i bk5: 128a 21579i bk6: 88a 21635i bk7: 88a 21630i bk8: 120a 21618i bk9: 120a 21588i bk10: 128a 21611i bk11: 128a 21594i bk12: 128a 21597i bk13: 128a 21579i bk14: 128a 21613i bk15: 128a 21582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546024
Bank_Level_Parallism_Col = 1.476002
Bank_Level_Parallism_Ready = 1.096824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476002 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 576 
Wasted_Row = 25 
Idle = 19174 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19756 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.090717 
Issued_on_Two_Bus_Simul_Util = 0.001335 
issued_two_Eff = 0.014713 
queue_avg = 0.316381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.316381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19752 n_act=33 n_pre=17 n_ref_event=0 n_req=1947 n_rd=1947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08961
n_activity=3012 dram_eff=0.6464
bk0: 128a 21612i bk1: 128a 21576i bk2: 128a 21604i bk3: 128a 21590i bk4: 128a 21606i bk5: 128a 21575i bk6: 83a 21610i bk7: 88a 21619i bk8: 120a 21619i bk9: 120a 21589i bk10: 128a 21605i bk11: 128a 21589i bk12: 128a 21601i bk13: 128a 21589i bk14: 128a 21607i bk15: 128a 21577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.983051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553447
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.097072
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.089612 
total_CMD = 21727 
util_bw = 1947 
Wasted_Col = 576 
Wasted_Row = 59 
Idle = 19145 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19752 
Read = 1947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1947 
total_req = 1947 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1947 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.089612 
Either_Row_CoL_Bus_Util = 0.090901 
Issued_on_Two_Bus_Simul_Util = 0.001013 
issued_two_Eff = 0.011139 
queue_avg = 0.455930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.45593
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19752 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08993
n_activity=2997 dram_eff=0.652
bk0: 128a 21603i bk1: 128a 21582i bk2: 128a 21624i bk3: 128a 21597i bk4: 128a 21605i bk5: 128a 21581i bk6: 90a 21622i bk7: 88a 21623i bk8: 120a 21618i bk9: 120a 21596i bk10: 128a 21617i bk11: 128a 21590i bk12: 128a 21604i bk13: 128a 21600i bk14: 128a 21611i bk15: 128a 21583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548463
Bank_Level_Parallism_Col = 1.477862
Bank_Level_Parallism_Ready = 1.104913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477862 

BW Util details:
bwutil = 0.089934 
total_CMD = 21727 
util_bw = 1954 
Wasted_Col = 562 
Wasted_Row = 22 
Idle = 19189 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19752 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089934 
Either_Row_CoL_Bus_Util = 0.090901 
Issued_on_Two_Bus_Simul_Util = 0.001243 
issued_two_Eff = 0.013671 
queue_avg = 0.278087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.278087
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19731 n_act=34 n_pre=18 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3099 dram_eff=0.6334
bk0: 128a 21598i bk1: 128a 21592i bk2: 128a 21605i bk3: 128a 21587i bk4: 128a 21600i bk5: 128a 21583i bk6: 96a 21623i bk7: 88a 21624i bk8: 120a 21622i bk9: 120a 21600i bk10: 128a 21616i bk11: 130a 21564i bk12: 128a 21592i bk13: 129a 21562i bk14: 128a 21607i bk15: 128a 21583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982680
Row_Buffer_Locality_read = 0.982680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.532068
Bank_Level_Parallism_Col = 1.485669
Bank_Level_Parallism_Ready = 1.087621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485669 

BW Util details:
bwutil = 0.090348 
total_CMD = 21727 
util_bw = 1963 
Wasted_Col = 594 
Wasted_Row = 78 
Idle = 19092 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19731 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1963 
Row_Bus_Util =  0.002393 
CoL_Bus_Util = 0.090348 
Either_Row_CoL_Bus_Util = 0.091867 
Issued_on_Two_Bus_Simul_Util = 0.000874 
issued_two_Eff = 0.009519 
queue_avg = 0.458002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.458002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19758 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=3024 dram_eff=0.6455
bk0: 128a 21606i bk1: 128a 21578i bk2: 128a 21617i bk3: 128a 21589i bk4: 128a 21605i bk5: 128a 21570i bk6: 96a 21629i bk7: 88a 21620i bk8: 112a 21615i bk9: 120a 21587i bk10: 128a 21617i bk11: 128a 21592i bk12: 128a 21595i bk13: 128a 21574i bk14: 128a 21617i bk15: 128a 21582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571879
Bank_Level_Parallism_Col = 1.498010
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498010 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 566 
Wasted_Row = 21 
Idle = 19188 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19758 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.090625 
Issued_on_Two_Bus_Simul_Util = 0.001427 
issued_two_Eff = 0.015744 
queue_avg = 0.330556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.330556
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19739 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08998
n_activity=3122 dram_eff=0.6262
bk0: 128a 21607i bk1: 128a 21574i bk2: 128a 21609i bk3: 128a 21602i bk4: 128a 21606i bk5: 128a 21587i bk6: 96a 21618i bk7: 88a 21614i bk8: 112a 21623i bk9: 121a 21565i bk10: 128a 21615i bk11: 128a 21584i bk12: 128a 21593i bk13: 128a 21588i bk14: 130a 21579i bk15: 128a 21584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543370
Bank_Level_Parallism_Col = 1.499208
Bank_Level_Parallism_Ready = 1.091560
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499208 

BW Util details:
bwutil = 0.089980 
total_CMD = 21727 
util_bw = 1955 
Wasted_Col = 584 
Wasted_Row = 78 
Idle = 19110 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19739 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.002393 
CoL_Bus_Util = 0.089980 
Either_Row_CoL_Bus_Util = 0.091499 
Issued_on_Two_Bus_Simul_Util = 0.000874 
issued_two_Eff = 0.009557 
queue_avg = 0.472408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.472408
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19752 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=3008 dram_eff=0.6489
bk0: 128a 21604i bk1: 128a 21583i bk2: 128a 21620i bk3: 128a 21583i bk4: 128a 21594i bk5: 128a 21579i bk6: 96a 21626i bk7: 88a 21628i bk8: 112a 21618i bk9: 120a 21590i bk10: 128a 21617i bk11: 128a 21597i bk12: 128a 21604i bk13: 128a 21576i bk14: 128a 21623i bk15: 128a 21600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552580
Bank_Level_Parallism_Col = 1.487990
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487990 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 553 
Wasted_Row = 34 
Idle = 19188 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19752 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.090901 
Issued_on_Two_Bus_Simul_Util = 0.001151 
issued_two_Eff = 0.012658 
queue_avg = 0.315092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.315092
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19741 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=2972 dram_eff=0.6568
bk0: 128a 21596i bk1: 128a 21579i bk2: 128a 21619i bk3: 128a 21588i bk4: 128a 21602i bk5: 128a 21567i bk6: 96a 21631i bk7: 88a 21614i bk8: 112a 21610i bk9: 120a 21587i bk10: 128a 21605i bk11: 128a 21600i bk12: 128a 21598i bk13: 128a 21581i bk14: 128a 21601i bk15: 128a 21599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560966
Bank_Level_Parallism_Col = 1.516039
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516039 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 553 
Wasted_Row = 62 
Idle = 19160 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19741 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.091407 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.007049 
queue_avg = 0.450637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.450637
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19745 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09003
n_activity=3167 dram_eff=0.6176
bk0: 128a 21606i bk1: 128a 21577i bk2: 128a 21610i bk3: 128a 21574i bk4: 128a 21591i bk5: 128a 21577i bk6: 96a 21623i bk7: 88a 21626i bk8: 113a 21588i bk9: 120a 21585i bk10: 131a 21523i bk11: 128a 21600i bk12: 128a 21614i bk13: 128a 21582i bk14: 128a 21614i bk15: 128a 21588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.575920
Bank_Level_Parallism_Col = 1.511481
Bank_Level_Parallism_Ready = 1.117076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506334 

BW Util details:
bwutil = 0.090026 
total_CMD = 21727 
util_bw = 1956 
Wasted_Col = 582 
Wasted_Row = 70 
Idle = 19119 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 447 
rwq = 0 
CCDLc_limit_alone = 447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19745 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.002577 
CoL_Bus_Util = 0.090026 
Either_Row_CoL_Bus_Util = 0.091223 
Issued_on_Two_Bus_Simul_Util = 0.001381 
issued_two_Eff = 0.015136 
queue_avg = 0.296774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.296774
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19736 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=2991 dram_eff=0.6526
bk0: 128a 21594i bk1: 128a 21582i bk2: 128a 21611i bk3: 128a 21575i bk4: 128a 21599i bk5: 128a 21563i bk6: 96a 21623i bk7: 88a 21624i bk8: 112a 21616i bk9: 120a 21589i bk10: 128a 21603i bk11: 128a 21582i bk12: 128a 21602i bk13: 128a 21591i bk14: 128a 21606i bk15: 128a 21582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.544350
Bank_Level_Parallism_Ready = 1.096311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544350 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 530 
Wasted_Row = 56 
Idle = 19189 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19736 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.091637 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.004520 
queue_avg = 0.488517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.488517
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19750 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08989
n_activity=3016 dram_eff=0.6475
bk0: 129a 21584i bk1: 128a 21576i bk2: 128a 21608i bk3: 128a 21575i bk4: 128a 21598i bk5: 128a 21580i bk6: 96a 21634i bk7: 88a 21634i bk8: 112a 21626i bk9: 120a 21593i bk10: 128a 21610i bk11: 128a 21596i bk12: 128a 21605i bk13: 128a 21574i bk14: 128a 21609i bk15: 128a 21596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564143
Bank_Level_Parallism_Col = 1.492038
Bank_Level_Parallism_Ready = 1.115719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492038 

BW Util details:
bwutil = 0.089888 
total_CMD = 21727 
util_bw = 1953 
Wasted_Col = 565 
Wasted_Row = 31 
Idle = 19178 

BW Util Bottlenecks: 
RCDc_limit = 214 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19750 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.089888 
Either_Row_CoL_Bus_Util = 0.090993 
Issued_on_Two_Bus_Simul_Util = 0.001197 
issued_two_Eff = 0.013151 
queue_avg = 0.293322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.293322
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19746 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08989
n_activity=3045 dram_eff=0.6414
bk0: 128a 21605i bk1: 128a 21583i bk2: 128a 21607i bk3: 128a 21584i bk4: 128a 21603i bk5: 128a 21579i bk6: 96a 21627i bk7: 88a 21614i bk8: 112a 21611i bk9: 120a 21595i bk10: 129a 21582i bk11: 128a 21595i bk12: 128a 21608i bk13: 128a 21600i bk14: 128a 21598i bk15: 128a 21581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525276
Bank_Level_Parallism_Col = 1.479232
Bank_Level_Parallism_Ready = 1.098310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479232 

BW Util details:
bwutil = 0.089888 
total_CMD = 21727 
util_bw = 1953 
Wasted_Col = 608 
Wasted_Row = 70 
Idle = 19096 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19746 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.089888 
Either_Row_CoL_Bus_Util = 0.091177 
Issued_on_Two_Bus_Simul_Util = 0.001013 
issued_two_Eff = 0.011106 
queue_avg = 0.455332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.455332
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19755 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=3000 dram_eff=0.6507
bk0: 128a 21594i bk1: 128a 21586i bk2: 128a 21595i bk3: 128a 21586i bk4: 128a 21595i bk5: 128a 21580i bk6: 88a 21649i bk7: 88a 21636i bk8: 120a 21607i bk9: 120a 21580i bk10: 128a 21622i bk11: 128a 21593i bk12: 128a 21606i bk13: 128a 21584i bk14: 128a 21621i bk15: 128a 21589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589486
Bank_Level_Parallism_Col = 1.513985
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.513985 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 522 
Wasted_Row = 18 
Idle = 19235 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19755 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.090763 
Issued_on_Two_Bus_Simul_Util = 0.001289 
issued_two_Eff = 0.014199 
queue_avg = 0.304782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.304782
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19746 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=2957 dram_eff=0.6601
bk0: 128a 21607i bk1: 128a 21585i bk2: 128a 21620i bk3: 128a 21592i bk4: 128a 21594i bk5: 128a 21578i bk6: 88a 21625i bk7: 88a 21612i bk8: 120a 21607i bk9: 120a 21589i bk10: 128a 21600i bk11: 128a 21583i bk12: 128a 21591i bk13: 128a 21577i bk14: 128a 21613i bk15: 128a 21589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579733
Bank_Level_Parallism_Col = 1.529222
Bank_Level_Parallism_Ready = 1.095799
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529222 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 538 
Wasted_Row = 56 
Idle = 19181 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19746 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.091177 
Issued_on_Two_Bus_Simul_Util = 0.000874 
issued_two_Eff = 0.009591 
queue_avg = 0.480278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.480278
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19756 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=3024 dram_eff=0.6455
bk0: 128a 21607i bk1: 128a 21576i bk2: 128a 21604i bk3: 128a 21586i bk4: 128a 21612i bk5: 128a 21570i bk6: 88a 21644i bk7: 88a 21641i bk8: 120a 21600i bk9: 120a 21592i bk10: 128a 21623i bk11: 128a 21596i bk12: 128a 21613i bk13: 128a 21574i bk14: 128a 21621i bk15: 128a 21614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571314
Bank_Level_Parallism_Col = 1.490894
Bank_Level_Parallism_Ready = 1.108607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490894 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 524 
Wasted_Row = 13 
Idle = 19238 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19756 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.090717 
Issued_on_Two_Bus_Simul_Util = 0.001335 
issued_two_Eff = 0.014713 
queue_avg = 0.320615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.320615
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19739 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=2954 dram_eff=0.6608
bk0: 128a 21599i bk1: 128a 21585i bk2: 128a 21610i bk3: 128a 21590i bk4: 128a 21591i bk5: 128a 21575i bk6: 88a 21628i bk7: 88a 21611i bk8: 120a 21603i bk9: 120a 21592i bk10: 128a 21612i bk11: 128a 21594i bk12: 128a 21589i bk13: 128a 21575i bk14: 128a 21605i bk15: 128a 21586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592666
Bank_Level_Parallism_Col = 1.543135
Bank_Level_Parallism_Ready = 1.095287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543135 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 528 
Wasted_Row = 56 
Idle = 19191 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19739 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.091499 
Issued_on_Two_Bus_Simul_Util = 0.000552 
issued_two_Eff = 0.006036 
queue_avg = 0.444884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.444884
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19753 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08993
n_activity=3091 dram_eff=0.6322
bk0: 128a 21618i bk1: 128a 21580i bk2: 128a 21604i bk3: 128a 21588i bk4: 128a 21603i bk5: 128a 21581i bk6: 89a 21644i bk7: 88a 21634i bk8: 120a 21622i bk9: 120a 21599i bk10: 128a 21620i bk11: 128a 21606i bk12: 128a 21607i bk13: 128a 21580i bk14: 128a 21604i bk15: 129a 21579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545168
Bank_Level_Parallism_Col = 1.472778
Bank_Level_Parallism_Ready = 1.102354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472778 

BW Util details:
bwutil = 0.089934 
total_CMD = 21727 
util_bw = 1954 
Wasted_Col = 550 
Wasted_Row = 31 
Idle = 19192 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19753 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.089934 
Either_Row_CoL_Bus_Util = 0.090855 
Issued_on_Two_Bus_Simul_Util = 0.001381 
issued_two_Eff = 0.015198 
queue_avg = 0.300180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.30018
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19747 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=2956 dram_eff=0.6604
bk0: 128a 21600i bk1: 128a 21586i bk2: 128a 21607i bk3: 128a 21587i bk4: 128a 21595i bk5: 128a 21584i bk6: 88a 21623i bk7: 88a 21601i bk8: 120a 21618i bk9: 120a 21600i bk10: 128a 21603i bk11: 128a 21591i bk12: 128a 21591i bk13: 128a 21579i bk14: 128a 21601i bk15: 128a 21588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592885
Bank_Level_Parallism_Col = 1.545491
Bank_Level_Parallism_Ready = 1.107070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545491 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 518 
Wasted_Row = 60 
Idle = 19197 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19747 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.091131 
Issued_on_Two_Bus_Simul_Util = 0.000921 
issued_two_Eff = 0.010101 
queue_avg = 0.454181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.454181
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19753 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08989
n_activity=3074 dram_eff=0.6353
bk0: 128a 21618i bk1: 128a 21596i bk2: 128a 21611i bk3: 128a 21594i bk4: 128a 21603i bk5: 128a 21582i bk6: 88a 21642i bk7: 88a 21637i bk8: 120a 21620i bk9: 120a 21590i bk10: 128a 21618i bk11: 128a 21593i bk12: 128a 21610i bk13: 128a 21563i bk14: 128a 21622i bk15: 129a 21569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511188
Bank_Level_Parallism_Col = 1.445755
Bank_Level_Parallism_Ready = 1.101894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445755 

BW Util details:
bwutil = 0.089888 
total_CMD = 21727 
util_bw = 1953 
Wasted_Col = 601 
Wasted_Row = 38 
Idle = 19135 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19753 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.089888 
Either_Row_CoL_Bus_Util = 0.090855 
Issued_on_Two_Bus_Simul_Util = 0.001335 
issued_two_Eff = 0.014691 
queue_avg = 0.309431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.309431
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19743 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=2970 dram_eff=0.6572
bk0: 128a 21615i bk1: 128a 21594i bk2: 128a 21613i bk3: 128a 21588i bk4: 128a 21598i bk5: 128a 21577i bk6: 88a 21622i bk7: 88a 21616i bk8: 120a 21615i bk9: 120a 21579i bk10: 128a 21615i bk11: 128a 21597i bk12: 128a 21598i bk13: 128a 21568i bk14: 128a 21617i bk15: 128a 21577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560547
Bank_Level_Parallism_Col = 1.514274
Bank_Level_Parallism_Ready = 1.108607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514274 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 546 
Wasted_Row = 62 
Idle = 19167 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19743 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.091315 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.008065 
queue_avg = 0.433516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.433516
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19755 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=3011 dram_eff=0.6483
bk0: 128a 21599i bk1: 128a 21589i bk2: 128a 21617i bk3: 128a 21598i bk4: 128a 21605i bk5: 128a 21565i bk6: 88a 21639i bk7: 88a 21635i bk8: 120a 21609i bk9: 120a 21578i bk10: 128a 21622i bk11: 128a 21588i bk12: 128a 21606i bk13: 128a 21570i bk14: 128a 21615i bk15: 128a 21593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572337
Bank_Level_Parallism_Col = 1.500604
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500604 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 540 
Wasted_Row = 24 
Idle = 19211 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19755 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.090763 
Issued_on_Two_Bus_Simul_Util = 0.001289 
issued_two_Eff = 0.014199 
queue_avg = 0.346573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.346573
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19743 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=2963 dram_eff=0.6588
bk0: 128a 21597i bk1: 128a 21571i bk2: 128a 21612i bk3: 128a 21589i bk4: 128a 21600i bk5: 128a 21569i bk6: 88a 21618i bk7: 88a 21614i bk8: 120a 21610i bk9: 120a 21591i bk10: 128a 21611i bk11: 128a 21583i bk12: 128a 21581i bk13: 128a 21575i bk14: 128a 21597i bk15: 128a 21584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588945
Bank_Level_Parallism_Col = 1.541817
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541817 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 556 
Wasted_Row = 61 
Idle = 19158 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19743 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.091315 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.008065 
queue_avg = 0.471441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.471441
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19754 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=3011 dram_eff=0.6483
bk0: 128a 21600i bk1: 128a 21573i bk2: 128a 21620i bk3: 128a 21582i bk4: 128a 21611i bk5: 128a 21584i bk6: 88a 21639i bk7: 88a 21627i bk8: 120a 21613i bk9: 120a 21583i bk10: 128a 21625i bk11: 128a 21588i bk12: 128a 21600i bk13: 128a 21574i bk14: 128a 21618i bk15: 128a 21583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543013
Bank_Level_Parallism_Col = 1.474951
Bank_Level_Parallism_Ready = 1.123463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.474951 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 593 
Wasted_Row = 24 
Idle = 19158 

BW Util Bottlenecks: 
RCDc_limit = 205 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19754 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.090809 
Issued_on_Two_Bus_Simul_Util = 0.001243 
issued_two_Eff = 0.013685 
queue_avg = 0.326046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.326046
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19744 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08989
n_activity=3017 dram_eff=0.6473
bk0: 128a 21599i bk1: 128a 21580i bk2: 128a 21613i bk3: 129a 21571i bk4: 128a 21607i bk5: 128a 21587i bk6: 88a 21622i bk7: 88a 21608i bk8: 120a 21615i bk9: 120a 21601i bk10: 128a 21604i bk11: 128a 21589i bk12: 128a 21596i bk13: 128a 21571i bk14: 128a 21595i bk15: 128a 21596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556371
Bank_Level_Parallism_Col = 1.512380
Bank_Level_Parallism_Ready = 1.085509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512380 

BW Util details:
bwutil = 0.089888 
total_CMD = 21727 
util_bw = 1953 
Wasted_Col = 561 
Wasted_Row = 76 
Idle = 19137 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19744 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.089888 
Either_Row_CoL_Bus_Util = 0.091269 
Issued_on_Two_Bus_Simul_Util = 0.000921 
issued_two_Eff = 0.010086 
queue_avg = 0.500851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.500851
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19752 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08993
n_activity=3114 dram_eff=0.6275
bk0: 128a 21601i bk1: 128a 21576i bk2: 128a 21607i bk3: 128a 21580i bk4: 128a 21603i bk5: 128a 21583i bk6: 88a 21640i bk7: 88a 21625i bk8: 120a 21607i bk9: 120a 21576i bk10: 128a 21620i bk11: 128a 21595i bk12: 128a 21617i bk13: 129a 21574i bk14: 129a 21594i bk15: 128a 21592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555469
Bank_Level_Parallism_Col = 1.483743
Bank_Level_Parallism_Ready = 1.110031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483743 

BW Util details:
bwutil = 0.089934 
total_CMD = 21727 
util_bw = 1954 
Wasted_Col = 573 
Wasted_Row = 42 
Idle = 19158 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19752 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002393 
CoL_Bus_Util = 0.089934 
Either_Row_CoL_Bus_Util = 0.090901 
Issued_on_Two_Bus_Simul_Util = 0.001427 
issued_two_Eff = 0.015696 
queue_avg = 0.324159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.324159
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19739 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=2965 dram_eff=0.6583
bk0: 128a 21597i bk1: 128a 21582i bk2: 128a 21604i bk3: 128a 21586i bk4: 128a 21615i bk5: 128a 21580i bk6: 88a 21618i bk7: 88a 21609i bk8: 120a 21613i bk9: 120a 21595i bk10: 128a 21601i bk11: 128a 21579i bk12: 128a 21595i bk13: 128a 21579i bk14: 128a 21605i bk15: 128a 21584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.542071
Bank_Level_Parallism_Ready = 1.087602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542071 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 529 
Wasted_Row = 57 
Idle = 19189 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19739 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.091499 
Issued_on_Two_Bus_Simul_Util = 0.000552 
issued_two_Eff = 0.006036 
queue_avg = 0.472085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.472085
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19757 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08984
n_activity=3013 dram_eff=0.6479
bk0: 128a 21594i bk1: 128a 21573i bk2: 128a 21612i bk3: 128a 21584i bk4: 128a 21600i bk5: 128a 21578i bk6: 88a 21638i bk7: 88a 21630i bk8: 120a 21611i bk9: 120a 21586i bk10: 128a 21622i bk11: 128a 21590i bk12: 128a 21602i bk13: 128a 21568i bk14: 128a 21616i bk15: 128a 21599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557512
Bank_Level_Parallism_Col = 1.483807
Bank_Level_Parallism_Ready = 1.113729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483807 

BW Util details:
bwutil = 0.089842 
total_CMD = 21727 
util_bw = 1952 
Wasted_Col = 586 
Wasted_Row = 18 
Idle = 19171 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19757 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002209 
CoL_Bus_Util = 0.089842 
Either_Row_CoL_Bus_Util = 0.090671 
Issued_on_Two_Bus_Simul_Util = 0.001381 
issued_two_Eff = 0.015228 
queue_avg = 0.305426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.305426
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21727 n_nop=19742 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08989
n_activity=3023 dram_eff=0.646
bk0: 128a 21594i bk1: 128a 21579i bk2: 129a 21587i bk3: 128a 21584i bk4: 128a 21600i bk5: 128a 21583i bk6: 88a 21627i bk7: 88a 21615i bk8: 120a 21615i bk9: 120a 21586i bk10: 128a 21618i bk11: 128a 21570i bk12: 128a 21612i bk13: 128a 21595i bk14: 128a 21609i bk15: 128a 21590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544756
Bank_Level_Parallism_Col = 1.496636
Bank_Level_Parallism_Ready = 1.091142
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496636 

BW Util details:
bwutil = 0.089888 
total_CMD = 21727 
util_bw = 1953 
Wasted_Col = 584 
Wasted_Row = 66 
Idle = 19124 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21727 
n_nop = 19742 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002301 
CoL_Bus_Util = 0.089888 
Either_Row_CoL_Bus_Util = 0.091361 
Issued_on_Two_Bus_Simul_Util = 0.000828 
issued_two_Eff = 0.009068 
queue_avg = 0.491048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.491048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1475, Miss = 984, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1468, Miss = 972, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1475, Miss = 986, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1467, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1467, Miss = 976, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1461, Miss = 970, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1473, Miss = 977, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1472, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1476, Miss = 979, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1473, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1456, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1474, Miss = 977, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1458, Miss = 978, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1474, Miss = 976, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1472, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1456, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1479, Miss = 979, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1457, Miss = 977, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1474, Miss = 976, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1457, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1479, Miss = 977, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1457, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1475, Miss = 976, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1460, Miss = 977, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1470, Miss = 977, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1466, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1466, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1470, Miss = 976, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1470, Miss = 976, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1472, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1468, Miss = 978, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1467, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 93868
L2_total_cache_misses = 62522
L2_total_cache_miss_rate = 0.6661
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=93868
icnt_total_pkts_simt_to_mem=93868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93868
Req_Network_cycles = 28938
Req_Network_injected_packets_per_cycle =       3.2438 
Req_Network_conflicts_per_cycle =       0.1330
Req_Network_conflicts_per_cycle_util =       0.6274
Req_Bank_Level_Parallism =      15.2979
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0326
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0507

Reply_Network_injected_packets_num = 93868
Reply_Network_cycles = 28938
Reply_Network_injected_packets_per_cycle =        3.2438
Reply_Network_conflicts_per_cycle =        8.5855
Reply_Network_conflicts_per_cycle_util =      39.0270
Reply_Bank_Level_Parallism =      14.7452
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5244
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0405
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 45 sec (465 sec)
gpgpu_simulation_rate = 118319 (inst/sec)
gpgpu_simulation_rate = 62 (cycle/sec)
gpgpu_silicon_slowdown = 18258064x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 7412
gpu_sim_insn = 17005616
gpu_ipc =    2294.3357
gpu_tot_sim_cycle = 36350
gpu_tot_sim_insn = 72024203
gpu_tot_ipc =    1981.4086
gpu_tot_issued_cta = 7816
gpu_occupancy = 22.1409% 
gpu_tot_occupancy = 22.6698% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2280
partiton_level_parallism_total  =       3.4445
partiton_level_parallism_util =      15.5062
partiton_level_parallism_util_total  =      15.3495
L2_BW  =     153.1554 GB/Sec
L2_BW_total  =     124.7720 GB/Sec
gpu_total_sim_rate=120240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1688, Miss = 1676, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1668, Miss = 1667, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1664, Miss = 1664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1664, Miss = 1664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1654, Miss = 1653, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1664, Miss = 1664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1718, Miss = 1689, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1664, Miss = 1664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1704, Miss = 1675, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1664, Miss = 1664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1668, Miss = 1667, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1668, Miss = 1667, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1654, Miss = 1653, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1668, Miss = 1667, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1664, Miss = 1664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1664, Miss = 1664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1650, Miss = 1650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1611, Miss = 1570, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1544, Miss = 1542, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1544, Miss = 1542, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 125307
	L1D_total_cache_misses = 125171
	L1D_total_cache_miss_rate = 0.9989
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158

Total_core_cache_fail_stats:
ctas_completed 7816, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 76053728
gpgpu_n_tot_w_icount = 2376679
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125048
gpgpu_n_mem_write_global = 158
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4000149
gpgpu_n_store_insn = 166
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24010752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1915389	W0_Idle:600679	W0_Scoreboard:11936369	W1:929	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2375728
single_issue_nums: WS0:594523	WS1:594239	WS2:593964	WS3:593953	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1000384 {8:125048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6320 {40:158,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5001920 {40:125048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1264 {8:158,}
maxmflatency = 557 
max_icnt2mem_latency = 130 
maxmrqlatency = 53 
max_icnt2sh_latency = 203 
averagemflatency = 330 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 53 
mrq_lat_table:18220 	12625 	11683 	10466 	8344 	1182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28922 	96243 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	29379 	68484 	27341 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16115 	9832 	10575 	13928 	24151 	47554 	3051 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      5458      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5470      5454      5682      5690      5936      5953      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5450      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 43.333332 64.000000 43.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 60.000000 26.200001 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62520/1045 = 59.827751
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       129       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       124        96        88       120       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       129       128       128       128       129       128 
dram[3]:       128       128       128       128       128       128        96        88       120       120       129       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128        83        88       120       120       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[7]:       128       128       128       128       128       128        96        88       120       120       128       130       128       129       128       128 
dram[8]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       112       121       128       128       128       128       130       128 
dram[10]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       113       120       131       128       128       128       128       128 
dram[13]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[14]:       129       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       129       128       128       128       128       128 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        89        88       120       120       128       128       128       128       128       129 
dram[21]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       129 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[27]:       128       128       128       129       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       129       129       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       129       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62520
bank skew: 131/83 = 1.58
chip skew: 1963/1947 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        652       659       649       646       652       659       643       626       647       660       614       608       628       636       649       648
dram[1]:        653       662       657       653       684       712       658       682       689       703       707       700       660       664       665       669
dram[2]:        672       682       685       681       650       645       640       621       683       692       679       674       633       635       652       651
dram[3]:        679       683       704       703       703       705       683       698       692       715       712       705       666       677       705       693
dram[4]:        667       668       660       662       640       642       657       636       679       681       695       688       655       661       663       660
dram[5]:        639       634       707       662       642       652       671       646       654       661       627       626       643       647       647       650
dram[6]:        620       625       631       630       630       634       649       638       634       644       651       646       646       642       642       638
dram[7]:        616       614       619       623       638       642       631       635       661       673       665       654       638       641       636       645
dram[8]:        654       663       639       641       622       637       651       628       654       658       658       650       634       635       657       653
dram[9]:        645       653       651       648       672       683       681       678       660       671       645       644       643       643       661       673
dram[10]:        646       654       672       672       667       673       664       645       652       655       654       644       642       648       678       671
dram[11]:        623       631       628       621       636       647       641       646       642       650       651       643       616       622       636       636
dram[12]:        637       640       644       645       627       632       637       626       686       682       722       727       685       682       680       674
dram[13]:        629       629       630       626       609       617       599       595       657       653       676       664       626       632       669       667
dram[14]:        653       650       642       647       649       669       675       649       640       631       648       646       635       636       673       662
dram[15]:        639       642       639       636       629       634       621       627       655       667       675       664       618       608       653       649
dram[16]:        628       630       629       623       629       627       636       630       674       689       686       674       632       650       631       626
dram[17]:        650       666       646       640       624       631       612       608       670       679       644       645       627       639       656       659
dram[18]:        682       691       673       668       653       660       661       662       679       679       689       688       659       668       697       691
dram[19]:        698       702       712       708       706       712       709       701       683       691       676       678       674       680       695       691
dram[20]:        658       666       666       663       655       659       671       660       679       685       699       691       666       671       678       674
dram[21]:        611       614       619       623       635       637       608       609       645       660       631       626       609       610       622       611
dram[22]:        662       666       660       657       654       653       660       645       685       691       705       694       654       658       679       669
dram[23]:        667       662       641       641       632       634       646       647       670       671       671       667       680       680       699       703
dram[24]:        639       639       630       631       629       631       616       616       652       666       610       608       617       621       642       636
dram[25]:        595       597       598       592       620       632       605       612       665       670       608       612       627       632       622       622
dram[26]:        657       659       672       666       669       667       659       632       679       684       646       643       639       643       649       648
dram[27]:        667       670       667       666       681       684       677       688       705       721       689       683       658       666       678       667
dram[28]:        636       642       649       648       630       632       620       615       677       686       663       653       660       662       669       660
dram[29]:        683       680       660       663       664       667       668       667       686       697       694       690       691       701       695       696
dram[30]:        647       643       654       658       650       650       657       639       654       658       659       651       654       655       664       654
dram[31]:        637       635       668       662       658       656       654       652       662       678       682       690       682       682       659       661
maximum mf latency per bank:
dram[0]:        479       507       473       470       472       490       476       475       479       507       419       429       442       503       481       464
dram[1]:        468       490       474       483       462       472       465       476       517       524       491       495       470       499       489       477
dram[2]:        471       493       475       474       479       463       466       470       483       557       491       489       472       513       503       490
dram[3]:        471       519       472       472       460       497       468       474       530       539       500       496       495       511       489       469
dram[4]:        505       483       470       471       452       461       474       466       479       536       492       480       455       499       509       482
dram[5]:        486       484       483       457       460       458       468       452       449       457       416       436       481       491       484       459
dram[6]:        406       404       434       419       440       461       460       461       439       488       463       460       448       469       456       473
dram[7]:        489       467       458       463       446       506       442       456       477       486       472       463       483       474       474       484
dram[8]:        440       471       446       442       471       496       473       473       451       482       472       469       463       486       462       464
dram[9]:        463       486       448       482       492       474       471       478       467       499       498       472       441       465       455       491
dram[10]:        459       480       484       486       500       472       465       449       461       491       484       484       466       454       488       503
dram[11]:        479       477       461       489       463       473       474       468       467       482       491       472       469       436       421       451
dram[12]:        477       491       483       492       472       464       455       458       501       474       493       478       481       486       482       475
dram[13]:        462       489       456       480       459       459       454       468       466       487       466       501       435       487       466       472
dram[14]:        465       440       478       480       474       486       478       460       493       478       493       480       478       469       472       472
dram[15]:        454       477       470       453       445       492       460       475       485       487       492       475       412       421       473       480
dram[16]:        481       515       469       469       443       474       455       458       484       507       484       473       454       496       497       469
dram[17]:        472       507       470       473       487       483       475       469       498       501       500       504       455       502       479       480
dram[18]:        482       490       488       482       458       495       481       468       486       478       491       497       478       499       481       525
dram[19]:        497       511       469       463       489       488       475       473       493       510       501       511       484       513       489       485
dram[20]:        491       510       493       479       472       510       457       450       487       527       502       502       475       499       484       486
dram[21]:        419       448       451       483       474       474       453       460       439       458       451       450       437       450       458       442
dram[22]:        486       487       483       471       476       459       474       456       487       504       502       508       471       505       485       517
dram[23]:        495       502       463       469       498       478       458       466       466       477       492       494       464       473       477       483
dram[24]:        441       444       448       467       426       441       441       445       471       539       448       417       429       428       463       433
dram[25]:        482       459       445       437       423       448       394       430       494       486       458       459       481       520       464       481
dram[26]:        473       486       465       491       486       486       469       468       474       550       480       455       446       457       459       499
dram[27]:        448       453       471       483       490       487       494       483       521       500       501       490       495       461       477       467
dram[28]:        492       486       455       470       468       464       446       440       474       525       445       449       479       467       441       464
dram[29]:        481       459       464       475       484       467       474       471       497       502       504       490       494       511       470       495
dram[30]:        491       477       461       486       485       464       486       470       471       505       509       500       472       471       487       478
dram[31]:        452       463       471       493       503       479       479       479       493       508       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25309 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07185
n_activity=3046 dram_eff=0.6438
bk0: 128a 27174i bk1: 128a 27150i bk2: 129a 27166i bk3: 128a 27156i bk4: 128a 27160i bk5: 128a 27135i bk6: 96a 27203i bk7: 88a 27192i bk8: 120a 27167i bk9: 120a 27145i bk10: 128a 27172i bk11: 128a 27160i bk12: 128a 27156i bk13: 128a 27142i bk14: 128a 27187i bk15: 128a 27162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570980
Bank_Level_Parallism_Col = 1.499801
Bank_Level_Parallism_Ready = 1.112188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499801 

BW Util details:
bwutil = 0.071853 
total_CMD = 27292 
util_bw = 1961 
Wasted_Col = 560 
Wasted_Row = 29 
Idle = 24742 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25309 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071853 
Either_Row_CoL_Bus_Util = 0.072659 
Issued_on_Two_Bus_Simul_Util = 0.001026 
issued_two_Eff = 0.014120 
queue_avg = 0.255826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.255826
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25304 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07167
n_activity=2966 dram_eff=0.6595
bk0: 128a 27165i bk1: 128a 27145i bk2: 128a 27175i bk3: 128a 27152i bk4: 128a 27160i bk5: 124a 27134i bk6: 96a 27183i bk7: 88a 27187i bk8: 120a 27177i bk9: 120a 27163i bk10: 128a 27174i bk11: 128a 27149i bk12: 128a 27156i bk13: 128a 27139i bk14: 128a 27174i bk15: 128a 27151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579687
Bank_Level_Parallism_Col = 1.531325
Bank_Level_Parallism_Ready = 1.098671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531325 

BW Util details:
bwutil = 0.071669 
total_CMD = 27292 
util_bw = 1956 
Wasted_Col = 542 
Wasted_Row = 62 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25304 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071669 
Either_Row_CoL_Bus_Util = 0.072842 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.008048 
queue_avg = 0.396600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.3966
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25300 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07189
n_activity=3106 dram_eff=0.6317
bk0: 128a 27162i bk1: 128a 27139i bk2: 128a 27177i bk3: 128a 27165i bk4: 128a 27161i bk5: 128a 27143i bk6: 96a 27197i bk7: 88a 27206i bk8: 120a 27170i bk9: 120a 27152i bk10: 129a 27148i bk11: 128a 27155i bk12: 128a 27164i bk13: 128a 27140i bk14: 129a 27169i bk15: 128a 27175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558275
Bank_Level_Parallism_Col = 1.496618
Bank_Level_Parallism_Ready = 1.090724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496618 

BW Util details:
bwutil = 0.071889 
total_CMD = 27292 
util_bw = 1962 
Wasted_Col = 563 
Wasted_Row = 49 
Idle = 24718 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25300 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.001905 
CoL_Bus_Util = 0.071889 
Either_Row_CoL_Bus_Util = 0.072988 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.011044 
queue_avg = 0.257145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.257145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25303 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07185
n_activity=3032 dram_eff=0.6468
bk0: 128a 27170i bk1: 128a 27145i bk2: 128a 27174i bk3: 128a 27153i bk4: 128a 27165i bk5: 128a 27134i bk6: 96a 27180i bk7: 88a 27176i bk8: 120a 27181i bk9: 120a 27160i bk10: 129a 27150i bk11: 128a 27158i bk12: 128a 27156i bk13: 128a 27139i bk14: 128a 27174i bk15: 128a 27155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557302
Bank_Level_Parallism_Col = 1.503345
Bank_Level_Parallism_Ready = 1.089240
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503345 

BW Util details:
bwutil = 0.071853 
total_CMD = 27292 
util_bw = 1961 
Wasted_Col = 591 
Wasted_Row = 57 
Idle = 24683 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25303 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071853 
Either_Row_CoL_Bus_Util = 0.072879 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.011061 
queue_avg = 0.387989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.387989
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25321 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=3004 dram_eff=0.6498
bk0: 128a 27180i bk1: 128a 27155i bk2: 128a 27173i bk3: 128a 27161i bk4: 128a 27167i bk5: 128a 27144i bk6: 88a 27200i bk7: 88a 27195i bk8: 120a 27183i bk9: 120a 27153i bk10: 128a 27176i bk11: 128a 27159i bk12: 128a 27162i bk13: 128a 27144i bk14: 128a 27178i bk15: 128a 27147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546024
Bank_Level_Parallism_Col = 1.476002
Bank_Level_Parallism_Ready = 1.096824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476002 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 576 
Wasted_Row = 25 
Idle = 24739 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25321 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072219 
Issued_on_Two_Bus_Simul_Util = 0.001063 
issued_two_Eff = 0.014713 
queue_avg = 0.251869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.251869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25317 n_act=33 n_pre=17 n_ref_event=0 n_req=1947 n_rd=1947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07134
n_activity=3012 dram_eff=0.6464
bk0: 128a 27177i bk1: 128a 27141i bk2: 128a 27169i bk3: 128a 27155i bk4: 128a 27171i bk5: 128a 27140i bk6: 83a 27175i bk7: 88a 27184i bk8: 120a 27184i bk9: 120a 27154i bk10: 128a 27170i bk11: 128a 27154i bk12: 128a 27166i bk13: 128a 27154i bk14: 128a 27172i bk15: 128a 27142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.983051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553447
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.097072
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.071340 
total_CMD = 27292 
util_bw = 1947 
Wasted_Col = 576 
Wasted_Row = 59 
Idle = 24710 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25317 
Read = 1947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1947 
total_req = 1947 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1947 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071340 
Either_Row_CoL_Bus_Util = 0.072366 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.011139 
queue_avg = 0.362963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.362963
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25317 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0716
n_activity=2997 dram_eff=0.652
bk0: 128a 27168i bk1: 128a 27147i bk2: 128a 27189i bk3: 128a 27162i bk4: 128a 27170i bk5: 128a 27146i bk6: 90a 27187i bk7: 88a 27188i bk8: 120a 27183i bk9: 120a 27161i bk10: 128a 27182i bk11: 128a 27155i bk12: 128a 27169i bk13: 128a 27165i bk14: 128a 27176i bk15: 128a 27148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548463
Bank_Level_Parallism_Col = 1.477862
Bank_Level_Parallism_Ready = 1.104913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477862 

BW Util details:
bwutil = 0.071596 
total_CMD = 27292 
util_bw = 1954 
Wasted_Col = 562 
Wasted_Row = 22 
Idle = 24754 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25317 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071596 
Either_Row_CoL_Bus_Util = 0.072366 
Issued_on_Two_Bus_Simul_Util = 0.000989 
issued_two_Eff = 0.013671 
queue_avg = 0.221384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.221384
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25296 n_act=34 n_pre=18 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07193
n_activity=3099 dram_eff=0.6334
bk0: 128a 27163i bk1: 128a 27157i bk2: 128a 27170i bk3: 128a 27152i bk4: 128a 27165i bk5: 128a 27148i bk6: 96a 27188i bk7: 88a 27189i bk8: 120a 27187i bk9: 120a 27165i bk10: 128a 27181i bk11: 130a 27129i bk12: 128a 27157i bk13: 129a 27127i bk14: 128a 27172i bk15: 128a 27148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982680
Row_Buffer_Locality_read = 0.982680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.532068
Bank_Level_Parallism_Col = 1.485669
Bank_Level_Parallism_Ready = 1.087621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485669 

BW Util details:
bwutil = 0.071926 
total_CMD = 27292 
util_bw = 1963 
Wasted_Col = 594 
Wasted_Row = 78 
Idle = 24657 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25296 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1963 
Row_Bus_Util =  0.001905 
CoL_Bus_Util = 0.071926 
Either_Row_CoL_Bus_Util = 0.073135 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.009519 
queue_avg = 0.364612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.364612
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25323 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=3024 dram_eff=0.6455
bk0: 128a 27171i bk1: 128a 27143i bk2: 128a 27182i bk3: 128a 27154i bk4: 128a 27170i bk5: 128a 27135i bk6: 96a 27194i bk7: 88a 27185i bk8: 112a 27180i bk9: 120a 27152i bk10: 128a 27182i bk11: 128a 27157i bk12: 128a 27160i bk13: 128a 27139i bk14: 128a 27182i bk15: 128a 27147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571879
Bank_Level_Parallism_Col = 1.498010
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498010 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 566 
Wasted_Row = 21 
Idle = 24753 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25323 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072146 
Issued_on_Two_Bus_Simul_Util = 0.001136 
issued_two_Eff = 0.015744 
queue_avg = 0.263154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.263154
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25304 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07163
n_activity=3122 dram_eff=0.6262
bk0: 128a 27172i bk1: 128a 27139i bk2: 128a 27174i bk3: 128a 27167i bk4: 128a 27171i bk5: 128a 27152i bk6: 96a 27183i bk7: 88a 27179i bk8: 112a 27188i bk9: 121a 27130i bk10: 128a 27180i bk11: 128a 27149i bk12: 128a 27158i bk13: 128a 27153i bk14: 130a 27144i bk15: 128a 27149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543370
Bank_Level_Parallism_Col = 1.499208
Bank_Level_Parallism_Ready = 1.091560
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499208 

BW Util details:
bwutil = 0.071633 
total_CMD = 27292 
util_bw = 1955 
Wasted_Col = 584 
Wasted_Row = 78 
Idle = 24675 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25304 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001905 
CoL_Bus_Util = 0.071633 
Either_Row_CoL_Bus_Util = 0.072842 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.009557 
queue_avg = 0.376081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.376081
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25317 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=3008 dram_eff=0.6489
bk0: 128a 27169i bk1: 128a 27148i bk2: 128a 27185i bk3: 128a 27148i bk4: 128a 27159i bk5: 128a 27144i bk6: 96a 27191i bk7: 88a 27193i bk8: 112a 27183i bk9: 120a 27155i bk10: 128a 27182i bk11: 128a 27162i bk12: 128a 27169i bk13: 128a 27141i bk14: 128a 27188i bk15: 128a 27165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552580
Bank_Level_Parallism_Col = 1.487990
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487990 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 553 
Wasted_Row = 34 
Idle = 24753 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25317 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072366 
Issued_on_Two_Bus_Simul_Util = 0.000916 
issued_two_Eff = 0.012658 
queue_avg = 0.250843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.250843
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25306 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=2972 dram_eff=0.6568
bk0: 128a 27161i bk1: 128a 27144i bk2: 128a 27184i bk3: 128a 27153i bk4: 128a 27167i bk5: 128a 27132i bk6: 96a 27196i bk7: 88a 27179i bk8: 112a 27175i bk9: 120a 27152i bk10: 128a 27170i bk11: 128a 27165i bk12: 128a 27163i bk13: 128a 27146i bk14: 128a 27166i bk15: 128a 27164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560966
Bank_Level_Parallism_Col = 1.516039
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516039 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 553 
Wasted_Row = 62 
Idle = 24725 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25306 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072769 
Issued_on_Two_Bus_Simul_Util = 0.000513 
issued_two_Eff = 0.007049 
queue_avg = 0.358750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.35875
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25310 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07167
n_activity=3167 dram_eff=0.6176
bk0: 128a 27171i bk1: 128a 27142i bk2: 128a 27175i bk3: 128a 27139i bk4: 128a 27156i bk5: 128a 27142i bk6: 96a 27188i bk7: 88a 27191i bk8: 113a 27153i bk9: 120a 27150i bk10: 131a 27088i bk11: 128a 27165i bk12: 128a 27179i bk13: 128a 27147i bk14: 128a 27179i bk15: 128a 27153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.575920
Bank_Level_Parallism_Col = 1.511481
Bank_Level_Parallism_Ready = 1.117076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506334 

BW Util details:
bwutil = 0.071669 
total_CMD = 27292 
util_bw = 1956 
Wasted_Col = 582 
Wasted_Row = 70 
Idle = 24684 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 447 
rwq = 0 
CCDLc_limit_alone = 447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25310 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.002052 
CoL_Bus_Util = 0.071669 
Either_Row_CoL_Bus_Util = 0.072622 
Issued_on_Two_Bus_Simul_Util = 0.001099 
issued_two_Eff = 0.015136 
queue_avg = 0.236260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.23626
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25301 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=2991 dram_eff=0.6526
bk0: 128a 27159i bk1: 128a 27147i bk2: 128a 27176i bk3: 128a 27140i bk4: 128a 27164i bk5: 128a 27128i bk6: 96a 27188i bk7: 88a 27189i bk8: 112a 27181i bk9: 120a 27154i bk10: 128a 27168i bk11: 128a 27147i bk12: 128a 27167i bk13: 128a 27156i bk14: 128a 27171i bk15: 128a 27147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.544350
Bank_Level_Parallism_Ready = 1.096311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544350 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 530 
Wasted_Row = 56 
Idle = 24754 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25301 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072952 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.004520 
queue_avg = 0.388905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.388905
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25315 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07156
n_activity=3016 dram_eff=0.6475
bk0: 129a 27149i bk1: 128a 27141i bk2: 128a 27173i bk3: 128a 27140i bk4: 128a 27163i bk5: 128a 27145i bk6: 96a 27199i bk7: 88a 27199i bk8: 112a 27191i bk9: 120a 27158i bk10: 128a 27175i bk11: 128a 27161i bk12: 128a 27170i bk13: 128a 27139i bk14: 128a 27174i bk15: 128a 27161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564143
Bank_Level_Parallism_Col = 1.492038
Bank_Level_Parallism_Ready = 1.115719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492038 

BW Util details:
bwutil = 0.071559 
total_CMD = 27292 
util_bw = 1953 
Wasted_Col = 565 
Wasted_Row = 31 
Idle = 24743 

BW Util Bottlenecks: 
RCDc_limit = 214 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25315 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071559 
Either_Row_CoL_Bus_Util = 0.072439 
Issued_on_Two_Bus_Simul_Util = 0.000953 
issued_two_Eff = 0.013151 
queue_avg = 0.233512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.233512
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25311 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07156
n_activity=3045 dram_eff=0.6414
bk0: 128a 27170i bk1: 128a 27148i bk2: 128a 27172i bk3: 128a 27149i bk4: 128a 27168i bk5: 128a 27144i bk6: 96a 27192i bk7: 88a 27179i bk8: 112a 27176i bk9: 120a 27160i bk10: 129a 27147i bk11: 128a 27160i bk12: 128a 27173i bk13: 128a 27165i bk14: 128a 27163i bk15: 128a 27146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525276
Bank_Level_Parallism_Col = 1.479232
Bank_Level_Parallism_Ready = 1.098310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479232 

BW Util details:
bwutil = 0.071559 
total_CMD = 27292 
util_bw = 1953 
Wasted_Col = 608 
Wasted_Row = 70 
Idle = 24661 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25311 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071559 
Either_Row_CoL_Bus_Util = 0.072585 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.011106 
queue_avg = 0.362487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.362487
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25320 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=3000 dram_eff=0.6507
bk0: 128a 27159i bk1: 128a 27151i bk2: 128a 27160i bk3: 128a 27151i bk4: 128a 27160i bk5: 128a 27145i bk6: 88a 27214i bk7: 88a 27201i bk8: 120a 27172i bk9: 120a 27145i bk10: 128a 27187i bk11: 128a 27158i bk12: 128a 27171i bk13: 128a 27149i bk14: 128a 27186i bk15: 128a 27154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589486
Bank_Level_Parallism_Col = 1.513985
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.513985 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 522 
Wasted_Row = 18 
Idle = 24800 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25320 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072256 
Issued_on_Two_Bus_Simul_Util = 0.001026 
issued_two_Eff = 0.014199 
queue_avg = 0.242635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.242635
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25311 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=2957 dram_eff=0.6601
bk0: 128a 27172i bk1: 128a 27150i bk2: 128a 27185i bk3: 128a 27157i bk4: 128a 27159i bk5: 128a 27143i bk6: 88a 27190i bk7: 88a 27177i bk8: 120a 27172i bk9: 120a 27154i bk10: 128a 27165i bk11: 128a 27148i bk12: 128a 27156i bk13: 128a 27142i bk14: 128a 27178i bk15: 128a 27154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579733
Bank_Level_Parallism_Col = 1.529222
Bank_Level_Parallism_Ready = 1.095799
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529222 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 538 
Wasted_Row = 56 
Idle = 24746 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25311 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072585 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.009591 
queue_avg = 0.382346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.382346
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25321 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=3024 dram_eff=0.6455
bk0: 128a 27172i bk1: 128a 27141i bk2: 128a 27169i bk3: 128a 27151i bk4: 128a 27177i bk5: 128a 27135i bk6: 88a 27209i bk7: 88a 27206i bk8: 120a 27165i bk9: 120a 27157i bk10: 128a 27188i bk11: 128a 27161i bk12: 128a 27178i bk13: 128a 27139i bk14: 128a 27186i bk15: 128a 27179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571314
Bank_Level_Parallism_Col = 1.490894
Bank_Level_Parallism_Ready = 1.108607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490894 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 524 
Wasted_Row = 13 
Idle = 24803 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25321 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072219 
Issued_on_Two_Bus_Simul_Util = 0.001063 
issued_two_Eff = 0.014713 
queue_avg = 0.255240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.25524
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25304 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=2954 dram_eff=0.6608
bk0: 128a 27164i bk1: 128a 27150i bk2: 128a 27175i bk3: 128a 27155i bk4: 128a 27156i bk5: 128a 27140i bk6: 88a 27193i bk7: 88a 27176i bk8: 120a 27168i bk9: 120a 27157i bk10: 128a 27177i bk11: 128a 27159i bk12: 128a 27154i bk13: 128a 27140i bk14: 128a 27170i bk15: 128a 27151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592666
Bank_Level_Parallism_Col = 1.543135
Bank_Level_Parallism_Ready = 1.095287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543135 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 528 
Wasted_Row = 56 
Idle = 24756 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25304 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072842 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.006036 
queue_avg = 0.354170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.35417
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25318 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0716
n_activity=3091 dram_eff=0.6322
bk0: 128a 27183i bk1: 128a 27145i bk2: 128a 27169i bk3: 128a 27153i bk4: 128a 27168i bk5: 128a 27146i bk6: 89a 27209i bk7: 88a 27199i bk8: 120a 27187i bk9: 120a 27164i bk10: 128a 27185i bk11: 128a 27171i bk12: 128a 27172i bk13: 128a 27145i bk14: 128a 27169i bk15: 129a 27144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545168
Bank_Level_Parallism_Col = 1.472778
Bank_Level_Parallism_Ready = 1.102354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472778 

BW Util details:
bwutil = 0.071596 
total_CMD = 27292 
util_bw = 1954 
Wasted_Col = 550 
Wasted_Row = 31 
Idle = 24757 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25318 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071596 
Either_Row_CoL_Bus_Util = 0.072329 
Issued_on_Two_Bus_Simul_Util = 0.001099 
issued_two_Eff = 0.015198 
queue_avg = 0.238971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.238971
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25312 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=2956 dram_eff=0.6604
bk0: 128a 27165i bk1: 128a 27151i bk2: 128a 27172i bk3: 128a 27152i bk4: 128a 27160i bk5: 128a 27149i bk6: 88a 27188i bk7: 88a 27166i bk8: 120a 27183i bk9: 120a 27165i bk10: 128a 27168i bk11: 128a 27156i bk12: 128a 27156i bk13: 128a 27144i bk14: 128a 27166i bk15: 128a 27153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592885
Bank_Level_Parallism_Col = 1.545491
Bank_Level_Parallism_Ready = 1.107070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545491 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 518 
Wasted_Row = 60 
Idle = 24762 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25312 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072549 
Issued_on_Two_Bus_Simul_Util = 0.000733 
issued_two_Eff = 0.010101 
queue_avg = 0.361571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.361571
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25318 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07156
n_activity=3074 dram_eff=0.6353
bk0: 128a 27183i bk1: 128a 27161i bk2: 128a 27176i bk3: 128a 27159i bk4: 128a 27168i bk5: 128a 27147i bk6: 88a 27207i bk7: 88a 27202i bk8: 120a 27185i bk9: 120a 27155i bk10: 128a 27183i bk11: 128a 27158i bk12: 128a 27175i bk13: 128a 27128i bk14: 128a 27187i bk15: 129a 27134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511188
Bank_Level_Parallism_Col = 1.445755
Bank_Level_Parallism_Ready = 1.101894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445755 

BW Util details:
bwutil = 0.071559 
total_CMD = 27292 
util_bw = 1953 
Wasted_Col = 601 
Wasted_Row = 38 
Idle = 24700 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25318 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071559 
Either_Row_CoL_Bus_Util = 0.072329 
Issued_on_Two_Bus_Simul_Util = 0.001063 
issued_two_Eff = 0.014691 
queue_avg = 0.246336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.246336
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25308 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=2970 dram_eff=0.6572
bk0: 128a 27180i bk1: 128a 27159i bk2: 128a 27178i bk3: 128a 27153i bk4: 128a 27163i bk5: 128a 27142i bk6: 88a 27187i bk7: 88a 27181i bk8: 120a 27180i bk9: 120a 27144i bk10: 128a 27180i bk11: 128a 27162i bk12: 128a 27163i bk13: 128a 27133i bk14: 128a 27182i bk15: 128a 27142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560547
Bank_Level_Parallism_Col = 1.514274
Bank_Level_Parallism_Ready = 1.108607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514274 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 546 
Wasted_Row = 62 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25308 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072695 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.008065 
queue_avg = 0.345119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.345119
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25320 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=3011 dram_eff=0.6483
bk0: 128a 27164i bk1: 128a 27154i bk2: 128a 27182i bk3: 128a 27163i bk4: 128a 27170i bk5: 128a 27130i bk6: 88a 27204i bk7: 88a 27200i bk8: 120a 27174i bk9: 120a 27143i bk10: 128a 27187i bk11: 128a 27153i bk12: 128a 27171i bk13: 128a 27135i bk14: 128a 27180i bk15: 128a 27158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572337
Bank_Level_Parallism_Col = 1.500604
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500604 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 540 
Wasted_Row = 24 
Idle = 24776 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25320 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072256 
Issued_on_Two_Bus_Simul_Util = 0.001026 
issued_two_Eff = 0.014199 
queue_avg = 0.275905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.275905
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25308 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=2963 dram_eff=0.6588
bk0: 128a 27162i bk1: 128a 27136i bk2: 128a 27177i bk3: 128a 27154i bk4: 128a 27165i bk5: 128a 27134i bk6: 88a 27183i bk7: 88a 27179i bk8: 120a 27175i bk9: 120a 27156i bk10: 128a 27176i bk11: 128a 27148i bk12: 128a 27146i bk13: 128a 27140i bk14: 128a 27162i bk15: 128a 27149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588945
Bank_Level_Parallism_Col = 1.541817
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541817 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 556 
Wasted_Row = 61 
Idle = 24723 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25308 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072695 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.008065 
queue_avg = 0.375311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.375311
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25319 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=3011 dram_eff=0.6483
bk0: 128a 27165i bk1: 128a 27138i bk2: 128a 27185i bk3: 128a 27147i bk4: 128a 27176i bk5: 128a 27149i bk6: 88a 27204i bk7: 88a 27192i bk8: 120a 27178i bk9: 120a 27148i bk10: 128a 27190i bk11: 128a 27153i bk12: 128a 27165i bk13: 128a 27139i bk14: 128a 27183i bk15: 128a 27148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543013
Bank_Level_Parallism_Col = 1.474951
Bank_Level_Parallism_Ready = 1.123463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.474951 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 593 
Wasted_Row = 24 
Idle = 24723 

BW Util Bottlenecks: 
RCDc_limit = 205 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25319 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072292 
Issued_on_Two_Bus_Simul_Util = 0.000989 
issued_two_Eff = 0.013685 
queue_avg = 0.259563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.259563
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25309 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07156
n_activity=3017 dram_eff=0.6473
bk0: 128a 27164i bk1: 128a 27145i bk2: 128a 27178i bk3: 129a 27136i bk4: 128a 27172i bk5: 128a 27152i bk6: 88a 27187i bk7: 88a 27173i bk8: 120a 27180i bk9: 120a 27166i bk10: 128a 27169i bk11: 128a 27154i bk12: 128a 27161i bk13: 128a 27136i bk14: 128a 27160i bk15: 128a 27161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556371
Bank_Level_Parallism_Col = 1.512380
Bank_Level_Parallism_Ready = 1.085509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512380 

BW Util details:
bwutil = 0.071559 
total_CMD = 27292 
util_bw = 1953 
Wasted_Col = 561 
Wasted_Row = 76 
Idle = 24702 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25309 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071559 
Either_Row_CoL_Bus_Util = 0.072659 
Issued_on_Two_Bus_Simul_Util = 0.000733 
issued_two_Eff = 0.010086 
queue_avg = 0.398725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.398725
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25317 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0716
n_activity=3114 dram_eff=0.6275
bk0: 128a 27166i bk1: 128a 27141i bk2: 128a 27172i bk3: 128a 27145i bk4: 128a 27168i bk5: 128a 27148i bk6: 88a 27205i bk7: 88a 27190i bk8: 120a 27172i bk9: 120a 27141i bk10: 128a 27185i bk11: 128a 27160i bk12: 128a 27182i bk13: 129a 27139i bk14: 129a 27159i bk15: 128a 27157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555469
Bank_Level_Parallism_Col = 1.483743
Bank_Level_Parallism_Ready = 1.110031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483743 

BW Util details:
bwutil = 0.071596 
total_CMD = 27292 
util_bw = 1954 
Wasted_Col = 573 
Wasted_Row = 42 
Idle = 24723 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25317 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001905 
CoL_Bus_Util = 0.071596 
Either_Row_CoL_Bus_Util = 0.072366 
Issued_on_Two_Bus_Simul_Util = 0.001136 
issued_two_Eff = 0.015696 
queue_avg = 0.258061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.258061
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25304 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=2965 dram_eff=0.6583
bk0: 128a 27162i bk1: 128a 27147i bk2: 128a 27169i bk3: 128a 27151i bk4: 128a 27180i bk5: 128a 27145i bk6: 88a 27183i bk7: 88a 27174i bk8: 120a 27178i bk9: 120a 27160i bk10: 128a 27166i bk11: 128a 27144i bk12: 128a 27160i bk13: 128a 27144i bk14: 128a 27170i bk15: 128a 27149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.542071
Bank_Level_Parallism_Ready = 1.087602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542071 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 529 
Wasted_Row = 57 
Idle = 24754 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25304 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072842 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.006036 
queue_avg = 0.375824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.375824
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25322 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07152
n_activity=3013 dram_eff=0.6479
bk0: 128a 27159i bk1: 128a 27138i bk2: 128a 27177i bk3: 128a 27149i bk4: 128a 27165i bk5: 128a 27143i bk6: 88a 27203i bk7: 88a 27195i bk8: 120a 27176i bk9: 120a 27151i bk10: 128a 27187i bk11: 128a 27155i bk12: 128a 27167i bk13: 128a 27133i bk14: 128a 27181i bk15: 128a 27164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557512
Bank_Level_Parallism_Col = 1.483807
Bank_Level_Parallism_Ready = 1.113729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483807 

BW Util details:
bwutil = 0.071523 
total_CMD = 27292 
util_bw = 1952 
Wasted_Col = 586 
Wasted_Row = 18 
Idle = 24736 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25322 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.071523 
Either_Row_CoL_Bus_Util = 0.072182 
Issued_on_Two_Bus_Simul_Util = 0.001099 
issued_two_Eff = 0.015228 
queue_avg = 0.243148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.243148
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27292 n_nop=25307 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07156
n_activity=3023 dram_eff=0.646
bk0: 128a 27159i bk1: 128a 27144i bk2: 129a 27152i bk3: 128a 27149i bk4: 128a 27165i bk5: 128a 27148i bk6: 88a 27192i bk7: 88a 27180i bk8: 120a 27180i bk9: 120a 27151i bk10: 128a 27183i bk11: 128a 27135i bk12: 128a 27177i bk13: 128a 27160i bk14: 128a 27174i bk15: 128a 27155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544756
Bank_Level_Parallism_Col = 1.496636
Bank_Level_Parallism_Ready = 1.091142
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496636 

BW Util details:
bwutil = 0.071559 
total_CMD = 27292 
util_bw = 1953 
Wasted_Col = 584 
Wasted_Row = 66 
Idle = 24689 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27292 
n_nop = 25307 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.071559 
Either_Row_CoL_Bus_Util = 0.072732 
Issued_on_Two_Bus_Simul_Util = 0.000660 
issued_two_Eff = 0.009068 
queue_avg = 0.390920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.39092

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1972, Miss = 984, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1957, Miss = 972, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1975, Miss = 986, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1957, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1941, Miss = 970, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1984, Miss = 977, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1958, Miss = 979, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1970, Miss = 984, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1961, Miss = 979, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1957, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1962, Miss = 977, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1956, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1959, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1960, Miss = 977, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1956, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1958, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1959, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1955, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1962, Miss = 976, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1958, Miss = 978, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 125206
L2_total_cache_misses = 62522
L2_total_cache_miss_rate = 0.4994
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=125206
icnt_total_pkts_simt_to_mem=125206
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125206
Req_Network_cycles = 36350
Req_Network_injected_packets_per_cycle =       3.4445 
Req_Network_conflicts_per_cycle =       0.1356
Req_Network_conflicts_per_cycle_util =       0.6044
Req_Bank_Level_Parallism =      15.3495
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0959
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0538

Reply_Network_injected_packets_num = 125206
Reply_Network_cycles = 36350
Reply_Network_injected_packets_per_cycle =        3.4445
Reply_Network_conflicts_per_cycle =        9.0855
Reply_Network_conflicts_per_cycle_util =      39.0607
Reply_Bank_Level_Parallism =      14.8085
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.6406
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0431
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 59 sec (599 sec)
gpgpu_simulation_rate = 120240 (inst/sec)
gpgpu_simulation_rate = 60 (cycle/sec)
gpgpu_silicon_slowdown = 18866666x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 5: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 12276
gpu_sim_insn = 19009600
gpu_ipc =    1548.5175
gpu_tot_sim_cycle = 48626
gpu_tot_sim_insn = 91033803
gpu_tot_ipc =    1872.1219
gpu_tot_issued_cta = 9770
gpu_occupancy = 20.8458% 
gpu_tot_occupancy = 22.3102% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5899
partiton_level_parallism_total  =       3.2287
partiton_level_parallism_util =      12.9187
partiton_level_parallism_util_total  =      14.7861
L2_BW  =      93.8147 GB/Sec
L2_BW_total  =     116.9566 GB/Sec
gpu_total_sim_rate=117010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2031, Miss = 1974, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1988, Miss = 1951, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1967, Miss = 1942, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2072, Miss = 2060, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2052, Miss = 2051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2038, Miss = 2037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2102, Miss = 2073, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2088, Miss = 2059, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2052, Miss = 2051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2052, Miss = 2051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2038, Miss = 2037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2052, Miss = 2051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2096, Miss = 2073, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2088, Miss = 2067, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2034, Miss = 2034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2135, Miss = 2088, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1938, Miss = 1938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1974, Miss = 1944, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1964, Miss = 1942, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1960, Miss = 1938, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1974, Miss = 1945, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1964, Miss = 1941, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1974, Miss = 1945, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1960, Miss = 1939, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1964, Miss = 1941, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1985, Miss = 1951, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1924, Miss = 1923, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1960, Miss = 1938, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1960, Miss = 1938, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2056, Miss = 1982, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1928, Miss = 1926, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1928, Miss = 1926, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1957, Miss = 1939, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1967, Miss = 1942, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 157598
	L1D_total_cache_misses = 156905
	L1D_total_cache_miss_rate = 0.9956
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 117203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 157150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448

Total_core_cache_fail_stats:
ctas_completed 9770, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 96167104
gpgpu_n_tot_w_icount = 3005222
gpgpu_n_stall_shd_mem = 5
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156551
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5000915
gpgpu_n_store_insn = 458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31013888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2487933	W0_Idle:970050	W0_Scoreboard:14499663	W1:4089	W2:209	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3000924
single_issue_nums: WS0:752467	WS1:751133	WS2:750842	WS3:750780	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1252408 {8:156551,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17920 {40:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6262040 {40:156551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
maxmflatency = 557 
max_icnt2mem_latency = 130 
maxmrqlatency = 53 
max_icnt2sh_latency = 203 
averagemflatency = 314 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 51 
mrq_lat_table:18320 	12640 	11683 	10466 	8344 	1182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43236 	113722 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	37141 	85432 	34424 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20848 	12317 	12989 	17064 	30064 	59840 	3877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      5458      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5470      5454      5682      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5450      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 32.666668 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 32.500000 64.000000 64.000000 43.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.666668 44.000000 60.000000 40.333332 43.333332 64.000000 43.000000 64.000000 43.000000 43.000000 
dram[4]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 27.666666 30.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 
dram[6]: 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 45.000000 44.000000 40.333332 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[7]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 43.666668 64.000000 43.000000 64.000000 43.000000 
dram[8]: 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 48.500000 29.666666 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 22.500000 56.000000 30.500000 64.000000 43.000000 43.000000 64.000000 43.666668 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 43.000000 64.000000 64.000000 64.000000 43.000000 43.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 29.666666 28.500000 60.000000 19.000000 43.000000 64.000000 43.000000 64.000000 43.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 30.000000 37.666668 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 48.000000 44.500000 56.000000 60.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 44.000000 44.500000 60.000000 60.000000 64.000000 43.000000 43.000000 43.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 43.000000 43.333332 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 43.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[25]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 30.000000 44.000000 60.000000 40.666668 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 40.333332 40.333332 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 
dram[31]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
average row locality = 62635/1140 = 54.942982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       129       128       128       128        96        88       120       120       128       128       128       128       129       128 
dram[1]:       128       128       128       128       128       124        98        88       121       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       130       130       128       128       129       128 
dram[3]:       128       128       128       128       128       128        98        88       120       121       130       128       129       128       129       129 
dram[4]:       128       129       128       129       128       128        88        88       121       120       128       128       128       128       128       128 
dram[5]:       128       128       128       129       129       128        83        90       120       120       128       128       129       128       128       129 
dram[6]:       128       128       129       128       128       129        90        88       121       120       129       128       128       128       128       129 
dram[7]:       129       128       128       128       128       128        96        88       120       120       130       131       128       129       128       129 
dram[8]:       128       128       128       129       128       129        97        89       112       121       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        90       112       122       128       129       129       128       131       128 
dram[10]:       128       128       128       128       128       128        96        88       112       121       128       128       129       128       128       128 
dram[11]:       128       128       129       128       128       128        96        88       112       121       129       128       128       128       129       129 
dram[12]:       128       128       128       128       128       128        96        89       114       120       133       129       128       129       128       129 
dram[13]:       128       128       128       128       128       128        96        90       113       120       128       129       128       128       128       128 
dram[14]:       129       128       128       129       128       128        96        89       112       120       128       128       128       129       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       129       129       129       129       128       128 
dram[16]:       128       128       128       128       128       129        88        89       120       120       128       129       129       129       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       129       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       121       120       128       128       128       129       130       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       129       128       128       128       128 
dram[20]:       128       128       128       128       128       128        89        88       121       120       128       128       128       128       128       129 
dram[21]:       128       128       128       128       128       128        88        88       120       121       128       128       128       128       128       128 
dram[22]:       129       128       128       128       128       128        88        88       120       120       128       128       128       129       129       129 
dram[23]:       128       128       128       128       128       128        89        88       120       122       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       122       128       128       128       128       128       129 
dram[25]:       128       129       128       129       128       128        88        88       120       120       128       128       128       128       128       129 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       129       128       129       129       128 
dram[27]:       128       128       128       129       128       128        88        88       120       120       128       128       129       128       128       128 
dram[28]:       128       128       128       129       129       128        88        88       120       121       128       128       128       129       129       128 
dram[29]:       128       128       128       129       128       128        90        88       120       122       129       128       128       128       129       128 
dram[30]:       128       128       128       128       128       128        89        88       121       121       128       129       128       128       128       129 
dram[31]:       128       128       129       128       128       128        88        88       120       120       129       128       128       128       130       128 
total dram reads = 62635
bank skew: 133/83 = 1.60
chip skew: 1968/1953 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        769       777       776       774       770       779       752       746       774       778       742       734       764       772       764       767
dram[1]:        794       802       794       789       826       862       797       840       829       852       867       854       801       806       817       816
dram[2]:        802       813       826       827       790       779       766       759       805       809       820       810       776       777       785       782
dram[3]:        819       824       838       839       842       841       806       840       828       849       860       849       808       825       849       831
dram[4]:        789       785       798       800       778       781       785       767       783       786       811       803       777       783       783       781
dram[5]:        744       738       827       771       763       776       834       771       773       778       751       752       752       763       756       753
dram[6]:        731       732       744       749       753       754       812       776       734       748       762       758       762       758       748       741
dram[7]:        741       738       740       742       759       766       757       752       788       803       789       776       767       776       772       773
dram[8]:        780       803       776       770       744       752       791       754       765       769       771       760       747       746       777       767
dram[9]:        771       781       778       781       800       811       840       818       778       796       778       775       760       759       796       806
dram[10]:        779       795       807       803       798       805       822       794       765       769       793       788       773       781       816       807
dram[11]:        756       768       756       751       770       775       799       792       759       777       787       781       740       745       769       766
dram[12]:        770       777       792       788       775       775       802       774       795       804       862       878       820       810       822       805
dram[13]:        743       746       736       733       719       727       732       714       776       778       799       777       735       741       794       789
dram[14]:        771       772       769       766       780       816       834       796       754       747       780       776       754       744       789       773
dram[15]:        797       789       788       786       788       781       794       789       777       808       812       794       748       735       811       805
dram[16]:        742       744       746       743       752       749       775       763       782       803       824       806       764       784       764       755
dram[17]:        773       787       776       767       755       756       727       722       795       805       780       780       769       784       804       809
dram[18]:        815       827       804       802       782       789       817       812       799       800       847       850       800       805       836       834
dram[19]:        851       855       869       861       849       850       844       833       808       820       814       814       818       828       858       852
dram[20]:        766       773       783       783       778       776       797       790       780       791       818       807       794       793       805       797
dram[21]:        744       747       755       760       770       768       746       749       768       778       775       771       741       745       758       745
dram[22]:        808       816       801       797       784       771       780       768       807       808       866       852       802       801       838       825
dram[23]:        795       790       784       785       780       778       800       810       793       787       809       807       821       823       840       843
dram[24]:        776       777       782       785       778       776       781       778       781       792       739       736       747       752       777       763
dram[25]:        712       715       703       696       726       738       723       730       804       816       737       749       754       761       758       752
dram[26]:        789       793       813       803       788       784       810       776       807       805       776       774       753       756       762       763
dram[27]:        812       817       819       815       827       828       816       827       845       867       833       828       799       818       828       815
dram[28]:        765       769       766       764       732       737       749       745       808       812       813       797       796       795       804       788
dram[29]:        814       810       790       791       795       794       798       811       819       826       820       820       822       835       826       824
dram[30]:        791       783       807       813       800       800       812       801       773       775       798       787       783       787       796       783
dram[31]:        782       786       814       815       808       801       809       807       804       822       833       857       839       838       805       812
maximum mf latency per bank:
dram[0]:        479       507       473       470       472       490       476       475       479       507       419       429       442       503       481       464
dram[1]:        468       490       474       483       462       472       465       476       517       524       491       495       470       499       489       477
dram[2]:        471       493       475       474       479       463       466       470       483       557       491       489       472       513       503       490
dram[3]:        471       519       472       472       460       497       468       474       530       539       500       496       495       511       489       469
dram[4]:        505       483       470       471       452       461       474       466       479       536       492       480       455       499       509       482
dram[5]:        486       484       483       457       460       458       468       452       449       457       416       436       481       491       484       459
dram[6]:        406       404       434       419       440       461       460       461       439       488       463       460       448       469       456       473
dram[7]:        489       467       458       463       446       506       442       456       477       486       472       463       483       474       474       484
dram[8]:        440       471       446       442       471       496       473       473       451       482       472       469       463       486       462       464
dram[9]:        463       486       448       482       492       474       471       478       467       499       498       472       441       465       480       491
dram[10]:        459       480       484       486       500       472       465       449       461       491       484       484       466       454       488       503
dram[11]:        479       477       461       489       463       473       474       468       467       482       491       472       469       436       421       451
dram[12]:        477       491       483       492       472       464       455       458       501       474       493       478       481       486       482       475
dram[13]:        462       489       456       480       459       459       454       468       466       487       466       501       435       487       466       472
dram[14]:        465       440       478       480       474       486       478       460       493       478       493       480       478       469       472       472
dram[15]:        454       477       470       453       445       492       460       475       485       487       492       475       412       421       473       480
dram[16]:        481       515       469       469       443       474       455       458       484       507       484       473       454       496       497       469
dram[17]:        472       507       470       473       487       483       475       469       498       501       500       504       455       502       479       480
dram[18]:        482       490       488       482       458       495       481       468       486       478       491       497       478       499       481       525
dram[19]:        497       511       469       463       489       488       475       473       493       510       501       511       484       513       489       485
dram[20]:        491       510       493       479       472       510       457       450       487       527       502       502       475       499       484       486
dram[21]:        419       448       451       483       474       474       453       460       439       458       451       450       437       450       458       442
dram[22]:        486       487       483       471       476       459       474       456       487       504       502       508       471       505       485       517
dram[23]:        495       502       463       469       498       478       458       466       466       477       492       494       464       473       477       483
dram[24]:        441       444       448       467       426       441       441       445       471       539       448       417       429       428       463       433
dram[25]:        482       459       445       437       423       448       394       430       494       486       458       459       481       520       464       481
dram[26]:        473       486       465       491       486       486       469       468       474       550       480       455       446       457       459       499
dram[27]:        448       453       471       483       490       487       494       483       521       500       501       490       495       461       477       467
dram[28]:        492       486       455       470       468       464       446       440       474       525       445       449       479       467       441       464
dram[29]:        481       459       464       475       484       467       474       471       497       502       504       490       494       511       470       495
dram[30]:        491       477       461       486       485       464       486       470       471       505       509       500       472       471       487       478
dram[31]:        452       463       471       493       503       479       479       479       493       508       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34524 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05374
n_activity=3098 dram_eff=0.6333
bk0: 128a 36392i bk1: 128a 36368i bk2: 129a 36384i bk3: 128a 36374i bk4: 128a 36378i bk5: 128a 36353i bk6: 96a 36421i bk7: 88a 36410i bk8: 120a 36385i bk9: 120a 36363i bk10: 128a 36390i bk11: 128a 36378i bk12: 128a 36374i bk13: 128a 36360i bk14: 129a 36381i bk15: 128a 36380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.565437
Bank_Level_Parallism_Col = 1.497426
Bank_Level_Parallism_Ready = 1.112131
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497426 

BW Util details:
bwutil = 0.053739 
total_CMD = 36510 
util_bw = 1962 
Wasted_Col = 572 
Wasted_Row = 41 
Idle = 33935 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34524 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.001424 
CoL_Bus_Util = 0.053739 
Either_Row_CoL_Bus_Util = 0.054396 
Issued_on_Two_Bus_Simul_Util = 0.000767 
issued_two_Eff = 0.014099 
queue_avg = 0.191235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.191235
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34515 n_act=34 n_pre=18 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05366
n_activity=3083 dram_eff=0.6354
bk0: 128a 36383i bk1: 128a 36363i bk2: 128a 36393i bk3: 128a 36370i bk4: 128a 36378i bk5: 124a 36352i bk6: 98a 36377i bk7: 88a 36405i bk8: 121a 36371i bk9: 120a 36381i bk10: 128a 36392i bk11: 128a 36367i bk12: 128a 36374i bk13: 128a 36357i bk14: 128a 36392i bk15: 128a 36369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982644
Row_Buffer_Locality_read = 0.982644
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568365
Bank_Level_Parallism_Col = 1.526044
Bank_Level_Parallism_Ready = 1.098520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526044 

BW Util details:
bwutil = 0.053657 
total_CMD = 36510 
util_bw = 1959 
Wasted_Col = 566 
Wasted_Row = 86 
Idle = 33899 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34515 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1959 
Row_Bus_Util =  0.001424 
CoL_Bus_Util = 0.053657 
Either_Row_CoL_Bus_Util = 0.054643 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.008020 
queue_avg = 0.296467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.296467
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34511 n_act=36 n_pre=20 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05382
n_activity=3223 dram_eff=0.6097
bk0: 128a 36380i bk1: 128a 36357i bk2: 128a 36395i bk3: 128a 36383i bk4: 128a 36379i bk5: 128a 36361i bk6: 96a 36415i bk7: 88a 36424i bk8: 120a 36388i bk9: 120a 36370i bk10: 130a 36366i bk11: 130a 36325i bk12: 128a 36382i bk13: 128a 36358i bk14: 129a 36387i bk15: 128a 36393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981679
Row_Buffer_Locality_read = 0.981679
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.547429
Bank_Level_Parallism_Col = 1.491726
Bank_Level_Parallism_Ready = 1.090585
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491726 

BW Util details:
bwutil = 0.053821 
total_CMD = 36510 
util_bw = 1965 
Wasted_Col = 587 
Wasted_Row = 73 
Idle = 33885 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34511 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1965 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.053821 
Either_Row_CoL_Bus_Util = 0.054752 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.011006 
queue_avg = 0.192221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.192221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34504 n_act=38 n_pre=22 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0539
n_activity=3318 dram_eff=0.5931
bk0: 128a 36388i bk1: 128a 36363i bk2: 128a 36392i bk3: 128a 36371i bk4: 128a 36383i bk5: 128a 36352i bk6: 98a 36374i bk7: 88a 36394i bk8: 120a 36399i bk9: 121a 36354i bk10: 130a 36368i bk11: 128a 36376i bk12: 129a 36350i bk13: 128a 36357i bk14: 129a 36368i bk15: 129a 36349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980691
Row_Buffer_Locality_read = 0.980691
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531433
Bank_Level_Parallism_Col = 1.491356
Bank_Level_Parallism_Ready = 1.088923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491356 

BW Util details:
bwutil = 0.053903 
total_CMD = 36510 
util_bw = 1968 
Wasted_Col = 651 
Wasted_Row = 117 
Idle = 33774 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34504 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1968 
Row_Bus_Util =  0.001643 
CoL_Bus_Util = 0.053903 
Either_Row_CoL_Bus_Util = 0.054944 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.010967 
queue_avg = 0.290030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.29003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34530 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05355
n_activity=3160 dram_eff=0.6187
bk0: 128a 36398i bk1: 129a 36349i bk2: 128a 36391i bk3: 129a 36355i bk4: 128a 36385i bk5: 128a 36362i bk6: 88a 36418i bk7: 88a 36413i bk8: 121a 36377i bk9: 120a 36371i bk10: 128a 36394i bk11: 128a 36377i bk12: 128a 36380i bk13: 128a 36362i bk14: 128a 36396i bk15: 128a 36365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530441
Bank_Level_Parallism_Col = 1.469300
Bank_Level_Parallism_Ready = 1.096675
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469300 

BW Util details:
bwutil = 0.053547 
total_CMD = 36510 
util_bw = 1955 
Wasted_Col = 612 
Wasted_Row = 61 
Idle = 33882 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34530 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.053547 
Either_Row_CoL_Bus_Util = 0.054232 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.014646 
queue_avg = 0.188277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.188277
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34520 n_act=38 n_pre=22 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05349
n_activity=3272 dram_eff=0.5969
bk0: 128a 36395i bk1: 128a 36359i bk2: 128a 36387i bk3: 129a 36349i bk4: 129a 36365i bk5: 128a 36358i bk6: 83a 36393i bk7: 90a 36378i bk8: 120a 36402i bk9: 120a 36372i bk10: 128a 36388i bk11: 128a 36372i bk12: 129a 36360i bk13: 128a 36372i bk14: 128a 36390i bk15: 129a 36336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980543
Row_Buffer_Locality_read = 0.980543
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528260
Bank_Level_Parallism_Col = 1.488155
Bank_Level_Parallism_Ready = 1.096774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488155 

BW Util details:
bwutil = 0.053492 
total_CMD = 36510 
util_bw = 1953 
Wasted_Col = 635 
Wasted_Row = 119 
Idle = 33803 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34520 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1953 
Row_Bus_Util =  0.001643 
CoL_Bus_Util = 0.053492 
Either_Row_CoL_Bus_Util = 0.054506 
Issued_on_Two_Bus_Simul_Util = 0.000630 
issued_two_Eff = 0.011558 
queue_avg = 0.271323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.271323
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34520 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05366
n_activity=3257 dram_eff=0.6015
bk0: 128a 36386i bk1: 128a 36365i bk2: 129a 36383i bk3: 128a 36380i bk4: 128a 36388i bk5: 129a 36340i bk6: 90a 36405i bk7: 88a 36406i bk8: 121a 36377i bk9: 120a 36379i bk10: 129a 36376i bk11: 128a 36373i bk12: 128a 36387i bk13: 128a 36383i bk14: 128a 36394i bk15: 129a 36342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522719
Bank_Level_Parallism_Col = 1.466693
Bank_Level_Parallism_Ready = 1.104645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466693 

BW Util details:
bwutil = 0.053657 
total_CMD = 36510 
util_bw = 1959 
Wasted_Col = 622 
Wasted_Row = 82 
Idle = 33847 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34520 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001589 
CoL_Bus_Util = 0.053657 
Either_Row_CoL_Bus_Util = 0.054506 
Issued_on_Two_Bus_Simul_Util = 0.000740 
issued_two_Eff = 0.013568 
queue_avg = 0.165489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.165489
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34503 n_act=37 n_pre=21 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0539
n_activity=3281 dram_eff=0.5998
bk0: 129a 36357i bk1: 128a 36375i bk2: 128a 36388i bk3: 128a 36370i bk4: 128a 36383i bk5: 128a 36366i bk6: 96a 36406i bk7: 88a 36407i bk8: 120a 36405i bk9: 120a 36383i bk10: 130a 36375i bk11: 131a 36347i bk12: 128a 36375i bk13: 129a 36345i bk14: 128a 36390i bk15: 129a 36342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981199
Row_Buffer_Locality_read = 0.981199
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516962
Bank_Level_Parallism_Col = 1.478530
Bank_Level_Parallism_Ready = 1.087398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478530 

BW Util details:
bwutil = 0.053903 
total_CMD = 36510 
util_bw = 1968 
Wasted_Col = 630 
Wasted_Row = 114 
Idle = 33798 

BW Util Bottlenecks: 
RCDc_limit = 282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34503 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1968 
Row_Bus_Util =  0.001589 
CoL_Bus_Util = 0.053903 
Either_Row_CoL_Bus_Util = 0.054971 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.009467 
queue_avg = 0.272555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.272555
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34528 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0536
n_activity=3245 dram_eff=0.6031
bk0: 128a 36389i bk1: 128a 36361i bk2: 128a 36400i bk3: 129a 36348i bk4: 128a 36388i bk5: 129a 36329i bk6: 97a 36412i bk7: 89a 36379i bk8: 112a 36398i bk9: 121a 36346i bk10: 128a 36400i bk11: 128a 36375i bk12: 128a 36378i bk13: 128a 36357i bk14: 128a 36400i bk15: 128a 36365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550000
Bank_Level_Parallism_Col = 1.488481
Bank_Level_Parallism_Ready = 1.110373
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488481 

BW Util details:
bwutil = 0.053602 
total_CMD = 36510 
util_bw = 1957 
Wasted_Col = 614 
Wasted_Row = 69 
Idle = 33870 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34528 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.053602 
Either_Row_CoL_Bus_Util = 0.054286 
Issued_on_Two_Bus_Simul_Util = 0.000849 
issued_two_Eff = 0.015641 
queue_avg = 0.196713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.196713
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34506 n_act=39 n_pre=23 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05371
n_activity=3395 dram_eff=0.5776
bk0: 128a 36390i bk1: 128a 36357i bk2: 128a 36392i bk3: 128a 36385i bk4: 128a 36389i bk5: 128a 36370i bk6: 96a 36401i bk7: 90a 36349i bk8: 112a 36406i bk9: 122a 36324i bk10: 128a 36398i bk11: 129a 36343i bk12: 129a 36352i bk13: 128a 36371i bk14: 131a 36362i bk15: 128a 36367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980112
Row_Buffer_Locality_read = 0.980112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518410
Bank_Level_Parallism_Col = 1.487437
Bank_Level_Parallism_Ready = 1.091280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487437 

BW Util details:
bwutil = 0.053711 
total_CMD = 36510 
util_bw = 1961 
Wasted_Col = 644 
Wasted_Row = 138 
Idle = 33767 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34506 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1961 
Row_Bus_Util =  0.001698 
CoL_Bus_Util = 0.053711 
Either_Row_CoL_Bus_Util = 0.054889 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.009481 
queue_avg = 0.281128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.281128
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34529 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05352
n_activity=3112 dram_eff=0.6279
bk0: 128a 36387i bk1: 128a 36366i bk2: 128a 36403i bk3: 128a 36366i bk4: 128a 36377i bk5: 128a 36362i bk6: 96a 36409i bk7: 88a 36411i bk8: 112a 36401i bk9: 121a 36349i bk10: 128a 36400i bk11: 128a 36380i bk12: 129a 36363i bk13: 128a 36359i bk14: 128a 36406i bk15: 128a 36383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.541908
Bank_Level_Parallism_Col = 1.483347
Bank_Level_Parallism_Ready = 1.107472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483347 

BW Util details:
bwutil = 0.053520 
total_CMD = 36510 
util_bw = 1954 
Wasted_Col = 577 
Wasted_Row = 58 
Idle = 33921 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34529 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001424 
CoL_Bus_Util = 0.053520 
Either_Row_CoL_Bus_Util = 0.054259 
Issued_on_Two_Bus_Simul_Util = 0.000685 
issued_two_Eff = 0.012620 
queue_avg = 0.187510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.18751
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34509 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0536
n_activity=3232 dram_eff=0.6055
bk0: 128a 36379i bk1: 128a 36362i bk2: 129a 36378i bk3: 128a 36371i bk4: 128a 36385i bk5: 128a 36350i bk6: 96a 36414i bk7: 88a 36397i bk8: 112a 36393i bk9: 121a 36346i bk10: 129a 36364i bk11: 128a 36383i bk12: 128a 36381i bk13: 128a 36364i bk14: 129a 36360i bk15: 129a 36358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534918
Bank_Level_Parallism_Col = 1.503915
Bank_Level_Parallism_Ready = 1.107307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503915 

BW Util details:
bwutil = 0.053602 
total_CMD = 36510 
util_bw = 1957 
Wasted_Col = 613 
Wasted_Row = 122 
Idle = 33818 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34509 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001589 
CoL_Bus_Util = 0.053602 
Either_Row_CoL_Bus_Util = 0.054807 
Issued_on_Two_Bus_Simul_Util = 0.000383 
issued_two_Eff = 0.006997 
queue_avg = 0.268173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.268173
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34507 n_act=43 n_pre=27 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05377
n_activity=3531 dram_eff=0.5559
bk0: 128a 36389i bk1: 128a 36360i bk2: 128a 36393i bk3: 128a 36357i bk4: 128a 36374i bk5: 128a 36360i bk6: 96a 36406i bk7: 89a 36385i bk8: 114a 36347i bk9: 120a 36368i bk10: 133a 36258i bk11: 129a 36359i bk12: 128a 36397i bk13: 129a 36341i bk14: 128a 36397i bk15: 129a 36347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978095
Row_Buffer_Locality_read = 0.978095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539705
Bank_Level_Parallism_Col = 1.495019
Bank_Level_Parallism_Ready = 1.116658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490038 

BW Util details:
bwutil = 0.053766 
total_CMD = 36510 
util_bw = 1963 
Wasted_Col = 666 
Wasted_Row = 154 
Idle = 33727 

BW Util Bottlenecks: 
RCDc_limit = 324 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 447 
rwq = 0 
CCDLc_limit_alone = 447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34507 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 27 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 1963 
Row_Bus_Util =  0.001917 
CoL_Bus_Util = 0.053766 
Either_Row_CoL_Bus_Util = 0.054862 
Issued_on_Two_Bus_Simul_Util = 0.000822 
issued_two_Eff = 0.014978 
queue_avg = 0.176609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.176609
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34509 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05357
n_activity=3160 dram_eff=0.619
bk0: 128a 36377i bk1: 128a 36365i bk2: 128a 36394i bk3: 128a 36358i bk4: 128a 36382i bk5: 128a 36346i bk6: 96a 36406i bk7: 90a 36383i bk8: 113a 36375i bk9: 120a 36372i bk10: 128a 36386i bk11: 129a 36341i bk12: 128a 36385i bk13: 128a 36374i bk14: 128a 36389i bk15: 128a 36365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.575363
Bank_Level_Parallism_Col = 1.536313
Bank_Level_Parallism_Ready = 1.096115
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536313 

BW Util details:
bwutil = 0.053574 
total_CMD = 36510 
util_bw = 1956 
Wasted_Col = 566 
Wasted_Row = 92 
Idle = 33896 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34509 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.053574 
Either_Row_CoL_Bus_Util = 0.054807 
Issued_on_Two_Bus_Simul_Util = 0.000247 
issued_two_Eff = 0.004498 
queue_avg = 0.290715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.290715
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34526 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05357
n_activity=3133 dram_eff=0.6243
bk0: 129a 36367i bk1: 128a 36359i bk2: 128a 36391i bk3: 129a 36334i bk4: 128a 36381i bk5: 128a 36363i bk6: 96a 36417i bk7: 89a 36417i bk8: 112a 36409i bk9: 120a 36376i bk10: 128a 36393i bk11: 128a 36379i bk12: 128a 36388i bk13: 129a 36333i bk14: 128a 36392i bk15: 128a 36379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553077
Bank_Level_Parallism_Col = 1.487190
Bank_Level_Parallism_Ready = 1.115542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487190 

BW Util details:
bwutil = 0.053574 
total_CMD = 36510 
util_bw = 1956 
Wasted_Col = 589 
Wasted_Row = 55 
Idle = 33910 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34526 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.053574 
Either_Row_CoL_Bus_Util = 0.054341 
Issued_on_Two_Bus_Simul_Util = 0.000712 
issued_two_Eff = 0.013105 
queue_avg = 0.174555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.174555
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34520 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05357
n_activity=3201 dram_eff=0.6111
bk0: 128a 36388i bk1: 128a 36366i bk2: 128a 36390i bk3: 128a 36367i bk4: 128a 36386i bk5: 128a 36362i bk6: 96a 36410i bk7: 88a 36397i bk8: 112a 36394i bk9: 120a 36378i bk10: 129a 36365i bk11: 129a 36354i bk12: 129a 36367i bk13: 129a 36359i bk14: 128a 36381i bk15: 128a 36364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510717
Bank_Level_Parallism_Col = 1.472566
Bank_Level_Parallism_Ready = 1.098160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472566 

BW Util details:
bwutil = 0.053574 
total_CMD = 36510 
util_bw = 1956 
Wasted_Col = 644 
Wasted_Row = 106 
Idle = 33804 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34520 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.053574 
Either_Row_CoL_Bus_Util = 0.054506 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.011055 
queue_avg = 0.270967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.270967
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34525 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0536
n_activity=3221 dram_eff=0.6076
bk0: 128a 36377i bk1: 128a 36369i bk2: 128a 36378i bk3: 128a 36369i bk4: 128a 36378i bk5: 129a 36339i bk6: 88a 36432i bk7: 89a 36419i bk8: 120a 36390i bk9: 120a 36363i bk10: 128a 36405i bk11: 129a 36352i bk12: 129a 36365i bk13: 129a 36343i bk14: 128a 36404i bk15: 128a 36372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566525
Bank_Level_Parallism_Col = 1.503975
Bank_Level_Parallism_Ready = 1.111395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503975 

BW Util details:
bwutil = 0.053602 
total_CMD = 36510 
util_bw = 1957 
Wasted_Col = 570 
Wasted_Row = 66 
Idle = 33917 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34525 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.053602 
Either_Row_CoL_Bus_Util = 0.054369 
Issued_on_Two_Bus_Simul_Util = 0.000767 
issued_two_Eff = 0.014106 
queue_avg = 0.181375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.181375
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34526 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05349
n_activity=3009 dram_eff=0.6491
bk0: 128a 36390i bk1: 128a 36368i bk2: 128a 36403i bk3: 128a 36375i bk4: 128a 36377i bk5: 128a 36361i bk6: 88a 36408i bk7: 88a 36395i bk8: 120a 36390i bk9: 120a 36372i bk10: 128a 36383i bk11: 129a 36342i bk12: 128a 36374i bk13: 128a 36360i bk14: 128a 36396i bk15: 128a 36372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574096
Bank_Level_Parallism_Col = 1.526675
Bank_Level_Parallism_Ready = 1.095750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526675 

BW Util details:
bwutil = 0.053492 
total_CMD = 36510 
util_bw = 1953 
Wasted_Col = 550 
Wasted_Row = 68 
Idle = 33939 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34526 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001369 
CoL_Bus_Util = 0.053492 
Either_Row_CoL_Bus_Util = 0.054341 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.009577 
queue_avg = 0.285812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.285812
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34529 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05357
n_activity=3193 dram_eff=0.6126
bk0: 128a 36390i bk1: 128a 36359i bk2: 128a 36387i bk3: 128a 36369i bk4: 128a 36395i bk5: 128a 36353i bk6: 88a 36427i bk7: 88a 36424i bk8: 121a 36359i bk9: 120a 36375i bk10: 128a 36406i bk11: 128a 36379i bk12: 128a 36396i bk13: 129a 36333i bk14: 130a 36380i bk15: 128a 36397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554386
Bank_Level_Parallism_Col = 1.483652
Bank_Level_Parallism_Ready = 1.108384
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483652 

BW Util details:
bwutil = 0.053574 
total_CMD = 36510 
util_bw = 1956 
Wasted_Col = 560 
Wasted_Row = 49 
Idle = 33945 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34529 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.053574 
Either_Row_CoL_Bus_Util = 0.054259 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.014639 
queue_avg = 0.190797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.190797
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34519 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05349
n_activity=3006 dram_eff=0.6497
bk0: 128a 36382i bk1: 128a 36368i bk2: 128a 36393i bk3: 128a 36373i bk4: 128a 36374i bk5: 128a 36358i bk6: 88a 36411i bk7: 88a 36394i bk8: 120a 36386i bk9: 120a 36375i bk10: 128a 36395i bk11: 129a 36353i bk12: 128a 36372i bk13: 128a 36358i bk14: 128a 36388i bk15: 128a 36369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.586880
Bank_Level_Parallism_Col = 1.540508
Bank_Level_Parallism_Ready = 1.095238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540508 

BW Util details:
bwutil = 0.053492 
total_CMD = 36510 
util_bw = 1953 
Wasted_Col = 540 
Wasted_Row = 68 
Idle = 33949 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34519 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001369 
CoL_Bus_Util = 0.053492 
Either_Row_CoL_Bus_Util = 0.054533 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.006027 
queue_avg = 0.264749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.264749
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34533 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05355
n_activity=3143 dram_eff=0.622
bk0: 128a 36401i bk1: 128a 36363i bk2: 128a 36387i bk3: 128a 36371i bk4: 128a 36386i bk5: 128a 36364i bk6: 89a 36427i bk7: 88a 36417i bk8: 121a 36381i bk9: 120a 36382i bk10: 128a 36403i bk11: 128a 36389i bk12: 128a 36390i bk13: 128a 36363i bk14: 128a 36387i bk15: 129a 36362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539844
Bank_Level_Parallism_Col = 1.470518
Bank_Level_Parallism_Ready = 1.102302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470518 

BW Util details:
bwutil = 0.053547 
total_CMD = 36510 
util_bw = 1955 
Wasted_Col = 562 
Wasted_Row = 43 
Idle = 33950 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34533 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001424 
CoL_Bus_Util = 0.053547 
Either_Row_CoL_Bus_Util = 0.054150 
Issued_on_Two_Bus_Simul_Util = 0.000822 
issued_two_Eff = 0.015175 
queue_avg = 0.178636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.178636
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34527 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05349
n_activity=3008 dram_eff=0.6493
bk0: 128a 36383i bk1: 128a 36369i bk2: 128a 36390i bk3: 128a 36370i bk4: 128a 36378i bk5: 128a 36367i bk6: 88a 36406i bk7: 88a 36384i bk8: 120a 36401i bk9: 121a 36359i bk10: 128a 36386i bk11: 128a 36374i bk12: 128a 36374i bk13: 128a 36362i bk14: 128a 36384i bk15: 128a 36371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587084
Bank_Level_Parallism_Col = 1.542846
Bank_Level_Parallism_Ready = 1.107015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542846 

BW Util details:
bwutil = 0.053492 
total_CMD = 36510 
util_bw = 1953 
Wasted_Col = 530 
Wasted_Row = 72 
Idle = 33955 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34527 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001369 
CoL_Bus_Util = 0.053492 
Either_Row_CoL_Bus_Util = 0.054314 
Issued_on_Two_Bus_Simul_Util = 0.000548 
issued_two_Eff = 0.010086 
queue_avg = 0.270282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.270282
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34527 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05357
n_activity=3230 dram_eff=0.6056
bk0: 129a 36377i bk1: 128a 36379i bk2: 128a 36394i bk3: 128a 36377i bk4: 128a 36386i bk5: 128a 36365i bk6: 88a 36425i bk7: 88a 36420i bk8: 120a 36403i bk9: 120a 36373i bk10: 128a 36401i bk11: 128a 36376i bk12: 128a 36393i bk13: 129a 36322i bk14: 129a 36381i bk15: 129a 36352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496813
Bank_Level_Parallism_Col = 1.439535
Bank_Level_Parallism_Ready = 1.101738
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439535 

BW Util details:
bwutil = 0.053574 
total_CMD = 36510 
util_bw = 1956 
Wasted_Col = 637 
Wasted_Row = 74 
Idle = 33843 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34527 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.053574 
Either_Row_CoL_Bus_Util = 0.054314 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.014624 
queue_avg = 0.184141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.184141
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34521 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05355
n_activity=3048 dram_eff=0.6414
bk0: 128a 36398i bk1: 128a 36377i bk2: 128a 36396i bk3: 128a 36371i bk4: 128a 36381i bk5: 128a 36360i bk6: 89a 36405i bk7: 88a 36399i bk8: 120a 36398i bk9: 122a 36338i bk10: 128a 36398i bk11: 128a 36380i bk12: 128a 36381i bk13: 128a 36351i bk14: 128a 36400i bk15: 128a 36360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554697
Bank_Level_Parallism_Col = 1.511395
Bank_Level_Parallism_Ready = 1.108440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511395 

BW Util details:
bwutil = 0.053547 
total_CMD = 36510 
util_bw = 1955 
Wasted_Col = 558 
Wasted_Row = 74 
Idle = 33923 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34521 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.001369 
CoL_Bus_Util = 0.053547 
Either_Row_CoL_Bus_Util = 0.054478 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.008044 
queue_avg = 0.257984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.257984
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34531 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05355
n_activity=3128 dram_eff=0.625
bk0: 128a 36382i bk1: 128a 36372i bk2: 128a 36400i bk3: 128a 36381i bk4: 128a 36388i bk5: 128a 36348i bk6: 88a 36422i bk7: 88a 36418i bk8: 120a 36392i bk9: 122a 36337i bk10: 128a 36405i bk11: 128a 36371i bk12: 128a 36389i bk13: 128a 36353i bk14: 128a 36398i bk15: 129a 36352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560966
Bank_Level_Parallism_Col = 1.495618
Bank_Level_Parallism_Ready = 1.110486
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495618 

BW Util details:
bwutil = 0.053547 
total_CMD = 36510 
util_bw = 1955 
Wasted_Col = 564 
Wasted_Row = 48 
Idle = 33943 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34531 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001424 
CoL_Bus_Util = 0.053547 
Either_Row_CoL_Bus_Util = 0.054204 
Issued_on_Two_Bus_Simul_Util = 0.000767 
issued_two_Eff = 0.014149 
queue_avg = 0.206245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.206245
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34517 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05355
n_activity=3119 dram_eff=0.6268
bk0: 128a 36380i bk1: 129a 36330i bk2: 128a 36395i bk3: 129a 36348i bk4: 128a 36383i bk5: 128a 36352i bk6: 88a 36401i bk7: 88a 36397i bk8: 120a 36393i bk9: 120a 36374i bk10: 128a 36394i bk11: 128a 36366i bk12: 128a 36364i bk13: 128a 36358i bk14: 128a 36380i bk15: 129a 36343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572239
Bank_Level_Parallism_Col = 1.534122
Bank_Level_Parallism_Ready = 1.099233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534122 

BW Util details:
bwutil = 0.053547 
total_CMD = 36510 
util_bw = 1955 
Wasted_Col = 592 
Wasted_Row = 97 
Idle = 33866 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34517 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.053547 
Either_Row_CoL_Bus_Util = 0.054588 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.008028 
queue_avg = 0.280553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.280553
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34528 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05355
n_activity=3167 dram_eff=0.6173
bk0: 128a 36383i bk1: 128a 36356i bk2: 128a 36403i bk3: 128a 36365i bk4: 128a 36394i bk5: 128a 36367i bk6: 88a 36422i bk7: 88a 36410i bk8: 120a 36396i bk9: 120a 36366i bk10: 128a 36408i bk11: 129a 36347i bk12: 128a 36383i bk13: 129a 36333i bk14: 129a 36377i bk15: 128a 36366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527610
Bank_Level_Parallism_Col = 1.468300
Bank_Level_Parallism_Ready = 1.123274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468300 

BW Util details:
bwutil = 0.053547 
total_CMD = 36510 
util_bw = 1955 
Wasted_Col = 629 
Wasted_Row = 60 
Idle = 33866 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34528 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.053547 
Either_Row_CoL_Bus_Util = 0.054286 
Issued_on_Two_Bus_Simul_Util = 0.000740 
issued_two_Eff = 0.013623 
queue_avg = 0.194029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.194029
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34524 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05352
n_activity=3069 dram_eff=0.6367
bk0: 128a 36382i bk1: 128a 36363i bk2: 128a 36396i bk3: 129a 36354i bk4: 128a 36390i bk5: 128a 36370i bk6: 88a 36405i bk7: 88a 36391i bk8: 120a 36398i bk9: 120a 36384i bk10: 128a 36387i bk11: 128a 36372i bk12: 129a 36355i bk13: 128a 36354i bk14: 128a 36378i bk15: 128a 36379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551052
Bank_Level_Parallism_Col = 1.509936
Bank_Level_Parallism_Ready = 1.085466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509936 

BW Util details:
bwutil = 0.053520 
total_CMD = 36510 
util_bw = 1954 
Wasted_Col = 573 
Wasted_Row = 88 
Idle = 33895 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34524 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001424 
CoL_Bus_Util = 0.053520 
Either_Row_CoL_Bus_Util = 0.054396 
Issued_on_Two_Bus_Simul_Util = 0.000548 
issued_two_Eff = 0.010070 
queue_avg = 0.298055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.298055
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34526 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0536
n_activity=3270 dram_eff=0.5985
bk0: 128a 36384i bk1: 128a 36359i bk2: 128a 36390i bk3: 129a 36339i bk4: 129a 36362i bk5: 128a 36366i bk6: 88a 36423i bk7: 88a 36408i bk8: 120a 36390i bk9: 121a 36335i bk10: 128a 36403i bk11: 128a 36378i bk12: 128a 36400i bk13: 129a 36357i bk14: 129a 36377i bk15: 128a 36375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539713
Bank_Level_Parallism_Col = 1.476935
Bank_Level_Parallism_Ready = 1.109862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476935 

BW Util details:
bwutil = 0.053602 
total_CMD = 36510 
util_bw = 1957 
Wasted_Col = 609 
Wasted_Row = 78 
Idle = 33866 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34526 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001589 
CoL_Bus_Util = 0.053602 
Either_Row_CoL_Bus_Util = 0.054341 
Issued_on_Two_Bus_Simul_Util = 0.000849 
issued_two_Eff = 0.015625 
queue_avg = 0.192906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.192906
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34505 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05366
n_activity=3247 dram_eff=0.6033
bk0: 128a 36380i bk1: 128a 36365i bk2: 128a 36387i bk3: 129a 36345i bk4: 128a 36398i bk5: 128a 36363i bk6: 90a 36377i bk7: 88a 36392i bk8: 120a 36396i bk9: 122a 36354i bk10: 129a 36360i bk11: 128a 36362i bk12: 128a 36378i bk13: 128a 36362i bk14: 129a 36364i bk15: 128a 36367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564353
Bank_Level_Parallism_Col = 1.528808
Bank_Level_Parallism_Ready = 1.087289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528808 

BW Util details:
bwutil = 0.053657 
total_CMD = 36510 
util_bw = 1959 
Wasted_Col = 589 
Wasted_Row = 117 
Idle = 33845 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34505 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001589 
CoL_Bus_Util = 0.053657 
Either_Row_CoL_Bus_Util = 0.054916 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.005985 
queue_avg = 0.280937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.280937
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34527 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0536
n_activity=3234 dram_eff=0.6051
bk0: 128a 36377i bk1: 128a 36356i bk2: 128a 36395i bk3: 128a 36367i bk4: 128a 36383i bk5: 128a 36361i bk6: 89a 36421i bk7: 88a 36413i bk8: 121a 36370i bk9: 121a 36345i bk10: 128a 36405i bk11: 129a 36349i bk12: 128a 36385i bk13: 128a 36351i bk14: 128a 36399i bk15: 129a 36358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.536319
Bank_Level_Parallism_Col = 1.474622
Bank_Level_Parallism_Ready = 1.113439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.474622 

BW Util details:
bwutil = 0.053602 
total_CMD = 36510 
util_bw = 1957 
Wasted_Col = 634 
Wasted_Row = 66 
Idle = 33853 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34527 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.053602 
Either_Row_CoL_Bus_Util = 0.054314 
Issued_on_Two_Bus_Simul_Util = 0.000822 
issued_two_Eff = 0.015129 
queue_avg = 0.181758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.181758
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36510 n_nop=34518 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05357
n_activity=3140 dram_eff=0.6229
bk0: 128a 36377i bk1: 128a 36362i bk2: 129a 36370i bk3: 128a 36367i bk4: 128a 36383i bk5: 128a 36366i bk6: 88a 36410i bk7: 88a 36398i bk8: 120a 36398i bk9: 120a 36369i bk10: 129a 36377i bk11: 128a 36353i bk12: 128a 36395i bk13: 128a 36378i bk14: 130a 36368i bk15: 128a 36373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534288
Bank_Level_Parallism_Col = 1.491771
Bank_Level_Parallism_Ready = 1.091002
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491771 

BW Util details:
bwutil = 0.053574 
total_CMD = 36510 
util_bw = 1956 
Wasted_Col = 608 
Wasted_Row = 90 
Idle = 33856 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36510 
n_nop = 34518 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.053574 
Either_Row_CoL_Bus_Util = 0.054560 
Issued_on_Two_Bus_Simul_Util = 0.000493 
issued_two_Eff = 0.009036 
queue_avg = 0.292221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.292221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2452, Miss = 977, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2470, Miss = 985, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2457, Miss = 975, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2462, Miss = 984, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2444, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2471, Miss = 988, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2452, Miss = 983, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2459, Miss = 985, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2452, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2451, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2443, Miss = 974, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2484, Miss = 979, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2453, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2449, Miss = 980, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2466, Miss = 981, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2467, Miss = 987, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2461, Miss = 978, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2440, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2465, Miss = 980, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2441, Miss = 981, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2462, Miss = 978, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2438, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2456, Miss = 978, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2436, Miss = 979, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2470, Miss = 982, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2443, Miss = 981, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2466, Miss = 979, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2442, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2473, Miss = 978, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2441, Miss = 978, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2469, Miss = 976, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2456, Miss = 980, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2447, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2457, Miss = 979, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2449, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2443, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2455, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2458, Miss = 980, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2444, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2457, Miss = 976, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2449, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2448, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2444, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2448, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2448, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2455, Miss = 980, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2450, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2446, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2449, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2441, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2444, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2455, Miss = 978, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2448, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2461, Miss = 977, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2449, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2450, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2443, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2460, Miss = 980, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2449, Miss = 983, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2451, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2455, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2444, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2452, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2459, Miss = 978, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 156999
L2_total_cache_misses = 62637
L2_total_cache_miss_rate = 0.3990
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156551
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=156999
icnt_total_pkts_simt_to_mem=156999
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 156999
Req_Network_cycles = 48626
Req_Network_injected_packets_per_cycle =       3.2287 
Req_Network_conflicts_per_cycle =       0.1300
Req_Network_conflicts_per_cycle_util =       0.5952
Req_Bank_Level_Parallism =      14.7861
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0272
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0504

Reply_Network_injected_packets_num = 156999
Reply_Network_cycles = 48626
Reply_Network_injected_packets_per_cycle =        3.2287
Reply_Network_conflicts_per_cycle =        8.4721
Reply_Network_conflicts_per_cycle_util =      37.4443
Reply_Bank_Level_Parallism =      14.2700
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4760
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0404
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 58 sec (778 sec)
gpgpu_simulation_rate = 117010 (inst/sec)
gpgpu_simulation_rate = 62 (cycle/sec)
gpgpu_silicon_slowdown = 18258064x
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 7578
gpu_sim_insn = 17006716
gpu_ipc =    2244.2222
gpu_tot_sim_cycle = 56204
gpu_tot_sim_insn = 108040519
gpu_tot_ipc =    1922.2924
gpu_tot_issued_cta = 11724
gpu_occupancy = 21.6986% 
gpu_tot_occupancy = 22.2195% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1840
partiton_level_parallism_total  =       3.3575
partiton_level_parallism_util =      15.2653
partiton_level_parallism_util_total  =      14.8645
L2_BW  =     151.5595 GB/Sec
L2_BW_total  =     121.6221 GB/Sec
gpu_total_sim_rate=117691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2419, Miss = 2361, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2380, Miss = 2341, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2359, Miss = 2332, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2328, Miss = 2322, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2468, Miss = 2453, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2440, Miss = 2438, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2436, Miss = 2435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2442, Miss = 2436, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2490, Miss = 2460, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2436, Miss = 2435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2472, Miss = 2443, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2440, Miss = 2438, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2452, Miss = 2447, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2436, Miss = 2435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2430, Miss = 2427, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2436, Miss = 2435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2484, Miss = 2460, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2472, Miss = 2451, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2418, Miss = 2418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2523, Miss = 2475, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2440, Miss = 2438, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2436, Miss = 2435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2440, Miss = 2438, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2430, Miss = 2427, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2440, Miss = 2438, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2444, Miss = 2441, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2366, Miss = 2363, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2358, Miss = 2328, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2348, Miss = 2326, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2352, Miss = 2328, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2316, Miss = 2313, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 2358, Miss = 2329, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2316, Miss = 2313, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2356, Miss = 2331, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2370, Miss = 2338, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2344, Miss = 2323, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2348, Miss = 2325, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2316, Miss = 2313, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2320, Miss = 2316, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2377, Miss = 2341, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2324, Miss = 2319, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2348, Miss = 2325, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2344, Miss = 2322, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2452, Miss = 2375, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2312, Miss = 2310, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2320, Miss = 2316, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 2316, Miss = 2313, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2316, Miss = 2313, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2345, Miss = 2326, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2355, Miss = 2329, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 189304
	L1D_total_cache_misses = 188497
	L1D_total_cache_miss_rate = 0.9957
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 140640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904

Total_core_cache_fail_stats:
ctas_completed 11724, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 114212608
gpgpu_n_tot_w_icount = 3569144
gpgpu_n_stall_shd_mem = 5
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 187801
gpgpu_n_mem_write_global = 904
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6000915
gpgpu_n_store_insn = 994
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36016128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2873155	W0_Idle:1194952	W0_Scoreboard:16976289	W1:5123	W2:429	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3563592
single_issue_nums: WS0:893489	WS1:892067	WS2:891847	WS3:891741	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1502408 {8:187801,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36160 {40:904,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7512040 {40:187801,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7232 {8:904,}
maxmflatency = 557 
max_icnt2mem_latency = 130 
maxmrqlatency = 53 
max_icnt2sh_latency = 203 
averagemflatency = 305 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 50 
mrq_lat_table:18320 	12640 	11683 	10466 	8344 	1182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57809 	130855 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	44283 	102983 	41437 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24921 	14794 	15710 	20690 	36230 	72007 	4353 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      5458      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5470      5454      5682      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5450      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 32.666668 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 32.500000 64.000000 64.000000 43.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.666668 44.000000 60.000000 40.333332 43.333332 64.000000 43.000000 64.000000 43.000000 43.000000 
dram[4]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 27.666666 30.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 
dram[6]: 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 45.000000 44.000000 40.333332 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[7]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 43.666668 64.000000 43.000000 64.000000 43.000000 
dram[8]: 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 48.500000 29.666666 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 22.500000 56.000000 30.500000 64.000000 43.000000 43.000000 64.000000 43.666668 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 43.000000 64.000000 64.000000 64.000000 43.000000 43.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 29.666666 28.500000 60.000000 19.000000 43.000000 64.000000 43.000000 64.000000 43.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 30.000000 37.666668 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 48.000000 44.500000 56.000000 60.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 44.000000 44.500000 60.000000 60.000000 64.000000 43.000000 43.000000 43.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 43.000000 43.333332 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 43.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[25]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 30.000000 44.000000 60.000000 40.666668 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 40.333332 40.333332 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 
dram[31]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
average row locality = 62635/1140 = 54.942982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       129       128       128       128        96        88       120       120       128       128       128       128       129       128 
dram[1]:       128       128       128       128       128       124        98        88       121       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       130       130       128       128       129       128 
dram[3]:       128       128       128       128       128       128        98        88       120       121       130       128       129       128       129       129 
dram[4]:       128       129       128       129       128       128        88        88       121       120       128       128       128       128       128       128 
dram[5]:       128       128       128       129       129       128        83        90       120       120       128       128       129       128       128       129 
dram[6]:       128       128       129       128       128       129        90        88       121       120       129       128       128       128       128       129 
dram[7]:       129       128       128       128       128       128        96        88       120       120       130       131       128       129       128       129 
dram[8]:       128       128       128       129       128       129        97        89       112       121       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        90       112       122       128       129       129       128       131       128 
dram[10]:       128       128       128       128       128       128        96        88       112       121       128       128       129       128       128       128 
dram[11]:       128       128       129       128       128       128        96        88       112       121       129       128       128       128       129       129 
dram[12]:       128       128       128       128       128       128        96        89       114       120       133       129       128       129       128       129 
dram[13]:       128       128       128       128       128       128        96        90       113       120       128       129       128       128       128       128 
dram[14]:       129       128       128       129       128       128        96        89       112       120       128       128       128       129       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       129       129       129       129       128       128 
dram[16]:       128       128       128       128       128       129        88        89       120       120       128       129       129       129       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       129       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       121       120       128       128       128       129       130       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       129       128       128       128       128 
dram[20]:       128       128       128       128       128       128        89        88       121       120       128       128       128       128       128       129 
dram[21]:       128       128       128       128       128       128        88        88       120       121       128       128       128       128       128       128 
dram[22]:       129       128       128       128       128       128        88        88       120       120       128       128       128       129       129       129 
dram[23]:       128       128       128       128       128       128        89        88       120       122       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       122       128       128       128       128       128       129 
dram[25]:       128       129       128       129       128       128        88        88       120       120       128       128       128       128       128       129 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       129       128       129       129       128 
dram[27]:       128       128       128       129       128       128        88        88       120       120       128       128       129       128       128       128 
dram[28]:       128       128       128       129       129       128        88        88       120       121       128       128       128       129       129       128 
dram[29]:       128       128       128       129       128       128        90        88       120       122       129       128       128       128       129       128 
dram[30]:       128       128       128       128       128       128        89        88       121       121       128       129       128       128       128       129 
dram[31]:       128       128       129       128       128       128        88        88       120       120       129       128       128       128       130       128 
total dram reads = 62635
bank skew: 133/83 = 1.60
chip skew: 1968/1953 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        877       887       890       888       905       917       884       861       905       911       860       848       884       891       879       882
dram[1]:        931       939       930       924       954       994       911       954       985      1009       999       984       932       937       953       951
dram[2]:        952       961       977       978       928       915       890       866       960       964       974       960       925       925       944       935
dram[3]:        955       961       993       997       993       988       932       960       971       991       990       984       946       963       991       969
dram[4]:        914       907       926       932       902       909       895       873       942       940       950       943       909       915       915       910
dram[5]:        854       848      1119       887       882       890       925       868       894       897       866       867       872       881       875       870
dram[6]:        855       854       863       862       884       887       919       892       876       886       895       890       888       884       876       865
dram[7]:        851       849       855       860       882       890       852       856       906       918       901       892       883       894       880       881
dram[8]:        915       941       908       896       873       878       904       863       920       915       926       911       878       877       924       911
dram[9]:        889       902       896       898       926       936       937       930       929       934       897       893       883       879       919       933
dram[10]:        902       924       933       929       929       935       932       904       916       912       920       913       897       907       943       935
dram[11]:        880       893       885       878       912       914       904       909       909       919       902       896       849       853       887       883
dram[12]:        905       915       918       911       908       903       904       887       954       954       999      1020       950       937       956       939
dram[13]:        862       864       848       841       841       849       833       821       933       925       931       904       852       859       920       912
dram[14]:        918       926       908       902       914       950       941       914       918       901       936       934       903       891       946       927
dram[15]:        915       909       910       907       924       919       907       908       932       951       930       905       859       845       924       920
dram[16]:        896       898       890       889       879       876       893       873       937       962       985       967       917       938       923       914
dram[17]:        919       933       919       908       891       891       833       832       923       936       893       897       897       912       953       961
dram[18]:        944       957       938       934       917       923       937       922       949       954      1000       999       932       936       970       970
dram[19]:        979       987      1003       991       987       989       962       951       959       966       939       940       950       960       988       984
dram[20]:        905       914       916       917       905       900       904       895       934       944       977       962       947       946       956       952
dram[21]:        872       872       875       881       896       889       861       855       884       894       891       885       869       870       895       885
dram[22]:        945       957       938       931       925       908       893       881       970       967      1026      1010       954       952       974       964
dram[23]:        942       933       932       930       931       928       926       934       912       901       926       923       950       947       987       991
dram[24]:        909       912       910       913       908       904       901       881       930       940       880       870       877       880       911       896
dram[25]:        836       843       824       822       851       862       829       847       947       958       865       877       879       886       883       880
dram[26]:        928       935       966       953       939       934       938       901       966       962       930       925       897       901       909       910
dram[27]:        949       954       958       953       957       959       932       953       995      1022       966       959       931       947       957       946
dram[28]:        903       908       904       903       863       867       867       854       955       959       946       926       928       925       938       918
dram[29]:        953       944       934       939       935       931       913       940       970       979       966       960       967       981       978       972
dram[30]:        919       912       931       940       932       932       940       917       937       931       942       926       918       921       928       912
dram[31]:        903       908       923       924       917       909       914       914       936       950       942       965       949       946       923       933
maximum mf latency per bank:
dram[0]:        479       507       473       470       472       490       476       475       479       507       419       429       442       503       481       464
dram[1]:        468       490       474       483       462       472       465       476       517       524       491       495       470       499       489       477
dram[2]:        471       493       475       474       479       463       466       470       483       557       491       489       472       513       503       490
dram[3]:        471       519       472       472       460       497       468       474       530       539       500       496       495       511       489       469
dram[4]:        505       483       470       471       452       461       474       466       479       536       492       480       455       499       509       482
dram[5]:        486       484       483       457       460       458       468       452       449       457       416       436       481       491       484       459
dram[6]:        406       404       434       419       440       461       460       461       439       488       463       460       448       469       456       473
dram[7]:        489       467       458       463       446       506       442       456       477       486       472       463       483       474       474       484
dram[8]:        440       471       446       442       471       496       473       473       451       482       472       469       463       486       462       464
dram[9]:        463       486       448       482       492       474       471       478       467       499       498       472       441       465       480       491
dram[10]:        459       480       484       486       500       472       465       449       461       491       484       484       466       454       488       503
dram[11]:        479       477       461       489       463       473       474       468       467       482       491       472       469       436       421       451
dram[12]:        477       491       483       492       472       464       455       458       501       474       493       478       481       486       482       475
dram[13]:        462       489       456       480       459       459       454       468       466       487       466       501       435       487       466       472
dram[14]:        465       440       478       480       474       486       478       460       493       478       493       480       478       469       472       472
dram[15]:        454       477       470       453       445       492       460       475       485       487       492       475       412       421       473       480
dram[16]:        481       515       469       469       443       474       455       458       484       507       484       473       454       496       497       469
dram[17]:        472       507       470       473       487       483       475       469       498       501       500       504       455       502       479       480
dram[18]:        482       490       488       482       458       495       481       468       486       478       491       497       478       499       481       525
dram[19]:        497       511       469       463       489       488       475       473       493       510       501       511       484       513       489       485
dram[20]:        491       510       493       479       472       510       457       450       487       527       502       502       475       499       484       486
dram[21]:        419       448       451       483       474       474       453       460       439       458       451       450       437       450       458       442
dram[22]:        486       487       483       471       476       459       474       456       487       504       502       508       471       505       485       517
dram[23]:        495       502       463       469       498       478       458       466       466       477       492       494       464       473       477       483
dram[24]:        441       444       448       467       426       441       441       445       471       539       448       417       429       428       463       433
dram[25]:        482       459       445       437       423       448       394       430       494       486       458       459       481       520       464       481
dram[26]:        473       486       465       491       486       486       469       468       474       550       480       455       446       457       459       499
dram[27]:        448       453       471       483       490       487       494       483       521       500       501       490       495       461       477       467
dram[28]:        492       486       455       470       468       464       446       440       474       525       445       449       479       467       441       464
dram[29]:        481       459       464       475       484       467       474       471       497       502       504       490       494       511       470       495
dram[30]:        491       477       461       486       485       464       486       470       471       505       509       500       472       471       487       478
dram[31]:        452       463       471       493       503       479       479       479       493       508       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40214 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04649
n_activity=3098 dram_eff=0.6333
bk0: 128a 42082i bk1: 128a 42058i bk2: 129a 42074i bk3: 128a 42064i bk4: 128a 42068i bk5: 128a 42043i bk6: 96a 42111i bk7: 88a 42100i bk8: 120a 42075i bk9: 120a 42053i bk10: 128a 42080i bk11: 128a 42068i bk12: 128a 42064i bk13: 128a 42050i bk14: 129a 42071i bk15: 128a 42070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.565437
Bank_Level_Parallism_Col = 1.497426
Bank_Level_Parallism_Ready = 1.112131
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497426 

BW Util details:
bwutil = 0.046493 
total_CMD = 42200 
util_bw = 1962 
Wasted_Col = 572 
Wasted_Row = 41 
Idle = 39625 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40214 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.046493 
Either_Row_CoL_Bus_Util = 0.047062 
Issued_on_Two_Bus_Simul_Util = 0.000664 
issued_two_Eff = 0.014099 
queue_avg = 0.165450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.16545
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40205 n_act=34 n_pre=18 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04642
n_activity=3083 dram_eff=0.6354
bk0: 128a 42073i bk1: 128a 42053i bk2: 128a 42083i bk3: 128a 42060i bk4: 128a 42068i bk5: 124a 42042i bk6: 98a 42067i bk7: 88a 42095i bk8: 121a 42061i bk9: 120a 42071i bk10: 128a 42082i bk11: 128a 42057i bk12: 128a 42064i bk13: 128a 42047i bk14: 128a 42082i bk15: 128a 42059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982644
Row_Buffer_Locality_read = 0.982644
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568365
Bank_Level_Parallism_Col = 1.526044
Bank_Level_Parallism_Ready = 1.098520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526044 

BW Util details:
bwutil = 0.046422 
total_CMD = 42200 
util_bw = 1959 
Wasted_Col = 566 
Wasted_Row = 86 
Idle = 39589 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40205 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1959 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.046422 
Either_Row_CoL_Bus_Util = 0.047275 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.008020 
queue_avg = 0.256493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.256493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40201 n_act=36 n_pre=20 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04656
n_activity=3223 dram_eff=0.6097
bk0: 128a 42070i bk1: 128a 42047i bk2: 128a 42085i bk3: 128a 42073i bk4: 128a 42069i bk5: 128a 42051i bk6: 96a 42105i bk7: 88a 42114i bk8: 120a 42078i bk9: 120a 42060i bk10: 130a 42056i bk11: 130a 42015i bk12: 128a 42072i bk13: 128a 42048i bk14: 129a 42077i bk15: 128a 42083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981679
Row_Buffer_Locality_read = 0.981679
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.547429
Bank_Level_Parallism_Col = 1.491726
Bank_Level_Parallism_Ready = 1.090585
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491726 

BW Util details:
bwutil = 0.046564 
total_CMD = 42200 
util_bw = 1965 
Wasted_Col = 587 
Wasted_Row = 73 
Idle = 39575 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40201 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1965 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.046564 
Either_Row_CoL_Bus_Util = 0.047370 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011006 
queue_avg = 0.166303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.166303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40194 n_act=38 n_pre=22 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04664
n_activity=3318 dram_eff=0.5931
bk0: 128a 42078i bk1: 128a 42053i bk2: 128a 42082i bk3: 128a 42061i bk4: 128a 42073i bk5: 128a 42042i bk6: 98a 42064i bk7: 88a 42084i bk8: 120a 42089i bk9: 121a 42044i bk10: 130a 42058i bk11: 128a 42066i bk12: 129a 42040i bk13: 128a 42047i bk14: 129a 42058i bk15: 129a 42039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980691
Row_Buffer_Locality_read = 0.980691
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531433
Bank_Level_Parallism_Col = 1.491356
Bank_Level_Parallism_Ready = 1.088923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491356 

BW Util details:
bwutil = 0.046635 
total_CMD = 42200 
util_bw = 1968 
Wasted_Col = 651 
Wasted_Row = 117 
Idle = 39464 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40194 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1968 
Row_Bus_Util =  0.001422 
CoL_Bus_Util = 0.046635 
Either_Row_CoL_Bus_Util = 0.047536 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.010967 
queue_avg = 0.250924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.250924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40220 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04633
n_activity=3160 dram_eff=0.6187
bk0: 128a 42088i bk1: 129a 42039i bk2: 128a 42081i bk3: 129a 42045i bk4: 128a 42075i bk5: 128a 42052i bk6: 88a 42108i bk7: 88a 42103i bk8: 121a 42067i bk9: 120a 42061i bk10: 128a 42084i bk11: 128a 42067i bk12: 128a 42070i bk13: 128a 42052i bk14: 128a 42086i bk15: 128a 42055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530441
Bank_Level_Parallism_Col = 1.469300
Bank_Level_Parallism_Ready = 1.096675
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469300 

BW Util details:
bwutil = 0.046327 
total_CMD = 42200 
util_bw = 1955 
Wasted_Col = 612 
Wasted_Row = 61 
Idle = 39572 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40220 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001280 
CoL_Bus_Util = 0.046327 
Either_Row_CoL_Bus_Util = 0.046919 
Issued_on_Two_Bus_Simul_Util = 0.000687 
issued_two_Eff = 0.014646 
queue_avg = 0.162891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.162891
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40210 n_act=38 n_pre=22 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04628
n_activity=3272 dram_eff=0.5969
bk0: 128a 42085i bk1: 128a 42049i bk2: 128a 42077i bk3: 129a 42039i bk4: 129a 42055i bk5: 128a 42048i bk6: 83a 42083i bk7: 90a 42068i bk8: 120a 42092i bk9: 120a 42062i bk10: 128a 42078i bk11: 128a 42062i bk12: 129a 42050i bk13: 128a 42062i bk14: 128a 42080i bk15: 129a 42026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980543
Row_Buffer_Locality_read = 0.980543
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528260
Bank_Level_Parallism_Col = 1.488155
Bank_Level_Parallism_Ready = 1.096774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488155 

BW Util details:
bwutil = 0.046280 
total_CMD = 42200 
util_bw = 1953 
Wasted_Col = 635 
Wasted_Row = 119 
Idle = 39493 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40210 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1953 
Row_Bus_Util =  0.001422 
CoL_Bus_Util = 0.046280 
Either_Row_CoL_Bus_Util = 0.047156 
Issued_on_Two_Bus_Simul_Util = 0.000545 
issued_two_Eff = 0.011558 
queue_avg = 0.234739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.234739
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40210 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04642
n_activity=3257 dram_eff=0.6015
bk0: 128a 42076i bk1: 128a 42055i bk2: 129a 42073i bk3: 128a 42070i bk4: 128a 42078i bk5: 129a 42030i bk6: 90a 42095i bk7: 88a 42096i bk8: 121a 42067i bk9: 120a 42069i bk10: 129a 42066i bk11: 128a 42063i bk12: 128a 42077i bk13: 128a 42073i bk14: 128a 42084i bk15: 129a 42032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522719
Bank_Level_Parallism_Col = 1.466693
Bank_Level_Parallism_Ready = 1.104645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466693 

BW Util details:
bwutil = 0.046422 
total_CMD = 42200 
util_bw = 1959 
Wasted_Col = 622 
Wasted_Row = 82 
Idle = 39537 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40210 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.046422 
Either_Row_CoL_Bus_Util = 0.047156 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.013568 
queue_avg = 0.143175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.143175
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40193 n_act=37 n_pre=21 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04664
n_activity=3281 dram_eff=0.5998
bk0: 129a 42047i bk1: 128a 42065i bk2: 128a 42078i bk3: 128a 42060i bk4: 128a 42073i bk5: 128a 42056i bk6: 96a 42096i bk7: 88a 42097i bk8: 120a 42095i bk9: 120a 42073i bk10: 130a 42065i bk11: 131a 42037i bk12: 128a 42065i bk13: 129a 42035i bk14: 128a 42080i bk15: 129a 42032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981199
Row_Buffer_Locality_read = 0.981199
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516962
Bank_Level_Parallism_Col = 1.478530
Bank_Level_Parallism_Ready = 1.087398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478530 

BW Util details:
bwutil = 0.046635 
total_CMD = 42200 
util_bw = 1968 
Wasted_Col = 630 
Wasted_Row = 114 
Idle = 39488 

BW Util Bottlenecks: 
RCDc_limit = 282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40193 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1968 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.046635 
Either_Row_CoL_Bus_Util = 0.047559 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.009467 
queue_avg = 0.235806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.235806
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40218 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04637
n_activity=3245 dram_eff=0.6031
bk0: 128a 42079i bk1: 128a 42051i bk2: 128a 42090i bk3: 129a 42038i bk4: 128a 42078i bk5: 129a 42019i bk6: 97a 42102i bk7: 89a 42069i bk8: 112a 42088i bk9: 121a 42036i bk10: 128a 42090i bk11: 128a 42065i bk12: 128a 42068i bk13: 128a 42047i bk14: 128a 42090i bk15: 128a 42055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550000
Bank_Level_Parallism_Col = 1.488481
Bank_Level_Parallism_Ready = 1.110373
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488481 

BW Util details:
bwutil = 0.046374 
total_CMD = 42200 
util_bw = 1957 
Wasted_Col = 614 
Wasted_Row = 69 
Idle = 39560 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40218 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.046374 
Either_Row_CoL_Bus_Util = 0.046967 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.015641 
queue_avg = 0.170190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.17019
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40196 n_act=39 n_pre=23 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04647
n_activity=3395 dram_eff=0.5776
bk0: 128a 42080i bk1: 128a 42047i bk2: 128a 42082i bk3: 128a 42075i bk4: 128a 42079i bk5: 128a 42060i bk6: 96a 42091i bk7: 90a 42039i bk8: 112a 42096i bk9: 122a 42014i bk10: 128a 42088i bk11: 129a 42033i bk12: 129a 42042i bk13: 128a 42061i bk14: 131a 42052i bk15: 128a 42057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980112
Row_Buffer_Locality_read = 0.980112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518410
Bank_Level_Parallism_Col = 1.487437
Bank_Level_Parallism_Ready = 1.091280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487437 

BW Util details:
bwutil = 0.046469 
total_CMD = 42200 
util_bw = 1961 
Wasted_Col = 644 
Wasted_Row = 138 
Idle = 39457 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40196 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1961 
Row_Bus_Util =  0.001469 
CoL_Bus_Util = 0.046469 
Either_Row_CoL_Bus_Util = 0.047488 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.009481 
queue_avg = 0.243223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.243223
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40219 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0463
n_activity=3112 dram_eff=0.6279
bk0: 128a 42077i bk1: 128a 42056i bk2: 128a 42093i bk3: 128a 42056i bk4: 128a 42067i bk5: 128a 42052i bk6: 96a 42099i bk7: 88a 42101i bk8: 112a 42091i bk9: 121a 42039i bk10: 128a 42090i bk11: 128a 42070i bk12: 129a 42053i bk13: 128a 42049i bk14: 128a 42096i bk15: 128a 42073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.541908
Bank_Level_Parallism_Col = 1.483347
Bank_Level_Parallism_Ready = 1.107472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483347 

BW Util details:
bwutil = 0.046303 
total_CMD = 42200 
util_bw = 1954 
Wasted_Col = 577 
Wasted_Row = 58 
Idle = 39611 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40219 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.046303 
Either_Row_CoL_Bus_Util = 0.046943 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.012620 
queue_avg = 0.162227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.162227
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40199 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04637
n_activity=3232 dram_eff=0.6055
bk0: 128a 42069i bk1: 128a 42052i bk2: 129a 42068i bk3: 128a 42061i bk4: 128a 42075i bk5: 128a 42040i bk6: 96a 42104i bk7: 88a 42087i bk8: 112a 42083i bk9: 121a 42036i bk10: 129a 42054i bk11: 128a 42073i bk12: 128a 42071i bk13: 128a 42054i bk14: 129a 42050i bk15: 129a 42048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534918
Bank_Level_Parallism_Col = 1.503915
Bank_Level_Parallism_Ready = 1.107307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503915 

BW Util details:
bwutil = 0.046374 
total_CMD = 42200 
util_bw = 1957 
Wasted_Col = 613 
Wasted_Row = 122 
Idle = 39508 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40199 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.046374 
Either_Row_CoL_Bus_Util = 0.047417 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.006997 
queue_avg = 0.232014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.232014
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40197 n_act=43 n_pre=27 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04652
n_activity=3531 dram_eff=0.5559
bk0: 128a 42079i bk1: 128a 42050i bk2: 128a 42083i bk3: 128a 42047i bk4: 128a 42064i bk5: 128a 42050i bk6: 96a 42096i bk7: 89a 42075i bk8: 114a 42037i bk9: 120a 42058i bk10: 133a 41948i bk11: 129a 42049i bk12: 128a 42087i bk13: 129a 42031i bk14: 128a 42087i bk15: 129a 42037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978095
Row_Buffer_Locality_read = 0.978095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539705
Bank_Level_Parallism_Col = 1.495019
Bank_Level_Parallism_Ready = 1.116658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490038 

BW Util details:
bwutil = 0.046517 
total_CMD = 42200 
util_bw = 1963 
Wasted_Col = 666 
Wasted_Row = 154 
Idle = 39417 

BW Util Bottlenecks: 
RCDc_limit = 324 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 447 
rwq = 0 
CCDLc_limit_alone = 447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40197 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 27 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 1963 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.046517 
Either_Row_CoL_Bus_Util = 0.047464 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.014978 
queue_avg = 0.152796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.152796
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40199 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04635
n_activity=3160 dram_eff=0.619
bk0: 128a 42067i bk1: 128a 42055i bk2: 128a 42084i bk3: 128a 42048i bk4: 128a 42072i bk5: 128a 42036i bk6: 96a 42096i bk7: 90a 42073i bk8: 113a 42065i bk9: 120a 42062i bk10: 128a 42076i bk11: 129a 42031i bk12: 128a 42075i bk13: 128a 42064i bk14: 128a 42079i bk15: 128a 42055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.575363
Bank_Level_Parallism_Col = 1.536313
Bank_Level_Parallism_Ready = 1.096115
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536313 

BW Util details:
bwutil = 0.046351 
total_CMD = 42200 
util_bw = 1956 
Wasted_Col = 566 
Wasted_Row = 92 
Idle = 39586 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40199 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001280 
CoL_Bus_Util = 0.046351 
Either_Row_CoL_Bus_Util = 0.047417 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.004498 
queue_avg = 0.251517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.251517
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40216 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04635
n_activity=3133 dram_eff=0.6243
bk0: 129a 42057i bk1: 128a 42049i bk2: 128a 42081i bk3: 129a 42024i bk4: 128a 42071i bk5: 128a 42053i bk6: 96a 42107i bk7: 89a 42107i bk8: 112a 42099i bk9: 120a 42066i bk10: 128a 42083i bk11: 128a 42069i bk12: 128a 42078i bk13: 129a 42023i bk14: 128a 42082i bk15: 128a 42069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553077
Bank_Level_Parallism_Col = 1.487190
Bank_Level_Parallism_Ready = 1.115542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487190 

BW Util details:
bwutil = 0.046351 
total_CMD = 42200 
util_bw = 1956 
Wasted_Col = 589 
Wasted_Row = 55 
Idle = 39600 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40216 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001280 
CoL_Bus_Util = 0.046351 
Either_Row_CoL_Bus_Util = 0.047014 
Issued_on_Two_Bus_Simul_Util = 0.000616 
issued_two_Eff = 0.013105 
queue_avg = 0.151019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.151019
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40210 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04635
n_activity=3201 dram_eff=0.6111
bk0: 128a 42078i bk1: 128a 42056i bk2: 128a 42080i bk3: 128a 42057i bk4: 128a 42076i bk5: 128a 42052i bk6: 96a 42100i bk7: 88a 42087i bk8: 112a 42084i bk9: 120a 42068i bk10: 129a 42055i bk11: 129a 42044i bk12: 129a 42057i bk13: 129a 42049i bk14: 128a 42071i bk15: 128a 42054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510717
Bank_Level_Parallism_Col = 1.472566
Bank_Level_Parallism_Ready = 1.098160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472566 

BW Util details:
bwutil = 0.046351 
total_CMD = 42200 
util_bw = 1956 
Wasted_Col = 644 
Wasted_Row = 106 
Idle = 39494 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40210 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.046351 
Either_Row_CoL_Bus_Util = 0.047156 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011055 
queue_avg = 0.234431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.234431
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40215 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04637
n_activity=3221 dram_eff=0.6076
bk0: 128a 42067i bk1: 128a 42059i bk2: 128a 42068i bk3: 128a 42059i bk4: 128a 42068i bk5: 129a 42029i bk6: 88a 42122i bk7: 89a 42109i bk8: 120a 42080i bk9: 120a 42053i bk10: 128a 42095i bk11: 129a 42042i bk12: 129a 42055i bk13: 129a 42033i bk14: 128a 42094i bk15: 128a 42062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566525
Bank_Level_Parallism_Col = 1.503975
Bank_Level_Parallism_Ready = 1.111395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503975 

BW Util details:
bwutil = 0.046374 
total_CMD = 42200 
util_bw = 1957 
Wasted_Col = 570 
Wasted_Row = 66 
Idle = 39607 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40215 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.046374 
Either_Row_CoL_Bus_Util = 0.047038 
Issued_on_Two_Bus_Simul_Util = 0.000664 
issued_two_Eff = 0.014106 
queue_avg = 0.156919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.156919
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40216 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04628
n_activity=3009 dram_eff=0.6491
bk0: 128a 42080i bk1: 128a 42058i bk2: 128a 42093i bk3: 128a 42065i bk4: 128a 42067i bk5: 128a 42051i bk6: 88a 42098i bk7: 88a 42085i bk8: 120a 42080i bk9: 120a 42062i bk10: 128a 42073i bk11: 129a 42032i bk12: 128a 42064i bk13: 128a 42050i bk14: 128a 42086i bk15: 128a 42062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574096
Bank_Level_Parallism_Col = 1.526675
Bank_Level_Parallism_Ready = 1.095750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526675 

BW Util details:
bwutil = 0.046280 
total_CMD = 42200 
util_bw = 1953 
Wasted_Col = 550 
Wasted_Row = 68 
Idle = 39629 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40216 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001185 
CoL_Bus_Util = 0.046280 
Either_Row_CoL_Bus_Util = 0.047014 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.009577 
queue_avg = 0.247275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.247275
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40219 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04635
n_activity=3193 dram_eff=0.6126
bk0: 128a 42080i bk1: 128a 42049i bk2: 128a 42077i bk3: 128a 42059i bk4: 128a 42085i bk5: 128a 42043i bk6: 88a 42117i bk7: 88a 42114i bk8: 121a 42049i bk9: 120a 42065i bk10: 128a 42096i bk11: 128a 42069i bk12: 128a 42086i bk13: 129a 42023i bk14: 130a 42070i bk15: 128a 42087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554386
Bank_Level_Parallism_Col = 1.483652
Bank_Level_Parallism_Ready = 1.108384
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483652 

BW Util details:
bwutil = 0.046351 
total_CMD = 42200 
util_bw = 1956 
Wasted_Col = 560 
Wasted_Row = 49 
Idle = 39635 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40219 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001280 
CoL_Bus_Util = 0.046351 
Either_Row_CoL_Bus_Util = 0.046943 
Issued_on_Two_Bus_Simul_Util = 0.000687 
issued_two_Eff = 0.014639 
queue_avg = 0.165071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.165071
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40209 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04628
n_activity=3006 dram_eff=0.6497
bk0: 128a 42072i bk1: 128a 42058i bk2: 128a 42083i bk3: 128a 42063i bk4: 128a 42064i bk5: 128a 42048i bk6: 88a 42101i bk7: 88a 42084i bk8: 120a 42076i bk9: 120a 42065i bk10: 128a 42085i bk11: 129a 42043i bk12: 128a 42062i bk13: 128a 42048i bk14: 128a 42078i bk15: 128a 42059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.586880
Bank_Level_Parallism_Col = 1.540508
Bank_Level_Parallism_Ready = 1.095238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540508 

BW Util details:
bwutil = 0.046280 
total_CMD = 42200 
util_bw = 1953 
Wasted_Col = 540 
Wasted_Row = 68 
Idle = 39639 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40209 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001185 
CoL_Bus_Util = 0.046280 
Either_Row_CoL_Bus_Util = 0.047180 
Issued_on_Two_Bus_Simul_Util = 0.000284 
issued_two_Eff = 0.006027 
queue_avg = 0.229052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.229052
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40223 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04633
n_activity=3143 dram_eff=0.622
bk0: 128a 42091i bk1: 128a 42053i bk2: 128a 42077i bk3: 128a 42061i bk4: 128a 42076i bk5: 128a 42054i bk6: 89a 42117i bk7: 88a 42107i bk8: 121a 42071i bk9: 120a 42072i bk10: 128a 42093i bk11: 128a 42079i bk12: 128a 42080i bk13: 128a 42053i bk14: 128a 42077i bk15: 129a 42052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539844
Bank_Level_Parallism_Col = 1.470518
Bank_Level_Parallism_Ready = 1.102302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470518 

BW Util details:
bwutil = 0.046327 
total_CMD = 42200 
util_bw = 1955 
Wasted_Col = 562 
Wasted_Row = 43 
Idle = 39640 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40223 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.046327 
Either_Row_CoL_Bus_Util = 0.046848 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.015175 
queue_avg = 0.154550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.15455
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40217 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04628
n_activity=3008 dram_eff=0.6493
bk0: 128a 42073i bk1: 128a 42059i bk2: 128a 42080i bk3: 128a 42060i bk4: 128a 42068i bk5: 128a 42057i bk6: 88a 42096i bk7: 88a 42074i bk8: 120a 42091i bk9: 121a 42049i bk10: 128a 42076i bk11: 128a 42064i bk12: 128a 42064i bk13: 128a 42052i bk14: 128a 42074i bk15: 128a 42061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587084
Bank_Level_Parallism_Col = 1.542846
Bank_Level_Parallism_Ready = 1.107015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542846 

BW Util details:
bwutil = 0.046280 
total_CMD = 42200 
util_bw = 1953 
Wasted_Col = 530 
Wasted_Row = 72 
Idle = 39645 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40217 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001185 
CoL_Bus_Util = 0.046280 
Either_Row_CoL_Bus_Util = 0.046991 
Issued_on_Two_Bus_Simul_Util = 0.000474 
issued_two_Eff = 0.010086 
queue_avg = 0.233839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.233839
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40217 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04635
n_activity=3230 dram_eff=0.6056
bk0: 129a 42067i bk1: 128a 42069i bk2: 128a 42084i bk3: 128a 42067i bk4: 128a 42076i bk5: 128a 42055i bk6: 88a 42115i bk7: 88a 42110i bk8: 120a 42093i bk9: 120a 42063i bk10: 128a 42091i bk11: 128a 42066i bk12: 128a 42083i bk13: 129a 42012i bk14: 129a 42071i bk15: 129a 42042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496813
Bank_Level_Parallism_Col = 1.439535
Bank_Level_Parallism_Ready = 1.101738
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439535 

BW Util details:
bwutil = 0.046351 
total_CMD = 42200 
util_bw = 1956 
Wasted_Col = 637 
Wasted_Row = 74 
Idle = 39533 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40217 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.046351 
Either_Row_CoL_Bus_Util = 0.046991 
Issued_on_Two_Bus_Simul_Util = 0.000687 
issued_two_Eff = 0.014624 
queue_avg = 0.159313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.159313
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40211 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04633
n_activity=3048 dram_eff=0.6414
bk0: 128a 42088i bk1: 128a 42067i bk2: 128a 42086i bk3: 128a 42061i bk4: 128a 42071i bk5: 128a 42050i bk6: 89a 42095i bk7: 88a 42089i bk8: 120a 42088i bk9: 122a 42028i bk10: 128a 42088i bk11: 128a 42070i bk12: 128a 42071i bk13: 128a 42041i bk14: 128a 42090i bk15: 128a 42050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554697
Bank_Level_Parallism_Col = 1.511395
Bank_Level_Parallism_Ready = 1.108440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511395 

BW Util details:
bwutil = 0.046327 
total_CMD = 42200 
util_bw = 1955 
Wasted_Col = 558 
Wasted_Row = 74 
Idle = 39613 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40211 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.001185 
CoL_Bus_Util = 0.046327 
Either_Row_CoL_Bus_Util = 0.047133 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.008044 
queue_avg = 0.223199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.223199
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40221 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04633
n_activity=3128 dram_eff=0.625
bk0: 128a 42072i bk1: 128a 42062i bk2: 128a 42090i bk3: 128a 42071i bk4: 128a 42078i bk5: 128a 42038i bk6: 88a 42112i bk7: 88a 42108i bk8: 120a 42082i bk9: 122a 42027i bk10: 128a 42095i bk11: 128a 42061i bk12: 128a 42079i bk13: 128a 42043i bk14: 128a 42088i bk15: 129a 42042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560966
Bank_Level_Parallism_Col = 1.495618
Bank_Level_Parallism_Ready = 1.110486
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495618 

BW Util details:
bwutil = 0.046327 
total_CMD = 42200 
util_bw = 1955 
Wasted_Col = 564 
Wasted_Row = 48 
Idle = 39633 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40221 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.046327 
Either_Row_CoL_Bus_Util = 0.046896 
Issued_on_Two_Bus_Simul_Util = 0.000664 
issued_two_Eff = 0.014149 
queue_avg = 0.178436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.178436
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40207 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04633
n_activity=3119 dram_eff=0.6268
bk0: 128a 42070i bk1: 129a 42020i bk2: 128a 42085i bk3: 129a 42038i bk4: 128a 42073i bk5: 128a 42042i bk6: 88a 42091i bk7: 88a 42087i bk8: 120a 42083i bk9: 120a 42064i bk10: 128a 42084i bk11: 128a 42056i bk12: 128a 42054i bk13: 128a 42048i bk14: 128a 42070i bk15: 129a 42033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572239
Bank_Level_Parallism_Col = 1.534122
Bank_Level_Parallism_Ready = 1.099233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534122 

BW Util details:
bwutil = 0.046327 
total_CMD = 42200 
util_bw = 1955 
Wasted_Col = 592 
Wasted_Row = 97 
Idle = 39556 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40207 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001280 
CoL_Bus_Util = 0.046327 
Either_Row_CoL_Bus_Util = 0.047227 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.008028 
queue_avg = 0.242725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.242725
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40218 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04633
n_activity=3167 dram_eff=0.6173
bk0: 128a 42073i bk1: 128a 42046i bk2: 128a 42093i bk3: 128a 42055i bk4: 128a 42084i bk5: 128a 42057i bk6: 88a 42112i bk7: 88a 42100i bk8: 120a 42086i bk9: 120a 42056i bk10: 128a 42098i bk11: 129a 42037i bk12: 128a 42073i bk13: 129a 42023i bk14: 129a 42067i bk15: 128a 42056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527610
Bank_Level_Parallism_Col = 1.468300
Bank_Level_Parallism_Ready = 1.123274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468300 

BW Util details:
bwutil = 0.046327 
total_CMD = 42200 
util_bw = 1955 
Wasted_Col = 629 
Wasted_Row = 60 
Idle = 39556 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40218 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001280 
CoL_Bus_Util = 0.046327 
Either_Row_CoL_Bus_Util = 0.046967 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.013623 
queue_avg = 0.167867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.167867
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40214 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0463
n_activity=3069 dram_eff=0.6367
bk0: 128a 42072i bk1: 128a 42053i bk2: 128a 42086i bk3: 129a 42044i bk4: 128a 42080i bk5: 128a 42060i bk6: 88a 42095i bk7: 88a 42081i bk8: 120a 42088i bk9: 120a 42074i bk10: 128a 42077i bk11: 128a 42062i bk12: 129a 42045i bk13: 128a 42044i bk14: 128a 42068i bk15: 128a 42069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551052
Bank_Level_Parallism_Col = 1.509936
Bank_Level_Parallism_Ready = 1.085466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509936 

BW Util details:
bwutil = 0.046303 
total_CMD = 42200 
util_bw = 1954 
Wasted_Col = 573 
Wasted_Row = 88 
Idle = 39585 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40214 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.046303 
Either_Row_CoL_Bus_Util = 0.047062 
Issued_on_Two_Bus_Simul_Util = 0.000474 
issued_two_Eff = 0.010070 
queue_avg = 0.257867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.257867
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40216 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04637
n_activity=3270 dram_eff=0.5985
bk0: 128a 42074i bk1: 128a 42049i bk2: 128a 42080i bk3: 129a 42029i bk4: 129a 42052i bk5: 128a 42056i bk6: 88a 42113i bk7: 88a 42098i bk8: 120a 42080i bk9: 121a 42025i bk10: 128a 42093i bk11: 128a 42068i bk12: 128a 42090i bk13: 129a 42047i bk14: 129a 42067i bk15: 128a 42065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539713
Bank_Level_Parallism_Col = 1.476935
Bank_Level_Parallism_Ready = 1.109862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476935 

BW Util details:
bwutil = 0.046374 
total_CMD = 42200 
util_bw = 1957 
Wasted_Col = 609 
Wasted_Row = 78 
Idle = 39556 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40216 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.046374 
Either_Row_CoL_Bus_Util = 0.047014 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.015625 
queue_avg = 0.166896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.166896
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40195 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04642
n_activity=3247 dram_eff=0.6033
bk0: 128a 42070i bk1: 128a 42055i bk2: 128a 42077i bk3: 129a 42035i bk4: 128a 42088i bk5: 128a 42053i bk6: 90a 42067i bk7: 88a 42082i bk8: 120a 42086i bk9: 122a 42044i bk10: 129a 42050i bk11: 128a 42052i bk12: 128a 42068i bk13: 128a 42052i bk14: 129a 42054i bk15: 128a 42057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564353
Bank_Level_Parallism_Col = 1.528808
Bank_Level_Parallism_Ready = 1.087289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528808 

BW Util details:
bwutil = 0.046422 
total_CMD = 42200 
util_bw = 1959 
Wasted_Col = 589 
Wasted_Row = 117 
Idle = 39535 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40195 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.046422 
Either_Row_CoL_Bus_Util = 0.047512 
Issued_on_Two_Bus_Simul_Util = 0.000284 
issued_two_Eff = 0.005985 
queue_avg = 0.243057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.243057
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40217 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04637
n_activity=3234 dram_eff=0.6051
bk0: 128a 42067i bk1: 128a 42046i bk2: 128a 42085i bk3: 128a 42057i bk4: 128a 42073i bk5: 128a 42051i bk6: 89a 42111i bk7: 88a 42103i bk8: 121a 42060i bk9: 121a 42035i bk10: 128a 42095i bk11: 129a 42039i bk12: 128a 42075i bk13: 128a 42041i bk14: 128a 42089i bk15: 129a 42048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.536319
Bank_Level_Parallism_Col = 1.474622
Bank_Level_Parallism_Ready = 1.113439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.474622 

BW Util details:
bwutil = 0.046374 
total_CMD = 42200 
util_bw = 1957 
Wasted_Col = 634 
Wasted_Row = 66 
Idle = 39543 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40217 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.046374 
Either_Row_CoL_Bus_Util = 0.046991 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.015129 
queue_avg = 0.157251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.157251
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42200 n_nop=40208 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04635
n_activity=3140 dram_eff=0.6229
bk0: 128a 42067i bk1: 128a 42052i bk2: 129a 42060i bk3: 128a 42057i bk4: 128a 42073i bk5: 128a 42056i bk6: 88a 42100i bk7: 88a 42088i bk8: 120a 42088i bk9: 120a 42059i bk10: 129a 42067i bk11: 128a 42043i bk12: 128a 42085i bk13: 128a 42068i bk14: 130a 42058i bk15: 128a 42063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534288
Bank_Level_Parallism_Col = 1.491771
Bank_Level_Parallism_Ready = 1.091002
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491771 

BW Util details:
bwutil = 0.046351 
total_CMD = 42200 
util_bw = 1956 
Wasted_Col = 608 
Wasted_Row = 90 
Idle = 39546 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42200 
n_nop = 40208 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001280 
CoL_Bus_Util = 0.046351 
Either_Row_CoL_Bus_Util = 0.047204 
Issued_on_Two_Bus_Simul_Util = 0.000427 
issued_two_Eff = 0.009036 
queue_avg = 0.252820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.25282

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2945, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2974, Miss = 985, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2950, Miss = 975, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2959, Miss = 984, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2936, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2977, Miss = 988, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2948, Miss = 983, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2960, Miss = 985, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2949, Miss = 979, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2944, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2929, Miss = 974, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3091, Miss = 979, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2939, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2943, Miss = 980, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2954, Miss = 981, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2970, Miss = 987, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2947, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2943, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2952, Miss = 980, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2942, Miss = 981, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2948, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2940, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2941, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2936, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2954, Miss = 982, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2945, Miss = 981, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2955, Miss = 979, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2942, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2958, Miss = 978, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2941, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2956, Miss = 976, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2964, Miss = 980, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2939, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2952, Miss = 979, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2942, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2934, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2945, Miss = 976, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2947, Miss = 980, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2935, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2950, Miss = 976, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2941, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2941, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2933, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2940, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2942, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2951, Miss = 980, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2942, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2939, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2944, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2932, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2936, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2950, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2943, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2955, Miss = 977, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2944, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2943, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2933, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2952, Miss = 980, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2942, Miss = 983, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2943, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2949, Miss = 979, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2934, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2945, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2955, Miss = 978, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 188705
L2_total_cache_misses = 62637
L2_total_cache_miss_rate = 0.3319
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 187801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=188705
icnt_total_pkts_simt_to_mem=188705
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 188705
Req_Network_cycles = 56204
Req_Network_injected_packets_per_cycle =       3.3575 
Req_Network_conflicts_per_cycle =       0.1349
Req_Network_conflicts_per_cycle_util =       0.5973
Req_Bank_Level_Parallism =      14.8645
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0701
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0525

Reply_Network_injected_packets_num = 188705
Reply_Network_cycles = 56204
Reply_Network_injected_packets_per_cycle =        3.3575
Reply_Network_conflicts_per_cycle =        8.7920
Reply_Network_conflicts_per_cycle_util =      37.6319
Reply_Bank_Level_Parallism =      14.3710
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5673
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0420
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 19 sec (919 sec)
gpgpu_simulation_rate = 117563 (inst/sec)
gpgpu_simulation_rate = 61 (cycle/sec)
gpgpu_silicon_slowdown = 18557377x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 14446
gpu_sim_insn = 19025870
gpu_ipc =    1317.0338
gpu_tot_sim_cycle = 70650
gpu_tot_sim_insn = 127066389
gpu_tot_ipc =    1798.5334
gpu_tot_issued_cta = 13678
gpu_occupancy = 16.2632% 
gpu_tot_occupancy = 21.1386% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3824
partiton_level_parallism_total  =       3.1581
partiton_level_parallism_util =       8.4789
partiton_level_parallism_util_total  =      13.3175
L2_BW  =      86.2997 GB/Sec
L2_BW_total  =     114.3996 GB/Sec
gpu_total_sim_rate=113452

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2836, Miss = 2760, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2891, Miss = 2784, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2764, Miss = 2725, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2790, Miss = 2737, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2769, Miss = 2728, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2712, Miss = 2706, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2817, Miss = 2747, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2866, Miss = 2776, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2732, Miss = 2710, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2919, Miss = 2797, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2953, Miss = 2883, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2898, Miss = 2862, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2867, Miss = 2840, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2893, Miss = 2852, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2960, Miss = 2880, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2849, Miss = 2832, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2874, Miss = 2844, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2895, Miss = 2854, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3114, Miss = 2945, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2850, Miss = 2835, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2883, Miss = 2852, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2895, Miss = 2853, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2814, Miss = 2811, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2888, Miss = 2850, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3049, Miss = 2928, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2903, Miss = 2857, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2924, Miss = 2858, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2907, Miss = 2859, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2824, Miss = 2822, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2860, Miss = 2837, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2824, Miss = 2822, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2882, Miss = 2842, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2864, Miss = 2841, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2953, Miss = 2882, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2875, Miss = 2847, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3009, Miss = 2901, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2902, Miss = 2862, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2971, Miss = 2887, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2915, Miss = 2839, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2739, Miss = 2714, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2732, Miss = 2710, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2692, Miss = 2691, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2736, Miss = 2712, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2750, Miss = 2719, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2700, Miss = 2697, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 2782, Miss = 2732, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2821, Miss = 2757, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2780, Miss = 2734, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2820, Miss = 2751, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2696, Miss = 2694, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2811, Miss = 2746, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2875, Miss = 2778, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2754, Miss = 2722, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2888, Miss = 2784, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2729, Miss = 2710, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2855, Miss = 2769, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2786, Miss = 2734, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2802, Miss = 2744, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2760, Miss = 2722, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2761, Miss = 2723, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2814, Miss = 2748, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2775, Miss = 2728, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2732, Miss = 2709, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2700, Miss = 2697, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2807, Miss = 2744, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2704, Miss = 2700, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2761, Miss = 2725, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2823, Miss = 2755, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2732, Miss = 2709, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2903, Miss = 2788, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2772, Miss = 2728, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 3079, Miss = 2876, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2769, Miss = 2729, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2704, Miss = 2700, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 2781, Miss = 2738, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 2780, Miss = 2734, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2906, Miss = 2792, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2797, Miss = 2741, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2816, Miss = 2753, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 226631
	L1D_total_cache_misses = 222600
	L1D_total_cache_miss_rate = 0.9822
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 224015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2616

Total_core_cache_fail_stats:
ctas_completed 13678, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
382, 382, 382, 382, 382, 382, 382, 382, 382, 382, 382, 382, 382, 382, 382, 382, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 134812512
gpgpu_n_tot_w_icount = 4212891
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 220505
gpgpu_n_mem_write_global = 2616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7005446
gpgpu_n_store_insn = 2726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43019264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3445698	W0_Idle:2546675	W0_Scoreboard:19862356	W1:21426	W2:2677	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4188788
single_issue_nums: WS0:1054936	WS1:1052216	WS2:1053313	WS3:1052426	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1764040 {8:220505,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104640 {40:2616,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8820200 {40:220505,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20928 {8:2616,}
maxmflatency = 557 
max_icnt2mem_latency = 130 
maxmrqlatency = 53 
max_icnt2sh_latency = 203 
averagemflatency = 298 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 50 
mrq_lat_table:18920 	12765 	11684 	10467 	8347 	1183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74189 	148891 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	54839 	119788 	48492 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31760 	17069 	18193 	24197 	42358 	84561 	4983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      7002      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5692      5454      5682      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5595      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]: 43.000000 43.000000 26.400000 44.000000 64.000000 64.000000 24.500000 44.000000 24.799999 40.333332 64.000000 33.250000 32.500000 43.000000 26.200001 64.000000 
dram[1]: 64.000000 43.000000 64.000000 43.000000 64.000000 62.000000 16.833334 23.000000 30.500000 41.000000 32.750000 43.000000 43.666668 43.000000 44.000000 64.000000 
dram[2]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 48.500000 44.500000 24.799999 40.666668 26.400000 32.500000 43.333332 43.333332 43.333332 64.000000 
dram[3]: 64.000000 64.000000 33.000000 43.000000 64.000000 43.000000 24.750000 45.500000 40.333332 41.000000 33.000000 44.333332 26.200001 43.333332 44.000000 43.000000 
dram[4]: 43.000000 32.500000 64.000000 43.333332 64.000000 43.333332 18.200001 22.500000 24.799999 40.666668 43.000000 43.000000 44.000000 64.000000 43.000000 43.333332 
dram[5]: 64.000000 32.500000 32.750000 43.333332 43.000000 43.000000 21.250000 23.500000 60.000000 30.750000 26.600000 32.500000 43.000000 32.500000 64.000000 43.000000 
dram[6]: 43.000000 64.000000 33.250000 64.000000 43.333332 32.500000 45.500000 30.000000 31.000000 60.000000 32.500000 43.000000 26.200001 32.500000 64.000000 32.750000 
dram[7]: 33.250000 32.500000 32.500000 43.000000 43.333332 32.750000 48.500000 18.200001 60.000000 41.000000 22.166666 33.750000 22.000000 43.333332 43.000000 44.000000 
dram[8]: 43.000000 43.000000 43.000000 43.000000 43.000000 43.000000 48.500000 29.666666 56.000000 40.333332 43.000000 19.142857 43.333332 64.000000 44.000000 64.000000 
dram[9]: 64.000000 64.000000 43.666668 43.000000 64.000000 43.000000 48.500000 22.500000 28.500000 24.799999 43.000000 43.000000 33.000000 26.400000 19.428572 26.400000 
dram[10]: 64.000000 43.000000 43.000000 43.000000 32.750000 43.000000 48.500000 45.000000 56.000000 40.333332 64.000000 43.000000 43.333332 64.000000 43.333332 43.000000 
dram[11]: 64.000000 32.750000 43.666668 43.333332 64.000000 64.000000 11.444445 44.000000 38.333332 17.857143 43.666668 26.200001 43.333332 43.000000 43.666668 43.666668 
dram[12]: 43.000000 64.000000 43.333332 43.000000 64.000000 64.000000 48.500000 30.000000 23.200001 40.333332 15.000000 43.666668 43.333332 43.000000 32.750000 26.200001 
dram[13]: 43.000000 43.000000 26.200001 64.000000 64.000000 64.000000 48.000000 18.600000 38.333332 40.333332 43.000000 22.166666 43.000000 64.000000 26.400000 64.000000 
dram[14]: 32.500000 64.000000 43.000000 26.400000 43.000000 64.000000 48.000000 44.500000 37.666668 40.666668 43.000000 43.333332 64.000000 43.333332 32.750000 43.666668 
dram[15]: 43.000000 64.000000 43.000000 43.333332 64.000000 64.000000 48.500000 22.500000 56.000000 30.750000 44.666668 33.250000 43.333332 43.000000 43.333332 64.000000 
dram[16]: 43.000000 43.333332 64.000000 43.000000 64.000000 43.333332 44.000000 18.400000 40.333332 60.000000 43.000000 43.000000 43.666668 43.333332 32.750000 32.500000 
dram[17]: 43.333332 43.000000 43.333332 43.333332 64.000000 64.000000 22.500000 45.000000 60.000000 30.750000 64.000000 26.600000 32.750000 64.000000 43.000000 32.500000 
dram[18]: 64.000000 43.000000 43.333332 43.333332 64.000000 64.000000 18.200001 29.666666 31.500000 60.000000 43.000000 43.000000 64.000000 26.400000 26.600000 26.200001 
dram[19]: 64.000000 32.500000 64.000000 22.000000 64.000000 64.000000 30.000000 29.666666 40.333332 60.000000 43.666668 26.200001 32.750000 32.500000 43.333332 64.000000 
dram[20]: 64.000000 43.333332 64.000000 43.000000 64.000000 64.000000 15.500000 44.500000 21.000000 40.666668 64.000000 43.000000 64.000000 44.000000 32.750000 43.333332 
dram[21]: 43.000000 43.000000 43.000000 43.333332 32.500000 64.000000 29.666666 44.000000 40.333332 40.666668 43.333332 43.666668 43.333332 44.000000 43.000000 43.000000 
dram[22]: 43.000000 19.142857 64.000000 64.000000 64.000000 64.000000 29.666666 44.000000 40.666668 40.333332 43.333332 43.000000 64.000000 43.333332 43.666668 26.200001 
dram[23]: 43.000000 64.000000 22.166666 43.000000 64.000000 32.500000 45.000000 29.666666 40.666668 41.000000 32.750000 43.333332 43.000000 43.666668 43.000000 43.333332 
dram[24]: 43.333332 43.000000 32.500000 43.000000 64.000000 64.000000 15.333333 44.500000 24.799999 31.000000 43.000000 32.500000 43.000000 64.000000 43.333332 43.333332 
dram[25]: 64.000000 43.000000 43.000000 43.333332 26.200001 64.000000 44.500000 44.500000 40.666668 30.750000 64.000000 43.000000 64.000000 43.000000 43.000000 32.750000 
dram[26]: 32.500000 26.200001 43.333332 43.333332 64.000000 64.000000 44.500000 44.500000 60.000000 60.000000 64.000000 26.400000 43.333332 32.500000 22.000000 43.333332 
dram[27]: 64.000000 64.000000 43.000000 43.333332 64.000000 43.000000 44.000000 44.500000 40.333332 60.000000 32.750000 43.000000 44.000000 43.666668 43.000000 33.000000 
dram[28]: 64.000000 43.333332 43.000000 43.333332 26.200001 64.000000 44.500000 29.666666 30.500000 41.000000 64.000000 32.500000 32.500000 32.750000 26.400000 43.000000 
dram[29]: 26.200001 64.000000 33.000000 44.000000 64.000000 64.000000 30.333334 44.000000 30.500000 30.750000 32.750000 43.000000 64.000000 64.000000 32.500000 64.000000 
dram[30]: 32.500000 43.333332 33.000000 32.500000 64.000000 64.000000 45.000000 44.000000 30.750000 24.799999 43.333332 33.000000 43.333332 64.000000 32.500000 32.750000 
dram[31]: 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 44.000000 45.000000 40.333332 31.250000 32.500000 33.000000 43.000000 43.000000 33.250000 32.500000 
average row locality = 63366/1598 = 39.653316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       129       132       132       128       128        98        88       124       121       128       133       130       129       131       128 
dram[1]:       128       129       128       129       128       124       101        92       122       123       131       129       131       129       132       128 
dram[2]:       128       129       128       129       128       128        97        89       124       122       132       130       130       130       130       128 
dram[3]:       128       128       132       129       128       129        99        91       121       123       132       133       131       130       132       129 
dram[4]:       129       130       128       130       128       130        91        90       124       122       129       129       132       128       129       130 
dram[5]:       128       130       131       130       129       129        85        94       120       123       133       130       129       130       128       129 
dram[6]:       129       128       133       128       130       130        91        90       124       120       130       129       131       130       128       131 
dram[7]:       133       130       130       129       130       131        97        91       120       123       133       135       132       130       129       132 
dram[8]:       129       129       129       129       129       129        97        89       112       121       129       134       130       128       132       128 
dram[9]:       128       128       131       129       128       129        97        90       114       124       129       129       132       132       136       132 
dram[10]:       128       129       129       129       131       129        97        90       112       121       128       129       130       128       130       129 
dram[11]:       128       131       131       130       128       128       103        88       115       125       131       131       130       129       131       131 
dram[12]:       129       128       130       129       128       128        97        90       116       121       135       131       130       129       131       131 
dram[13]:       129       129       131       128       128       128        96        93       115       121       129       133       129       128       132       128 
dram[14]:       130       128       129       132       129       128        96        89       113       122       129       130       128       130       131       131 
dram[15]:       129       128       129       130       128       128        97        90       112       123       134       133       130       129       130       128 
dram[16]:       129       130       128       129       128       130        88        92       121       120       129       129       131       130       131       130 
dram[17]:       130       129       130       130       128       128        90        90       120       123       128       133       131       128       129       130 
dram[18]:       128       129       130       130       128       128        91        89       126       120       129       129       128       132       133       131 
dram[19]:       128       130       128       132       128       128        90        89       121       120       131       131       131       130       130       128 
dram[20]:       128       130       128       129       128       128        93        89       126       122       128       129       128       132       131       130 
dram[21]:       129       129       129       130       130       128        89        88       121       122       130       131       130       132       129       129 
dram[22]:       129       134       128       128       128       128        89        88       122       121       130       129       128       130       131       131 
dram[23]:       129       128       133       129       128       130        90        89       122       123       131       130       129       131       129       130 
dram[24]:       130       129       130       129       128       128        92        89       124       124       129       130       129       128       130       130 
dram[25]:       128       129       129       130       131       128        89        89       122       123       128       129       128       129       129       131 
dram[26]:       130       131       130       130       128       128        89        89       120       120       128       132       130       130       132       130 
dram[27]:       128       128       129       130       128       129        88        89       121       120       131       129       132       131       129       132 
dram[28]:       128       130       129       130       131       128        89        89       122       123       128       130       130       131       132       129 
dram[29]:       131       128       132       132       128       128        91        88       122       123       131       129       128       128       130       128 
dram[30]:       130       130       132       130       128       128        90        88       123       124       130       132       130       128       130       131 
dram[31]:       129       129       129       129       128       128        88        90       121       125       130       132       129       129       133       130 
total dram reads = 63366
bank skew: 136/85 = 1.60
chip skew: 2005/1969 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1022      1037      1041      1024      1060      1081      1029      1032      1020      1036      1026       981      1029      1035      1027      1036
dram[1]:       1070      1073      1046      1038      1069      1129      1031      1058      1113      1134      1115      1107      1026      1043      1055      1073
dram[2]:       1098      1097      1128      1123      1072      1052      1022      1008      1065      1083      1126      1110      1046      1044      1088      1071
dram[3]:       1100      1110      1122      1149      1146      1131      1093      1106      1100      1115      1121      1101      1071      1084      1117      1102
dram[4]:       1062      1059      1091      1083      1038      1036      1035      1011      1060      1053      1095      1093      1031      1054      1051      1037
dram[5]:        988       968      1225      1003      1000       997      1066       976      1027      1015       975       994       986       986      1008       988
dram[6]:        994       993       987       995      1007      1024      1079      1024       980      1013      1035      1025      1007      1009      1014       983
dram[7]:        968       973       970       986       996       999       990       968      1043      1044      1042      1023      1003      1042      1009      1006
dram[8]:       1035      1068      1031      1013       989      1004      1040       984      1042      1024      1051      1009      1000      1013      1045      1037
dram[9]:       1029      1054      1018      1038      1065      1075      1097      1093      1034      1058      1040      1057      1026      1006      1038      1055
dram[10]:       1024      1044      1065      1065      1045      1069      1076      1033      1025      1025      1062      1066      1027      1052      1065      1059
dram[11]:       1034      1026      1029      1014      1049      1045      1008      1059      1004      1021      1038      1018       993       996      1037      1024
dram[12]:       1045      1057      1047      1049      1053      1044      1060      1024      1066      1072      1128      1150      1062      1066      1076      1053
dram[13]:        980       987       966       966       977       985       985       954      1048      1051      1066      1025       993       995      1033      1042
dram[14]:       1050      1059      1044      1024      1059      1102      1111      1066      1024       997      1051      1043      1027      1009      1065      1041
dram[15]:       1059      1038      1049      1035      1075      1064      1079      1054      1054      1065      1036      1012       991       980      1056      1061
dram[16]:       1025      1015      1011      1003       998       992      1025       986      1065      1100      1124      1106      1033      1063      1040      1034
dram[17]:       1041      1056      1036      1020      1013      1003       947       939      1061      1061      1019      1004       995      1019      1069      1072
dram[18]:       1083      1094      1063      1069      1056      1069      1067      1067      1051      1076      1135      1144      1063      1056      1097      1091
dram[19]:       1106      1107      1114      1078      1109      1100      1070      1066      1093      1108      1042      1048      1047      1064      1097      1102
dram[20]:       1025      1025      1035      1045      1023      1018      1012      1017      1039      1056      1113      1092      1069      1039      1061      1070
dram[21]:       1010      1005      1008      1020      1024      1020      1004      1008      1033      1032      1034      1026      1004       999      1036      1018
dram[22]:       1095      1071      1084      1076      1073      1043      1041      1053      1098      1092      1167      1157      1108      1098      1133      1112
dram[23]:       1104      1083      1060      1077      1084      1074      1101      1126      1045      1049      1067      1069      1100      1080      1134      1134
dram[24]:       1046      1062      1043      1048      1045      1036      1015      1011      1017      1047      1001       986      1018      1018      1052      1038
dram[25]:        952       966       938       943       974       993       955       976      1048      1060       982      1000      1003      1001       992       991
dram[26]:       1064      1056      1097      1082      1085      1085      1096      1037      1091      1086      1074      1044      1018      1035      1044      1043
dram[27]:       1106      1105      1116      1110      1118      1114      1103      1113      1129      1172      1111      1116      1067      1088      1103      1072
dram[28]:       1032      1018      1027      1028       987      1005      1007       999      1055      1056      1081      1043      1071      1058      1071      1054
dram[29]:       1068      1073      1053      1068      1086      1071      1056      1090      1087      1115      1095      1090      1111      1124      1116      1109
dram[30]:       1030      1011      1040      1058      1061      1062      1073      1065      1037      1020      1059      1027      1032      1052      1036      1025
dram[31]:       1054      1057      1083      1081      1069      1058      1079      1067      1073      1064      1105      1120      1104      1093      1057      1075
maximum mf latency per bank:
dram[0]:        479       507       473       470       472       490       476       475       479       507       419       429       444       503       481       464
dram[1]:        468       490       474       483       462       472       465       476       517       524       491       495       470       499       489       477
dram[2]:        471       493       475       474       479       463       466       470       483       557       491       489       472       513       503       490
dram[3]:        471       519       472       472       460       497       468       474       530       539       500       496       495       511       489       469
dram[4]:        505       483       470       471       452       461       474       466       481       536       492       480       455       499       509       482
dram[5]:        486       484       483       457       460       458       468       452       449       457       416       436       481       491       484       459
dram[6]:        406       404       434       419       440       461       460       461       439       488       463       460       448       469       456       473
dram[7]:        489       467       458       463       446       506       442       456       477       486       472       463       483       474       474       484
dram[8]:        440       471       446       442       471       496       473       473       451       482       472       469       463       486       462       464
dram[9]:        463       486       448       482       492       474       471       478       467       499       498       472       441       465       480       491
dram[10]:        459       480       484       486       500       472       465       449       461       491       484       484       466       454       488       503
dram[11]:        479       477       461       489       463       473       474       468       467       482       491       472       469       436       421       451
dram[12]:        490       491       483       492       472       464       455       458       501       474       493       478       481       486       482       475
dram[13]:        462       489       456       480       459       459       454       468       466       487       466       501       435       487       466       472
dram[14]:        465       440       478       480       474       486       478       460       493       478       493       480       478       469       472       472
dram[15]:        454       477       470       453       445       492       460       475       485       487       492       475       412       421       473       480
dram[16]:        481       515       469       469       443       474       455       458       484       507       484       473       454       496       497       469
dram[17]:        472       507       470       473       487       483       475       469       498       501       500       504       455       502       479       480
dram[18]:        482       490       488       482       458       495       481       468       486       478       491       497       478       499       481       525
dram[19]:        497       511       469       463       489       488       475       473       493       510       501       511       484       513       489       485
dram[20]:        491       510       493       479       472       510       457       450       487       527       502       502       475       499       484       486
dram[21]:        419       448       451       483       490       474       453       460       439       458       451       450       437       450       458       442
dram[22]:        486       487       483       471       476       459       474       456       487       504       502       508       471       505       485       517
dram[23]:        495       502       463       469       498       478       458       466       466       477       492       494       464       473       477       483
dram[24]:        441       444       448       467       426       441       441       445       471       539       448       436       429       428       463       433
dram[25]:        482       459       445       437       423       448       394       430       494       486       458       459       481       520       464       481
dram[26]:        473       486       465       491       486       486       469       468       474       550       480       455       446       457       462       499
dram[27]:        448       453       471       483       490       487       494       483       521       500       501       490       495       461       477       467
dram[28]:        492       486       455       470       468       464       446       440       474       525       445       449       479       467       441       464
dram[29]:        481       459       464       475       484       467       474       471       497       502       504       490       494       511       470       495
dram[30]:        491       477       461       486       485       464       486       470       471       505       509       500       472       471       487       478
dram[31]:        476       463       471       493       503       479       479       479       493       508       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=50999 n_act=52 n_pre=36 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03748
n_activity=4029 dram_eff=0.4934
bk0: 129a 52905i bk1: 129a 52881i bk2: 132a 52873i bk3: 132a 52887i bk4: 128a 52915i bk5: 128a 52890i bk6: 98a 52908i bk7: 88a 52947i bk8: 124a 52850i bk9: 121a 52876i bk10: 128a 52927i bk11: 133a 52867i bk12: 130a 52863i bk13: 129a 52873i bk14: 131a 52870i bk15: 128a 52917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973843
Row_Buffer_Locality_read = 0.973843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502007
Bank_Level_Parallism_Col = 1.465959
Bank_Level_Parallism_Ready = 1.110664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462665 

BW Util details:
bwutil = 0.037476 
total_CMD = 53047 
util_bw = 1988 
Wasted_Col = 769 
Wasted_Row = 233 
Idle = 50057 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 50999 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1988 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.037476 
Either_Row_CoL_Bus_Util = 0.038607 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.013672 
queue_avg = 0.131619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.131619
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=50998 n_act=49 n_pre=33 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0374
n_activity=3836 dram_eff=0.5172
bk0: 128a 52920i bk1: 129a 52876i bk2: 128a 52930i bk3: 129a 52883i bk4: 128a 52915i bk5: 124a 52889i bk6: 101a 52842i bk7: 92a 52892i bk8: 122a 52884i bk9: 123a 52894i bk10: 131a 52881i bk11: 129a 52880i bk12: 131a 52887i bk13: 129a 52870i bk14: 132a 52904i bk15: 128a 52906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975302
Row_Buffer_Locality_read = 0.975302
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514527
Bank_Level_Parallism_Col = 1.495174
Bank_Level_Parallism_Ready = 1.097278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491462 

BW Util details:
bwutil = 0.037401 
total_CMD = 53047 
util_bw = 1984 
Wasted_Col = 733 
Wasted_Row = 243 
Idle = 50087 

BW Util Bottlenecks: 
RCDc_limit = 430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 50998 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1984 
Row_Bus_Util =  0.001546 
CoL_Bus_Util = 0.037401 
Either_Row_CoL_Bus_Util = 0.038626 
Issued_on_Two_Bus_Simul_Util = 0.000320 
issued_two_Eff = 0.008297 
queue_avg = 0.204045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.204045
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51011 n_act=46 n_pre=30 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03736
n_activity=3825 dram_eff=0.5182
bk0: 128a 52917i bk1: 129a 52870i bk2: 128a 52932i bk3: 129a 52896i bk4: 128a 52916i bk5: 128a 52898i bk6: 97a 52952i bk7: 89a 52961i bk8: 124a 52853i bk9: 122a 52883i bk10: 132a 52855i bk11: 130a 52862i bk12: 130a 52895i bk13: 130a 52871i bk14: 130a 52924i bk15: 128a 52930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976791
Row_Buffer_Locality_read = 0.976791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498612
Bank_Level_Parallism_Col = 1.468293
Bank_Level_Parallism_Ready = 1.089808
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468293 

BW Util details:
bwutil = 0.037363 
total_CMD = 53047 
util_bw = 1982 
Wasted_Col = 707 
Wasted_Row = 193 
Idle = 50165 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51011 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1982 
Row_Bus_Util =  0.001433 
CoL_Bus_Util = 0.037363 
Either_Row_CoL_Bus_Util = 0.038381 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.010806 
queue_avg = 0.132298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.132298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=50992 n_act=49 n_pre=33 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03761
n_activity=4043 dram_eff=0.4934
bk0: 128a 52925i bk1: 128a 52900i bk2: 132a 52881i bk3: 129a 52884i bk4: 128a 52920i bk5: 129a 52865i bk6: 99a 52887i bk7: 91a 52931i bk8: 121a 52912i bk9: 123a 52891i bk10: 132a 52881i bk11: 133a 52889i bk12: 131a 52839i bk13: 130a 52870i bk14: 132a 52905i bk15: 129a 52886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975439
Row_Buffer_Locality_read = 0.975439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480833
Bank_Level_Parallism_Col = 1.465455
Bank_Level_Parallism_Ready = 1.087719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.465455 

BW Util details:
bwutil = 0.037608 
total_CMD = 53047 
util_bw = 1995 
Wasted_Col = 782 
Wasted_Row = 249 
Idle = 50021 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 50992 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1995 
Row_Bus_Util =  0.001546 
CoL_Bus_Util = 0.037608 
Either_Row_CoL_Bus_Util = 0.038739 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.010706 
queue_avg = 0.199615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.199615
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51011 n_act=51 n_pre=35 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03731
n_activity=3945 dram_eff=0.5016
bk0: 129a 52911i bk1: 130a 52862i bk2: 128a 52928i bk3: 130a 52892i bk4: 128a 52922i bk5: 130a 52875i bk6: 91a 52883i bk7: 90a 52902i bk8: 124a 52866i bk9: 122a 52884i bk10: 129a 52907i bk11: 129a 52890i bk12: 132a 52893i bk13: 128a 52899i bk14: 129a 52909i bk15: 130a 52878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974229
Row_Buffer_Locality_read = 0.974229
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478145
Bank_Level_Parallism_Col = 1.442055
Bank_Level_Parallism_Ready = 1.095503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442055 

BW Util details:
bwutil = 0.037307 
total_CMD = 53047 
util_bw = 1979 
Wasted_Col = 789 
Wasted_Row = 229 
Idle = 50050 

BW Util Bottlenecks: 
RCDc_limit = 422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51011 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1979 
Row_Bus_Util =  0.001621 
CoL_Bus_Util = 0.037307 
Either_Row_CoL_Bus_Util = 0.038381 
Issued_on_Two_Bus_Simul_Util = 0.000547 
issued_two_Eff = 0.014244 
queue_avg = 0.129583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129583
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51000 n_act=54 n_pre=38 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03729
n_activity=4126 dram_eff=0.4794
bk0: 128a 52932i bk1: 130a 52848i bk2: 131a 52876i bk3: 130a 52886i bk4: 129a 52902i bk5: 129a 52870i bk6: 85a 52906i bk7: 94a 52891i bk8: 120a 52939i bk9: 123a 52861i bk10: 133a 52853i bk11: 130a 52861i bk12: 129a 52897i bk13: 130a 52861i bk14: 128a 52927i bk15: 129a 52873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972700
Row_Buffer_Locality_read = 0.972700
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465356
Bank_Level_Parallism_Col = 1.453333
Bank_Level_Parallism_Ready = 1.095551
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453333 

BW Util details:
bwutil = 0.037288 
total_CMD = 53047 
util_bw = 1978 
Wasted_Col = 825 
Wasted_Row = 300 
Idle = 49944 

BW Util Bottlenecks: 
RCDc_limit = 478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51000 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1978 
Row_Bus_Util =  0.001734 
CoL_Bus_Util = 0.037288 
Either_Row_CoL_Bus_Util = 0.038588 
Issued_on_Two_Bus_Simul_Util = 0.000434 
issued_two_Eff = 0.011236 
queue_avg = 0.186740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.18674
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51006 n_act=51 n_pre=35 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03736
n_activity=4089 dram_eff=0.4847
bk0: 129a 52899i bk1: 128a 52902i bk2: 133a 52896i bk3: 128a 52917i bk4: 130a 52901i bk5: 130a 52853i bk6: 91a 52942i bk7: 90a 52919i bk8: 124a 52890i bk9: 120a 52916i bk10: 130a 52889i bk11: 129a 52886i bk12: 131a 52852i bk13: 130a 52872i bk14: 128a 52931i bk15: 131a 52855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974268
Row_Buffer_Locality_read = 0.974268
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460622
Bank_Level_Parallism_Col = 1.436589
Bank_Level_Parallism_Ready = 1.103431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436589 

BW Util details:
bwutil = 0.037363 
total_CMD = 53047 
util_bw = 1982 
Wasted_Col = 790 
Wasted_Row = 250 
Idle = 50025 

BW Util Bottlenecks: 
RCDc_limit = 432 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51006 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1982 
Row_Bus_Util =  0.001621 
CoL_Bus_Util = 0.037363 
Either_Row_CoL_Bus_Util = 0.038475 
Issued_on_Two_Bus_Simul_Util = 0.000509 
issued_two_Eff = 0.013229 
queue_avg = 0.113899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.113899
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=50959 n_act=59 n_pre=43 n_ref_event=0 n_req=2005 n_rd=2005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0378
n_activity=4459 dram_eff=0.4497
bk0: 133a 52869i bk1: 130a 52864i bk2: 130a 52877i bk3: 129a 52883i bk4: 130a 52896i bk5: 131a 52855i bk6: 97a 52943i bk7: 91a 52872i bk8: 120a 52942i bk9: 123a 52895i bk10: 133a 52840i bk11: 135a 52860i bk12: 132a 52816i bk13: 130a 52882i bk14: 129a 52903i bk15: 132a 52879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970574
Row_Buffer_Locality_read = 0.970574
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438979
Bank_Level_Parallism_Col = 1.436625
Bank_Level_Parallism_Ready = 1.085786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436275 

BW Util details:
bwutil = 0.037797 
total_CMD = 53047 
util_bw = 2005 
Wasted_Col = 885 
Wasted_Row = 363 
Idle = 49794 

BW Util Bottlenecks: 
RCDc_limit = 544 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 50959 
Read = 2005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 2005 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 2005 
Row_Bus_Util =  0.001923 
CoL_Bus_Util = 0.037797 
Either_Row_CoL_Bus_Util = 0.039361 
Issued_on_Two_Bus_Simul_Util = 0.000358 
issued_two_Eff = 0.009100 
queue_avg = 0.187871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.187871
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51024 n_act=48 n_pre=32 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03721
n_activity=3929 dram_eff=0.5024
bk0: 129a 52902i bk1: 129a 52874i bk2: 129a 52913i bk3: 129a 52885i bk4: 129a 52901i bk5: 129a 52866i bk6: 97a 52949i bk7: 89a 52916i bk8: 112a 52935i bk9: 121a 52883i bk10: 129a 52913i bk11: 134a 52792i bk12: 130a 52891i bk13: 128a 52894i bk14: 132a 52913i bk15: 128a 52902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975684
Row_Buffer_Locality_read = 0.975684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493039
Bank_Level_Parallism_Col = 1.461624
Bank_Level_Parallism_Ready = 1.109422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461624 

BW Util details:
bwutil = 0.037212 
total_CMD = 53047 
util_bw = 1974 
Wasted_Col = 758 
Wasted_Row = 213 
Idle = 50102 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51024 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1974 
Row_Bus_Util =  0.001508 
CoL_Bus_Util = 0.037212 
Either_Row_CoL_Bus_Util = 0.038136 
Issued_on_Two_Bus_Simul_Util = 0.000584 
issued_two_Eff = 0.015324 
queue_avg = 0.135389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.135389
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=50980 n_act=57 n_pre=41 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03748
n_activity=4383 dram_eff=0.4536
bk0: 128a 52927i bk1: 128a 52894i bk2: 131a 52905i bk3: 129a 52898i bk4: 128a 52926i bk5: 129a 52883i bk6: 97a 52938i bk7: 90a 52886i bk8: 114a 52895i bk9: 124a 52837i bk10: 129a 52911i bk11: 129a 52880i bk12: 132a 52865i bk13: 132a 52836i bk14: 136a 52803i bk15: 132a 52832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971328
Row_Buffer_Locality_read = 0.971328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446356
Bank_Level_Parallism_Col = 1.448435
Bank_Level_Parallism_Ready = 1.090040
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448435 

BW Util details:
bwutil = 0.037476 
total_CMD = 53047 
util_bw = 1988 
Wasted_Col = 860 
Wasted_Row = 349 
Idle = 49850 

BW Util Bottlenecks: 
RCDc_limit = 512 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 50980 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1988 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.037476 
Either_Row_CoL_Bus_Util = 0.038965 
Issued_on_Two_Bus_Simul_Util = 0.000358 
issued_two_Eff = 0.009192 
queue_avg = 0.193489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.193489
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51033 n_act=43 n_pre=27 n_ref_event=0 n_req=1969 n_rd=1969 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03712
n_activity=3643 dram_eff=0.5405
bk0: 128a 52924i bk1: 129a 52879i bk2: 129a 52916i bk3: 129a 52879i bk4: 131a 52866i bk5: 129a 52875i bk6: 97a 52946i bk7: 90a 52948i bk8: 112a 52938i bk9: 121a 52886i bk10: 128a 52937i bk11: 129a 52893i bk12: 130a 52900i bk13: 128a 52896i bk14: 130a 52919i bk15: 129a 52896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978162
Row_Buffer_Locality_read = 0.978162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497518
Bank_Level_Parallism_Col = 1.462443
Bank_Level_Parallism_Ready = 1.106653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462443 

BW Util details:
bwutil = 0.037118 
total_CMD = 53047 
util_bw = 1969 
Wasted_Col = 685 
Wasted_Row = 166 
Idle = 50227 

BW Util Bottlenecks: 
RCDc_limit = 347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51033 
Read = 1969 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 27 
n_ref = 0 
n_req = 1969 
total_req = 1969 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 1969 
Row_Bus_Util =  0.001320 
CoL_Bus_Util = 0.037118 
Either_Row_CoL_Bus_Util = 0.037966 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.012413 
queue_avg = 0.129055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.129055
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=50973 n_act=57 n_pre=41 n_ref_event=0 n_req=1990 n_rd=1990 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03751
n_activity=4184 dram_eff=0.4756
bk0: 128a 52916i bk1: 131a 52851i bk2: 131a 52915i bk3: 130a 52883i bk4: 128a 52922i bk5: 128a 52887i bk6: 103a 52761i bk7: 88a 52934i bk8: 115a 52906i bk9: 125a 52787i bk10: 131a 52901i bk11: 131a 52848i bk12: 130a 52894i bk13: 129a 52877i bk14: 131a 52897i bk15: 131a 52895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971357
Row_Buffer_Locality_read = 0.971357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462406
Bank_Level_Parallism_Col = 1.459893
Bank_Level_Parallism_Ready = 1.105528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459893 

BW Util details:
bwutil = 0.037514 
total_CMD = 53047 
util_bw = 1990 
Wasted_Col = 850 
Wasted_Row = 352 
Idle = 49855 

BW Util Bottlenecks: 
RCDc_limit = 526 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 50973 
Read = 1990 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1990 
total_req = 1990 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1990 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.037514 
Either_Row_CoL_Bus_Util = 0.039097 
Issued_on_Two_Bus_Simul_Util = 0.000264 
issued_two_Eff = 0.006750 
queue_avg = 0.184987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.184987
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51000 n_act=55 n_pre=39 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03738
n_activity=4140 dram_eff=0.479
bk0: 129a 52902i bk1: 128a 52897i bk2: 130a 52906i bk3: 129a 52870i bk4: 128a 52911i bk5: 128a 52897i bk6: 97a 52943i bk7: 90a 52921i bk8: 116a 52860i bk9: 121a 52881i bk10: 135a 52745i bk11: 131a 52894i bk12: 130a 52910i bk13: 129a 52878i bk14: 131a 52886i bk15: 131a 52836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972264
Row_Buffer_Locality_read = 0.972264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499674
Bank_Level_Parallism_Col = 1.472595
Bank_Level_Parallism_Ready = 1.115986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.467514 

BW Util details:
bwutil = 0.037382 
total_CMD = 53047 
util_bw = 1983 
Wasted_Col = 802 
Wasted_Row = 281 
Idle = 49981 

BW Util Bottlenecks: 
RCDc_limit = 467 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51000 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1983 
Row_Bus_Util =  0.001772 
CoL_Bus_Util = 0.037382 
Either_Row_CoL_Bus_Util = 0.038588 
Issued_on_Two_Bus_Simul_Util = 0.000566 
issued_two_Eff = 0.014656 
queue_avg = 0.121553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121553
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=50993 n_act=51 n_pre=35 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03727
n_activity=3946 dram_eff=0.501
bk0: 129a 52890i bk1: 129a 52878i bk2: 131a 52859i bk3: 128a 52895i bk4: 128a 52919i bk5: 128a 52883i bk6: 96a 52943i bk7: 93a 52872i bk8: 115a 52912i bk9: 121a 52884i bk10: 129a 52899i bk11: 133a 52806i bk12: 129a 52898i bk13: 128a 52911i bk14: 132a 52854i bk15: 128a 52902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974203
Row_Buffer_Locality_read = 0.974203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514563
Bank_Level_Parallism_Col = 1.501113
Bank_Level_Parallism_Ready = 1.095094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500742 

BW Util details:
bwutil = 0.037269 
total_CMD = 53047 
util_bw = 1977 
Wasted_Col = 749 
Wasted_Row = 261 
Idle = 50060 

BW Util Bottlenecks: 
RCDc_limit = 457 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 50993 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1977 
Row_Bus_Util =  0.001621 
CoL_Bus_Util = 0.037269 
Either_Row_CoL_Bus_Util = 0.038720 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.004382 
queue_avg = 0.200087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.200087
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51020 n_act=47 n_pre=31 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03723
n_activity=3835 dram_eff=0.515
bk0: 130a 52880i bk1: 128a 52896i bk2: 129a 52904i bk3: 132a 52823i bk4: 129a 52894i bk5: 128a 52900i bk6: 96a 52954i bk7: 89a 52954i bk8: 113a 52922i bk9: 122a 52889i bk10: 129a 52906i bk11: 130a 52892i bk12: 128a 52925i bk13: 130a 52870i bk14: 131a 52881i bk15: 131a 52892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976203
Row_Buffer_Locality_read = 0.976203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495182
Bank_Level_Parallism_Col = 1.459821
Bank_Level_Parallism_Ready = 1.114430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459821 

BW Util details:
bwutil = 0.037231 
total_CMD = 53047 
util_bw = 1975 
Wasted_Col = 733 
Wasted_Row = 198 
Idle = 50141 

BW Util Bottlenecks: 
RCDc_limit = 382 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51020 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1975 
Row_Bus_Util =  0.001470 
CoL_Bus_Util = 0.037231 
Either_Row_CoL_Bus_Util = 0.038211 
Issued_on_Two_Bus_Simul_Util = 0.000490 
issued_two_Eff = 0.012827 
queue_avg = 0.120139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.120139
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51017 n_act=45 n_pre=29 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03729
n_activity=3800 dram_eff=0.5205
bk0: 129a 52901i bk1: 128a 52903i bk2: 129a 52903i bk3: 130a 52880i bk4: 128a 52923i bk5: 128a 52899i bk6: 97a 52947i bk7: 90a 52886i bk8: 112a 52931i bk9: 123a 52867i bk10: 134a 52902i bk11: 133a 52866i bk12: 130a 52904i bk13: 129a 52896i bk14: 130a 52894i bk15: 128a 52901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977250
Row_Buffer_Locality_read = 0.977250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470268
Bank_Level_Parallism_Col = 1.451292
Bank_Level_Parallism_Ready = 1.097068
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451292 

BW Util details:
bwutil = 0.037288 
total_CMD = 53047 
util_bw = 1978 
Wasted_Col = 753 
Wasted_Row = 212 
Idle = 50104 

BW Util Bottlenecks: 
RCDc_limit = 375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51017 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1978 
Row_Bus_Util =  0.001395 
CoL_Bus_Util = 0.037288 
Either_Row_CoL_Bus_Util = 0.038268 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.010837 
queue_avg = 0.186495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.186495
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51020 n_act=48 n_pre=32 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03723
n_activity=3881 dram_eff=0.5089
bk0: 129a 52890i bk1: 130a 52882i bk2: 128a 52915i bk3: 129a 52882i bk4: 128a 52915i bk5: 130a 52876i bk6: 88a 52969i bk7: 92a 52884i bk8: 121a 52903i bk9: 120a 52900i bk10: 129a 52918i bk11: 129a 52889i bk12: 131a 52902i bk13: 130a 52880i bk14: 131a 52893i bk15: 130a 52861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975696
Row_Buffer_Locality_read = 0.975696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508287
Bank_Level_Parallism_Col = 1.475619
Bank_Level_Parallism_Ready = 1.110380
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475619 

BW Util details:
bwutil = 0.037231 
total_CMD = 53047 
util_bw = 1975 
Wasted_Col = 714 
Wasted_Row = 207 
Idle = 50151 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51020 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1975 
Row_Bus_Util =  0.001508 
CoL_Bus_Util = 0.037231 
Either_Row_CoL_Bus_Util = 0.038211 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.013814 
queue_avg = 0.124833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.124833
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51009 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03727
n_activity=3895 dram_eff=0.5076
bk0: 130a 52903i bk1: 129a 52881i bk2: 130a 52916i bk3: 130a 52888i bk4: 128a 52914i bk5: 128a 52898i bk6: 90a 52897i bk7: 90a 52932i bk8: 120a 52927i bk9: 123a 52861i bk10: 128a 52920i bk11: 133a 52831i bk12: 131a 52863i bk13: 128a 52897i bk14: 129a 52909i bk15: 130a 52861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499492
Bank_Level_Parallism_Col = 1.489560
Bank_Level_Parallism_Ready = 1.094588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489560 

BW Util details:
bwutil = 0.037269 
total_CMD = 53047 
util_bw = 1977 
Wasted_Col = 730 
Wasted_Row = 248 
Idle = 50092 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51009 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.001508 
CoL_Bus_Util = 0.037269 
Either_Row_CoL_Bus_Util = 0.038419 
Issued_on_Two_Bus_Simul_Util = 0.000358 
issued_two_Eff = 0.009323 
queue_avg = 0.196712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.196712
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51007 n_act=52 n_pre=36 n_ref_event=0 n_req=1981 n_rd=1981 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03734
n_activity=4045 dram_eff=0.4897
bk0: 128a 52927i bk1: 129a 52872i bk2: 130a 52900i bk3: 130a 52882i bk4: 128a 52932i bk5: 128a 52890i bk6: 91a 52892i bk7: 89a 52937i bk8: 126a 52872i bk9: 120a 52912i bk10: 129a 52919i bk11: 129a 52892i bk12: 128a 52933i bk13: 132a 52807i bk14: 133a 52869i bk15: 131a 52852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973751
Row_Buffer_Locality_read = 0.973751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.482655
Bank_Level_Parallism_Col = 1.447552
Bank_Level_Parallism_Ready = 1.107017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446448 

BW Util details:
bwutil = 0.037344 
total_CMD = 53047 
util_bw = 1981 
Wasted_Col = 760 
Wasted_Row = 257 
Idle = 50049 

BW Util Bottlenecks: 
RCDc_limit = 434 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51007 
Read = 1981 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1981 
total_req = 1981 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1981 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.037344 
Either_Row_CoL_Bus_Util = 0.038456 
Issued_on_Two_Bus_Simul_Util = 0.000547 
issued_two_Eff = 0.014216 
queue_avg = 0.131431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.131431
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51001 n_act=50 n_pre=34 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03723
n_activity=3897 dram_eff=0.5068
bk0: 128a 52919i bk1: 130a 52857i bk2: 128a 52930i bk3: 132a 52814i bk4: 128a 52911i bk5: 128a 52895i bk6: 90a 52924i bk7: 89a 52907i bk8: 121a 52899i bk9: 120a 52912i bk10: 131a 52908i bk11: 131a 52842i bk12: 131a 52861i bk13: 130a 52847i bk14: 130a 52901i bk15: 128a 52906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503010
Bank_Level_Parallism_Col = 1.498513
Bank_Level_Parallism_Ready = 1.094177
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498513 

BW Util details:
bwutil = 0.037231 
total_CMD = 53047 
util_bw = 1975 
Wasted_Col = 744 
Wasted_Row = 271 
Idle = 50057 

BW Util Bottlenecks: 
RCDc_limit = 455 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51001 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1975 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.037231 
Either_Row_CoL_Bus_Util = 0.038570 
Issued_on_Two_Bus_Simul_Util = 0.000245 
issued_two_Eff = 0.006354 
queue_avg = 0.182216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.182216
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51018 n_act=48 n_pre=32 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03731
n_activity=3974 dram_eff=0.498
bk0: 128a 52938i bk1: 130a 52876i bk2: 128a 52924i bk3: 129a 52884i bk4: 128a 52923i bk5: 128a 52901i bk6: 93a 52868i bk7: 89a 52954i bk8: 126a 52846i bk9: 122a 52895i bk10: 128a 52940i bk11: 129a 52902i bk12: 128a 52927i bk13: 132a 52876i bk14: 131a 52876i bk15: 130a 52899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975745
Row_Buffer_Locality_read = 0.975745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473288
Bank_Level_Parallism_Col = 1.439360
Bank_Level_Parallism_Ready = 1.101061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439360 

BW Util details:
bwutil = 0.037307 
total_CMD = 53047 
util_bw = 1979 
Wasted_Col = 730 
Wasted_Row = 211 
Idle = 50127 

BW Util Bottlenecks: 
RCDc_limit = 408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51018 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1979 
Row_Bus_Util =  0.001508 
CoL_Bus_Util = 0.037307 
Either_Row_CoL_Bus_Util = 0.038249 
Issued_on_Two_Bus_Simul_Util = 0.000566 
issued_two_Eff = 0.014786 
queue_avg = 0.122948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.122948
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51013 n_act=47 n_pre=31 n_ref_event=0 n_req=1976 n_rd=1976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03725
n_activity=3789 dram_eff=0.5215
bk0: 129a 52896i bk1: 129a 52882i bk2: 129a 52903i bk3: 130a 52882i bk4: 130a 52852i bk5: 128a 52904i bk6: 89a 52919i bk7: 88a 52921i bk8: 121a 52914i bk9: 122a 52896i bk10: 130a 52899i bk11: 131a 52887i bk12: 130a 52887i bk13: 132a 52875i bk14: 129a 52897i bk15: 129a 52884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976215
Row_Buffer_Locality_read = 0.976215
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514012
Bank_Level_Parallism_Col = 1.507547
Bank_Level_Parallism_Ready = 1.105769
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507170 

BW Util details:
bwutil = 0.037250 
total_CMD = 53047 
util_bw = 1976 
Wasted_Col = 697 
Wasted_Row = 253 
Idle = 50121 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51013 
Read = 1976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1976 
total_req = 1976 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1976 
Row_Bus_Util =  0.001470 
CoL_Bus_Util = 0.037250 
Either_Row_CoL_Bus_Util = 0.038343 
Issued_on_Two_Bus_Simul_Util = 0.000377 
issued_two_Eff = 0.009833 
queue_avg = 0.186344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.186344
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51022 n_act=48 n_pre=32 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03721
n_activity=3857 dram_eff=0.5118
bk0: 129a 52914i bk1: 134a 52796i bk2: 128a 52931i bk3: 128a 52914i bk4: 128a 52923i bk5: 128a 52902i bk6: 89a 52938i bk7: 88a 52957i bk8: 122a 52916i bk9: 121a 52885i bk10: 130a 52914i bk11: 129a 52889i bk12: 128a 52930i bk13: 130a 52859i bk14: 131a 52918i bk15: 131a 52841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975684
Row_Buffer_Locality_read = 0.975684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.452365
Bank_Level_Parallism_Col = 1.415903
Bank_Level_Parallism_Ready = 1.100811
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415903 

BW Util details:
bwutil = 0.037212 
total_CMD = 53047 
util_bw = 1974 
Wasted_Col = 779 
Wasted_Row = 207 
Idle = 50087 

BW Util Bottlenecks: 
RCDc_limit = 410 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51022 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1974 
Row_Bus_Util =  0.001508 
CoL_Bus_Util = 0.037212 
Either_Row_CoL_Bus_Util = 0.038174 
Issued_on_Two_Bus_Simul_Util = 0.000547 
issued_two_Eff = 0.014321 
queue_avg = 0.126737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.126737
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=50998 n_act=50 n_pre=34 n_ref_event=0 n_req=1981 n_rd=1981 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03734
n_activity=4049 dram_eff=0.4893
bk0: 129a 52911i bk1: 128a 52914i bk2: 133a 52837i bk3: 129a 52884i bk4: 128a 52918i bk5: 130a 52849i bk6: 90a 52942i bk7: 89a 52912i bk8: 122a 52911i bk9: 123a 52875i bk10: 131a 52887i bk11: 130a 52893i bk12: 129a 52894i bk13: 131a 52864i bk14: 129a 52913i bk15: 130a 52873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974760
Row_Buffer_Locality_read = 0.974760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475008
Bank_Level_Parallism_Col = 1.471260
Bank_Level_Parallism_Ready = 1.107017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.471260 

BW Util details:
bwutil = 0.037344 
total_CMD = 53047 
util_bw = 1981 
Wasted_Col = 762 
Wasted_Row = 278 
Idle = 50026 

BW Util Bottlenecks: 
RCDc_limit = 438 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 50998 
Read = 1981 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1981 
total_req = 1981 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1981 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.037344 
Either_Row_CoL_Bus_Util = 0.038626 
Issued_on_Two_Bus_Simul_Util = 0.000302 
issued_two_Eff = 0.007809 
queue_avg = 0.177560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.17756
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51008 n_act=52 n_pre=36 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03731
n_activity=4019 dram_eff=0.4924
bk0: 130a 52894i bk1: 129a 52885i bk2: 130a 52889i bk3: 129a 52894i bk4: 128a 52925i bk5: 128a 52885i bk6: 92a 52863i bk7: 89a 52955i bk8: 124a 52857i bk9: 124a 52850i bk10: 129a 52918i bk11: 130a 52860i bk12: 129a 52902i bk13: 128a 52890i bk14: 130a 52911i bk15: 130a 52889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973724
Row_Buffer_Locality_read = 0.973724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498489
Bank_Level_Parallism_Col = 1.465365
Bank_Level_Parallism_Ready = 1.109651
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.465365 

BW Util details:
bwutil = 0.037307 
total_CMD = 53047 
util_bw = 1979 
Wasted_Col = 760 
Wasted_Row = 240 
Idle = 50068 

BW Util Bottlenecks: 
RCDc_limit = 446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51008 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1979 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.037307 
Either_Row_CoL_Bus_Util = 0.038438 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.013732 
queue_avg = 0.141950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.14195
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51015 n_act=46 n_pre=30 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03717
n_activity=3735 dram_eff=0.528
bk0: 128a 52917i bk1: 129a 52867i bk2: 129a 52908i bk3: 130a 52885i bk4: 131a 52848i bk5: 128a 52889i bk6: 89a 52938i bk7: 89a 52934i bk8: 122a 52906i bk9: 123a 52863i bk10: 128a 52931i bk11: 129a 52879i bk12: 128a 52901i bk13: 129a 52871i bk14: 129a 52893i bk15: 131a 52856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976673
Row_Buffer_Locality_read = 0.976673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520905
Bank_Level_Parallism_Col = 1.506547
Bank_Level_Parallism_Ready = 1.098377
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506547 

BW Util details:
bwutil = 0.037175 
total_CMD = 53047 
util_bw = 1972 
Wasted_Col = 724 
Wasted_Row = 222 
Idle = 50129 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51015 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1972 
Row_Bus_Util =  0.001433 
CoL_Bus_Util = 0.037175 
Either_Row_CoL_Bus_Util = 0.038306 
Issued_on_Two_Bus_Simul_Util = 0.000302 
issued_two_Eff = 0.007874 
queue_avg = 0.193093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.193093
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51013 n_act=50 n_pre=34 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03727
n_activity=3908 dram_eff=0.5059
bk0: 130a 52872i bk1: 131a 52821i bk2: 130a 52916i bk3: 130a 52877i bk4: 128a 52931i bk5: 128a 52904i bk6: 89a 52959i bk7: 89a 52947i bk8: 120a 52933i bk9: 120a 52903i bk10: 128a 52945i bk11: 132a 52836i bk12: 130a 52896i bk13: 130a 52846i bk14: 132a 52842i bk15: 130a 52879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974709
Row_Buffer_Locality_read = 0.974709
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473018
Bank_Level_Parallism_Col = 1.437954
Bank_Level_Parallism_Ready = 1.121902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437228 

BW Util details:
bwutil = 0.037269 
total_CMD = 53047 
util_bw = 1977 
Wasted_Col = 806 
Wasted_Row = 219 
Idle = 50045 

BW Util Bottlenecks: 
RCDc_limit = 419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51013 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1977 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.037269 
Either_Row_CoL_Bus_Util = 0.038343 
Issued_on_Two_Bus_Simul_Util = 0.000509 
issued_two_Eff = 0.013274 
queue_avg = 0.133976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.133976
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51021 n_act=44 n_pre=28 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03721
n_activity=3707 dram_eff=0.5325
bk0: 128a 52919i bk1: 128a 52900i bk2: 129a 52909i bk3: 130a 52891i bk4: 128a 52927i bk5: 129a 52883i bk6: 88a 52942i bk7: 89a 52928i bk8: 121a 52911i bk9: 120a 52921i bk10: 131a 52876i bk11: 129a 52885i bk12: 132a 52892i bk13: 131a 52867i bk14: 129a 52891i bk15: 132a 52868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977710
Row_Buffer_Locality_read = 0.977710
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.501217
Bank_Level_Parallism_Col = 1.484883
Bank_Level_Parallism_Ready = 1.084600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484883 

BW Util details:
bwutil = 0.037212 
total_CMD = 53047 
util_bw = 1974 
Wasted_Col = 693 
Wasted_Row = 208 
Idle = 50172 

BW Util Bottlenecks: 
RCDc_limit = 375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51021 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 28 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 1974 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.037212 
Either_Row_CoL_Bus_Util = 0.038193 
Issued_on_Two_Bus_Simul_Util = 0.000377 
issued_two_Eff = 0.009872 
queue_avg = 0.205139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.205139
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51011 n_act=52 n_pre=36 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03731
n_activity=4101 dram_eff=0.4826
bk0: 128a 52921i bk1: 130a 52872i bk2: 129a 52903i bk3: 130a 52876i bk4: 131a 52851i bk5: 128a 52903i bk6: 89a 52960i bk7: 89a 52921i bk8: 122a 52879i bk9: 123a 52872i bk10: 128a 52940i bk11: 130a 52867i bk12: 130a 52889i bk13: 131a 52870i bk14: 132a 52866i bk15: 129a 52888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973724
Row_Buffer_Locality_read = 0.973724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472066
Bank_Level_Parallism_Col = 1.444444
Bank_Level_Parallism_Ready = 1.108641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444444 

BW Util details:
bwutil = 0.037307 
total_CMD = 53047 
util_bw = 1979 
Wasted_Col = 789 
Wasted_Row = 257 
Idle = 50022 

BW Util Bottlenecks: 
RCDc_limit = 447 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51011 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1979 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.037307 
Either_Row_CoL_Bus_Util = 0.038381 
Issued_on_Two_Bus_Simul_Util = 0.000584 
issued_two_Eff = 0.015226 
queue_avg = 0.132769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132769
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51002 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03727
n_activity=3863 dram_eff=0.5118
bk0: 131a 52845i bk1: 128a 52902i bk2: 132a 52876i bk3: 132a 52882i bk4: 128a 52935i bk5: 128a 52900i bk6: 91a 52914i bk7: 88a 52929i bk8: 122a 52885i bk9: 123a 52867i bk10: 131a 52873i bk11: 129a 52875i bk12: 128a 52915i bk13: 128a 52899i bk14: 130a 52877i bk15: 128a 52904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520670
Bank_Level_Parallism_Col = 1.505251
Bank_Level_Parallism_Ready = 1.086495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502626 

BW Util details:
bwutil = 0.037269 
total_CMD = 53047 
util_bw = 1977 
Wasted_Col = 713 
Wasted_Row = 237 
Idle = 50120 

BW Util Bottlenecks: 
RCDc_limit = 423 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 402 
rwq = 0 
CCDLc_limit_alone = 402 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51002 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.001508 
CoL_Bus_Util = 0.037269 
Either_Row_CoL_Bus_Util = 0.038551 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.005868 
queue_avg = 0.193357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.193357
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51006 n_act=52 n_pre=36 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0374
n_activity=4079 dram_eff=0.4864
bk0: 130a 52866i bk1: 130a 52869i bk2: 132a 52884i bk3: 130a 52856i bk4: 128a 52920i bk5: 128a 52898i bk6: 90a 52958i bk7: 88a 52950i bk8: 123a 52883i bk9: 124a 52834i bk10: 130a 52918i bk11: 132a 52862i bk12: 130a 52898i bk13: 128a 52888i bk14: 130a 52888i bk15: 131a 52871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973790
Row_Buffer_Locality_read = 0.973790
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483818
Bank_Level_Parallism_Col = 1.446770
Bank_Level_Parallism_Ready = 1.111895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445327 

BW Util details:
bwutil = 0.037401 
total_CMD = 53047 
util_bw = 1984 
Wasted_Col = 811 
Wasted_Row = 233 
Idle = 50019 

BW Util Bottlenecks: 
RCDc_limit = 450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51006 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1984 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.037401 
Either_Row_CoL_Bus_Util = 0.038475 
Issued_on_Two_Bus_Simul_Util = 0.000584 
issued_two_Eff = 0.015189 
queue_avg = 0.125097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.125097
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53047 n_nop=51004 n_act=49 n_pre=33 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03731
n_activity=3939 dram_eff=0.5024
bk0: 129a 52890i bk1: 129a 52875i bk2: 129a 52907i bk3: 129a 52880i bk4: 128a 52920i bk5: 128a 52903i bk6: 88a 52947i bk7: 90a 52935i bk8: 121a 52911i bk9: 125a 52858i bk10: 130a 52890i bk11: 132a 52842i bk12: 129a 52908i bk13: 129a 52891i bk14: 133a 52881i bk15: 130a 52862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975240
Row_Buffer_Locality_read = 0.975240
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471116
Bank_Level_Parallism_Col = 1.459875
Bank_Level_Parallism_Ready = 1.089944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459875 

BW Util details:
bwutil = 0.037307 
total_CMD = 53047 
util_bw = 1979 
Wasted_Col = 776 
Wasted_Row = 257 
Idle = 50035 

BW Util Bottlenecks: 
RCDc_limit = 427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53047 
n_nop = 51004 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1979 
Row_Bus_Util =  0.001546 
CoL_Bus_Util = 0.037307 
Either_Row_CoL_Bus_Util = 0.038513 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.008811 
queue_avg = 0.201124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.201124

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3483, Miss = 990, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3514, Miss = 998, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3502, Miss = 986, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3503, Miss = 998, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3463, Miss = 987, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3515, Miss = 995, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3479, Miss = 996, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3497, Miss = 999, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3489, Miss = 995, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3483, Miss = 985, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3476, Miss = 989, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3628, Miss = 989, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3485, Miss = 990, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3467, Miss = 992, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3530, Miss = 1001, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3515, Miss = 1004, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3491, Miss = 986, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3473, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3519, Miss = 989, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3468, Miss = 999, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3493, Miss = 983, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3460, Miss = 986, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3485, Miss = 991, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3460, Miss = 999, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3506, Miss = 993, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3478, Miss = 991, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3504, Miss = 989, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3474, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3499, Miss = 989, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3464, Miss = 986, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3513, Miss = 985, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3500, Miss = 993, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3466, Miss = 989, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3483, Miss = 987, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3470, Miss = 987, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3457, Miss = 990, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3487, Miss = 987, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3486, Miss = 996, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3467, Miss = 989, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3486, Miss = 986, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3474, Miss = 987, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3476, Miss = 992, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3458, Miss = 985, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3478, Miss = 991, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3487, Miss = 988, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3489, Miss = 986, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3475, Miss = 993, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3477, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3474, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3459, Miss = 992, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3458, Miss = 989, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3495, Miss = 983, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3485, Miss = 987, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3502, Miss = 990, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3474, Miss = 985, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3487, Miss = 989, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3468, Miss = 991, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3489, Miss = 989, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3475, Miss = 992, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3483, Miss = 985, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3503, Miss = 993, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3461, Miss = 991, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3481, Miss = 990, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3495, Miss = 989, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 223121
L2_total_cache_misses = 63373
L2_total_cache_miss_rate = 0.2840
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 157139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2616
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=223121
icnt_total_pkts_simt_to_mem=223121
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 223121
Req_Network_cycles = 70650
Req_Network_injected_packets_per_cycle =       3.1581 
Req_Network_conflicts_per_cycle =       0.1262
Req_Network_conflicts_per_cycle_util =       0.5320
Req_Bank_Level_Parallism =      13.3175
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9949
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0493

Reply_Network_injected_packets_num = 223121
Reply_Network_cycles = 70650
Reply_Network_injected_packets_per_cycle =        3.1581
Reply_Network_conflicts_per_cycle =        8.1623
Reply_Network_conflicts_per_cycle_util =      33.4514
Reply_Bank_Level_Parallism =      12.9428
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3930
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0395
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 40 sec (1120 sec)
gpgpu_simulation_rate = 113452 (inst/sec)
gpgpu_simulation_rate = 63 (cycle/sec)
gpgpu_silicon_slowdown = 17968253x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 7607
gpu_sim_insn = 17013366
gpu_ipc =    2236.5408
gpu_tot_sim_cycle = 78257
gpu_tot_sim_insn = 144079755
gpu_tot_ipc =    1841.1102
gpu_tot_issued_cta = 15632
gpu_occupancy = 19.8816% 
gpu_tot_occupancy = 20.9896% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4704
partiton_level_parallism_total  =       3.2857
partiton_level_parallism_util =      15.3318
partiton_level_parallism_util_total  =      13.5530
L2_BW  =     161.9342 GB/Sec
L2_BW_total  =     119.0203 GB/Sec
gpu_total_sim_rate=114896

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3272, Miss = 3183, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3327, Miss = 3207, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3188, Miss = 3139, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3206, Miss = 3145, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3181, Miss = 3133, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3160, Miss = 3138, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3221, Miss = 3146, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3278, Miss = 3181, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3152, Miss = 3121, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3331, Miss = 3202, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3357, Miss = 3282, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3314, Miss = 3270, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3287, Miss = 3251, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3325, Miss = 3272, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3400, Miss = 3306, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3289, Miss = 3258, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3282, Miss = 3246, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3311, Miss = 3262, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3530, Miss = 3353, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3258, Miss = 3237, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3311, Miss = 3269, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3295, Miss = 3249, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3234, Miss = 3222, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3304, Miss = 3258, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3469, Miss = 3339, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3335, Miss = 3277, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3348, Miss = 3272, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3315, Miss = 3261, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3240, Miss = 3230, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3276, Miss = 3245, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3252, Miss = 3239, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3290, Miss = 3244, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3272, Miss = 3243, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3373, Miss = 3293, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3267, Miss = 3237, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3429, Miss = 3312, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3294, Miss = 3252, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3256, Miss = 3242, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3383, Miss = 3292, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3375, Miss = 3288, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3279, Miss = 3247, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 3272, Miss = 3243, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3256, Miss = 3242, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3298, Miss = 3258, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 3174, Miss = 3133, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3132, Miss = 3117, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3186, Miss = 3131, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3237, Miss = 3165, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 3196, Miss = 3142, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 3240, Miss = 3162, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 3104, Miss = 3096, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 3235, Miss = 3160, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 3311, Miss = 3201, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3174, Miss = 3133, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 3292, Miss = 3183, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 3149, Miss = 3121, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 3307, Miss = 3204, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 3198, Miss = 3139, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 3218, Miss = 3152, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3172, Miss = 3127, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 3185, Miss = 3137, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 3222, Miss = 3150, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 3207, Miss = 3148, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 3136, Miss = 3108, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 3112, Miss = 3102, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 3227, Miss = 3155, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 3120, Miss = 3108, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 3165, Miss = 3124, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 3231, Miss = 3157, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 3148, Miss = 3117, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 3307, Miss = 3187, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 3176, Miss = 3127, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 3491, Miss = 3281, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 3193, Miss = 3143, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 3116, Miss = 3105, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 3213, Miss = 3158, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 3216, Miss = 3157, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 3318, Miss = 3197, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 3213, Miss = 3149, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 3224, Miss = 3155, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 260637
	L1D_total_cache_misses = 255917
	L1D_total_cache_miss_rate = 0.9819
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 187613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 255265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5372

Total_core_cache_fail_stats:
ctas_completed 15632, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
418, 418, 418, 418, 418, 418, 418, 418, 418, 418, 418, 418, 418, 418, 429, 418, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 153060416
gpgpu_n_tot_w_icount = 4783138
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251755
gpgpu_n_mem_write_global = 5372
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8005446
gpgpu_n_store_insn = 5922
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48021504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3830866	W0_Idle:3148120	W0_Scoreboard:22348380	W1:27806	W2:3865	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4751456
single_issue_nums: WS0:1197465	WS1:1194866	WS2:1195814	WS3:1194993	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2014040 {8:251755,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 214880 {40:5372,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10070200 {40:251755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42976 {8:5372,}
maxmflatency = 557 
max_icnt2mem_latency = 130 
maxmrqlatency = 53 
max_icnt2sh_latency = 203 
averagemflatency = 293 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 50 
mrq_lat_table:18920 	12765 	11684 	10467 	8347 	1183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	90083 	167003 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	63878 	137434 	55813 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	36365 	19661 	20996 	28082 	48892 	97622 	5509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      7002      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5692      5454      5682      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5595      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]: 43.000000 43.000000 26.400000 44.000000 64.000000 64.000000 24.500000 44.000000 24.799999 40.333332 64.000000 33.250000 32.500000 43.000000 26.200001 64.000000 
dram[1]: 64.000000 43.000000 64.000000 43.000000 64.000000 62.000000 16.833334 23.000000 30.500000 41.000000 32.750000 43.000000 43.666668 43.000000 44.000000 64.000000 
dram[2]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 48.500000 44.500000 24.799999 40.666668 26.400000 32.500000 43.333332 43.333332 43.333332 64.000000 
dram[3]: 64.000000 64.000000 33.000000 43.000000 64.000000 43.000000 24.750000 45.500000 40.333332 41.000000 33.000000 44.333332 26.200001 43.333332 44.000000 43.000000 
dram[4]: 43.000000 32.500000 64.000000 43.333332 64.000000 43.333332 18.200001 22.500000 24.799999 40.666668 43.000000 43.000000 44.000000 64.000000 43.000000 43.333332 
dram[5]: 64.000000 32.500000 32.750000 43.333332 43.000000 43.000000 21.250000 23.500000 60.000000 30.750000 26.600000 32.500000 43.000000 32.500000 64.000000 43.000000 
dram[6]: 43.000000 64.000000 33.250000 64.000000 43.333332 32.500000 45.500000 30.000000 31.000000 60.000000 32.500000 43.000000 26.200001 32.500000 64.000000 32.750000 
dram[7]: 33.250000 32.500000 32.500000 43.000000 43.333332 32.750000 48.500000 18.200001 60.000000 41.000000 22.166666 33.750000 22.000000 43.333332 43.000000 44.000000 
dram[8]: 43.000000 43.000000 43.000000 43.000000 43.000000 43.000000 48.500000 29.666666 56.000000 40.333332 43.000000 19.142857 43.333332 64.000000 44.000000 64.000000 
dram[9]: 64.000000 64.000000 43.666668 43.000000 64.000000 43.000000 48.500000 22.500000 28.500000 24.799999 43.000000 43.000000 33.000000 26.400000 19.428572 26.400000 
dram[10]: 64.000000 43.000000 43.000000 43.000000 32.750000 43.000000 48.500000 45.000000 56.000000 40.333332 64.000000 43.000000 43.333332 64.000000 43.333332 43.000000 
dram[11]: 64.000000 32.750000 43.666668 43.333332 64.000000 64.000000 11.444445 44.000000 38.333332 17.857143 43.666668 26.200001 43.333332 43.000000 43.666668 43.666668 
dram[12]: 43.000000 64.000000 43.333332 43.000000 64.000000 64.000000 48.500000 30.000000 23.200001 40.333332 15.000000 43.666668 43.333332 43.000000 32.750000 26.200001 
dram[13]: 43.000000 43.000000 26.200001 64.000000 64.000000 64.000000 48.000000 18.600000 38.333332 40.333332 43.000000 22.166666 43.000000 64.000000 26.400000 64.000000 
dram[14]: 32.500000 64.000000 43.000000 26.400000 43.000000 64.000000 48.000000 44.500000 37.666668 40.666668 43.000000 43.333332 64.000000 43.333332 32.750000 43.666668 
dram[15]: 43.000000 64.000000 43.000000 43.333332 64.000000 64.000000 48.500000 22.500000 56.000000 30.750000 44.666668 33.250000 43.333332 43.000000 43.333332 64.000000 
dram[16]: 43.000000 43.333332 64.000000 43.000000 64.000000 43.333332 44.000000 18.400000 40.333332 60.000000 43.000000 43.000000 43.666668 43.333332 32.750000 32.500000 
dram[17]: 43.333332 43.000000 43.333332 43.333332 64.000000 64.000000 22.500000 45.000000 60.000000 30.750000 64.000000 26.600000 32.750000 64.000000 43.000000 32.500000 
dram[18]: 64.000000 43.000000 43.333332 43.333332 64.000000 64.000000 18.200001 29.666666 31.500000 60.000000 43.000000 43.000000 64.000000 26.400000 26.600000 26.200001 
dram[19]: 64.000000 32.500000 64.000000 22.000000 64.000000 64.000000 30.000000 29.666666 40.333332 60.000000 43.666668 26.200001 32.750000 32.500000 43.333332 64.000000 
dram[20]: 64.000000 43.333332 64.000000 43.000000 64.000000 64.000000 15.500000 44.500000 21.000000 40.666668 64.000000 43.000000 64.000000 44.000000 32.750000 43.333332 
dram[21]: 43.000000 43.000000 43.000000 43.333332 32.500000 64.000000 29.666666 44.000000 40.333332 40.666668 43.333332 43.666668 43.333332 44.000000 43.000000 43.000000 
dram[22]: 43.000000 19.142857 64.000000 64.000000 64.000000 64.000000 29.666666 44.000000 40.666668 40.333332 43.333332 43.000000 64.000000 43.333332 43.666668 26.200001 
dram[23]: 43.000000 64.000000 22.166666 43.000000 64.000000 32.500000 45.000000 29.666666 40.666668 41.000000 32.750000 43.333332 43.000000 43.666668 43.000000 43.333332 
dram[24]: 43.333332 43.000000 32.500000 43.000000 64.000000 64.000000 15.333333 44.500000 24.799999 31.000000 43.000000 32.500000 43.000000 64.000000 43.333332 43.333332 
dram[25]: 64.000000 43.000000 43.000000 43.333332 26.200001 64.000000 44.500000 44.500000 40.666668 30.750000 64.000000 43.000000 64.000000 43.000000 43.000000 32.750000 
dram[26]: 32.500000 26.200001 43.333332 43.333332 64.000000 64.000000 44.500000 44.500000 60.000000 60.000000 64.000000 26.400000 43.333332 32.500000 22.000000 43.333332 
dram[27]: 64.000000 64.000000 43.000000 43.333332 64.000000 43.000000 44.000000 44.500000 40.333332 60.000000 32.750000 43.000000 44.000000 43.666668 43.000000 33.000000 
dram[28]: 64.000000 43.333332 43.000000 43.333332 26.200001 64.000000 44.500000 29.666666 30.500000 41.000000 64.000000 32.500000 32.500000 32.750000 26.400000 43.000000 
dram[29]: 26.200001 64.000000 33.000000 44.000000 64.000000 64.000000 30.333334 44.000000 30.500000 30.750000 32.750000 43.000000 64.000000 64.000000 32.500000 64.000000 
dram[30]: 32.500000 43.333332 33.000000 32.500000 64.000000 64.000000 45.000000 44.000000 30.750000 24.799999 43.333332 33.000000 43.333332 64.000000 32.500000 32.750000 
dram[31]: 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 44.000000 45.000000 40.333332 31.250000 32.500000 33.000000 43.000000 43.000000 33.250000 32.500000 
average row locality = 63366/1598 = 39.653316
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       129       132       132       128       128        98        88       124       121       128       133       130       129       131       128 
dram[1]:       128       129       128       129       128       124       101        92       122       123       131       129       131       129       132       128 
dram[2]:       128       129       128       129       128       128        97        89       124       122       132       130       130       130       130       128 
dram[3]:       128       128       132       129       128       129        99        91       121       123       132       133       131       130       132       129 
dram[4]:       129       130       128       130       128       130        91        90       124       122       129       129       132       128       129       130 
dram[5]:       128       130       131       130       129       129        85        94       120       123       133       130       129       130       128       129 
dram[6]:       129       128       133       128       130       130        91        90       124       120       130       129       131       130       128       131 
dram[7]:       133       130       130       129       130       131        97        91       120       123       133       135       132       130       129       132 
dram[8]:       129       129       129       129       129       129        97        89       112       121       129       134       130       128       132       128 
dram[9]:       128       128       131       129       128       129        97        90       114       124       129       129       132       132       136       132 
dram[10]:       128       129       129       129       131       129        97        90       112       121       128       129       130       128       130       129 
dram[11]:       128       131       131       130       128       128       103        88       115       125       131       131       130       129       131       131 
dram[12]:       129       128       130       129       128       128        97        90       116       121       135       131       130       129       131       131 
dram[13]:       129       129       131       128       128       128        96        93       115       121       129       133       129       128       132       128 
dram[14]:       130       128       129       132       129       128        96        89       113       122       129       130       128       130       131       131 
dram[15]:       129       128       129       130       128       128        97        90       112       123       134       133       130       129       130       128 
dram[16]:       129       130       128       129       128       130        88        92       121       120       129       129       131       130       131       130 
dram[17]:       130       129       130       130       128       128        90        90       120       123       128       133       131       128       129       130 
dram[18]:       128       129       130       130       128       128        91        89       126       120       129       129       128       132       133       131 
dram[19]:       128       130       128       132       128       128        90        89       121       120       131       131       131       130       130       128 
dram[20]:       128       130       128       129       128       128        93        89       126       122       128       129       128       132       131       130 
dram[21]:       129       129       129       130       130       128        89        88       121       122       130       131       130       132       129       129 
dram[22]:       129       134       128       128       128       128        89        88       122       121       130       129       128       130       131       131 
dram[23]:       129       128       133       129       128       130        90        89       122       123       131       130       129       131       129       130 
dram[24]:       130       129       130       129       128       128        92        89       124       124       129       130       129       128       130       130 
dram[25]:       128       129       129       130       131       128        89        89       122       123       128       129       128       129       129       131 
dram[26]:       130       131       130       130       128       128        89        89       120       120       128       132       130       130       132       130 
dram[27]:       128       128       129       130       128       129        88        89       121       120       131       129       132       131       129       132 
dram[28]:       128       130       129       130       131       128        89        89       122       123       128       130       130       131       132       129 
dram[29]:       131       128       132       132       128       128        91        88       122       123       131       129       128       128       130       128 
dram[30]:       130       130       132       130       128       128        90        88       123       124       130       132       130       128       130       131 
dram[31]:       129       129       129       129       128       128        88        90       121       125       130       132       129       129       133       130 
total dram reads = 63366
bank skew: 136/85 = 1.60
chip skew: 2005/1969 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1147      1162      1171      1156      1206      1234      1163      1149      1158      1173      1143      1099      1140      1147      1148      1153
dram[1]:       1197      1207      1163      1159      1179      1249      1137      1162      1247      1274      1228      1217      1138      1154      1184      1192
dram[2]:       1230      1225      1252      1249      1190      1171      1146      1119      1198      1225      1251      1227      1162      1159      1226      1201
dram[3]:       1236      1254      1263      1295      1270      1262      1216      1227      1254      1265      1251      1237      1204      1217      1256      1237
dram[4]:       1211      1213      1234      1231      1193      1195      1173      1137      1223      1215      1251      1252      1182      1202      1214      1193
dram[5]:       1135      1104      2718      1140      1131      1136      1170      1095      1186      1171      1120      1147      1123      1116      1146      1129
dram[6]:       1145      1147      1126      1134      1139      1163      1187      1134      1139      1187      1192      1176      1162      1167      1166      1132
dram[7]:       1089      1103      1085      1103      1114      1119      1094      1076      1199      1193      1159      1144      1113      1152      1131      1132
dram[8]:       1173      1211      1155      1144      1134      1157      1162      1105      1212      1185      1198      1151      1139      1160      1191      1176
dram[9]:       1174      1205      1168      1184      1201      1209      1201      1214      1201      1217      1198      1212      1174      1145      1182      1210
dram[10]:       1162      1188      1191      1190      1183      1213      1194      1155      1185      1183      1210      1217      1161      1185      1202      1199
dram[11]:       1167      1148      1162      1146      1184      1180      1108      1171      1145      1153      1161      1135      1127      1127      1168      1150
dram[12]:       1189      1200      1183      1182      1196      1189      1175      1138      1222      1221      1262      1284      1199      1203      1216      1187
dram[13]:       1132      1141      1123      1117      1129      1138      1107      1076      1173      1172      1189      1145      1136      1131      1186      1185
dram[14]:       1185      1194      1183      1159      1215      1257      1235      1185      1175      1132      1186      1179      1162      1148      1206      1179
dram[15]:       1202      1173      1195      1168      1215      1211      1201      1172      1186      1188      1161      1135      1128      1112      1199      1192
dram[16]:       1188      1164      1169      1162      1155      1150      1158      1112      1209      1242      1253      1233      1172      1208      1191      1179
dram[17]:       1169      1186      1164      1147      1153      1135      1054      1053      1193      1191      1135      1117      1107      1129      1204      1205
dram[18]:       1240      1246      1220      1220      1217      1231      1203      1201      1202      1231      1300      1321      1222      1214      1253      1251
dram[19]:       1249      1253      1265      1221      1260      1255      1203      1197      1242      1251      1187      1188      1187      1213      1245      1244
dram[20]:       1146      1153      1150      1158      1134      1130      1125      1127      1204      1214      1268      1242      1214      1182      1199      1204
dram[21]:       1135      1130      1119      1134      1144      1134      1123      1128      1191      1190      1172      1164      1131      1127      1159      1143
dram[22]:       1236      1212      1228      1211      1219      1184      1159      1169      1254      1249      1311      1306      1245      1237      1281      1253
dram[23]:       1236      1204      1185      1210      1214      1205      1217      1248      1193      1191      1194      1197      1220      1195      1253      1256
dram[24]:       1178      1202      1174      1179      1171      1158      1134      1122      1168      1201      1142      1127      1162      1149      1191      1178
dram[25]:       1093      1118      1077      1082      1112      1127      1073      1091      1195      1202      1123      1137      1144      1140      1139      1140
dram[26]:       1225      1212      1247      1224      1237      1237      1217      1161      1251      1249      1241      1213      1176      1192      1200      1207
dram[27]:       1255      1250      1256      1248      1256      1252      1230      1229      1274      1318      1246      1250      1208      1226      1245      1215
dram[28]:       1169      1149      1154      1156      1112      1140      1131      1107      1209      1197      1222      1189      1205      1181      1204      1186
dram[29]:       1182      1188      1172      1193      1215      1196      1171      1202      1205      1233      1217      1210      1241      1258      1253      1245
dram[30]:       1187      1171      1197      1216      1205      1205      1201      1183      1195      1169      1211      1186      1186      1196      1191      1178
dram[31]:       1190      1193      1216      1215      1197      1188      1185      1181      1198      1187      1228      1247      1233      1220      1188      1205
maximum mf latency per bank:
dram[0]:        479       507       473       470       472       490       476       475       479       507       419       429       444       503       481       464
dram[1]:        468       490       474       483       462       472       465       476       517       524       491       495       470       499       489       477
dram[2]:        471       493       475       474       479       463       466       470       483       557       491       489       472       513       503       490
dram[3]:        471       519       472       472       460       497       468       474       530       539       500       496       495       511       489       469
dram[4]:        505       483       470       471       452       461       474       466       481       536       492       480       455       499       509       482
dram[5]:        486       484       483       457       460       458       468       452       449       457       416       436       481       491       484       459
dram[6]:        406       404       434       419       440       461       460       461       439       488       463       460       448       469       456       473
dram[7]:        489       467       458       463       446       506       442       456       477       486       472       463       483       474       474       484
dram[8]:        440       471       446       442       471       496       473       473       451       482       472       469       463       486       462       464
dram[9]:        463       486       448       482       492       474       471       478       467       499       498       472       441       465       480       491
dram[10]:        459       480       484       486       500       472       465       449       461       491       484       484       466       454       488       503
dram[11]:        479       477       461       489       463       473       474       468       467       482       491       472       469       436       421       451
dram[12]:        490       491       483       492       472       464       455       458       501       474       493       478       481       486       482       475
dram[13]:        462       489       456       480       459       459       454       468       466       487       466       501       435       487       466       472
dram[14]:        465       440       478       480       474       486       478       460       493       478       493       480       478       469       472       472
dram[15]:        454       477       470       453       445       492       460       475       485       487       492       475       412       421       473       480
dram[16]:        481       515       469       469       443       474       455       458       484       507       484       473       454       496       497       469
dram[17]:        472       507       470       473       487       483       475       469       498       501       500       504       455       502       479       480
dram[18]:        482       490       488       482       458       495       481       468       486       478       491       497       478       499       481       525
dram[19]:        497       511       469       463       489       488       475       473       493       510       501       511       484       513       489       485
dram[20]:        491       510       493       479       472       510       457       450       487       527       502       502       475       499       484       486
dram[21]:        419       448       451       483       490       474       453       460       439       458       451       450       437       450       458       442
dram[22]:        486       487       483       471       476       459       474       456       487       504       502       508       471       505       485       517
dram[23]:        495       502       463       469       498       478       458       466       466       477       492       494       464       473       477       483
dram[24]:        441       444       448       467       426       441       441       445       471       539       448       436       429       428       463       433
dram[25]:        482       459       445       437       423       448       394       430       494       486       458       459       481       520       464       481
dram[26]:        473       486       465       491       486       486       469       468       474       550       480       455       446       457       462       499
dram[27]:        448       453       471       483       490       487       494       483       521       500       501       490       495       461       477       467
dram[28]:        492       486       455       470       468       464       446       440       474       525       445       449       479       467       441       464
dram[29]:        481       459       464       475       484       467       474       471       497       502       504       490       494       511       470       495
dram[30]:        491       477       461       486       485       464       486       470       471       505       509       500       472       471       487       478
dram[31]:        476       463       471       493       503       479       479       479       493       508       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56711 n_act=52 n_pre=36 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03383
n_activity=4029 dram_eff=0.4934
bk0: 129a 58617i bk1: 129a 58593i bk2: 132a 58585i bk3: 132a 58599i bk4: 128a 58627i bk5: 128a 58602i bk6: 98a 58620i bk7: 88a 58659i bk8: 124a 58562i bk9: 121a 58588i bk10: 128a 58639i bk11: 133a 58579i bk12: 130a 58575i bk13: 129a 58585i bk14: 131a 58582i bk15: 128a 58629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973843
Row_Buffer_Locality_read = 0.973843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502007
Bank_Level_Parallism_Col = 1.465959
Bank_Level_Parallism_Ready = 1.110664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462665 

BW Util details:
bwutil = 0.033833 
total_CMD = 58759 
util_bw = 1988 
Wasted_Col = 769 
Wasted_Row = 233 
Idle = 55769 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56711 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1988 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.033833 
Either_Row_CoL_Bus_Util = 0.034854 
Issued_on_Two_Bus_Simul_Util = 0.000477 
issued_two_Eff = 0.013672 
queue_avg = 0.118824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.118824
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56710 n_act=49 n_pre=33 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03377
n_activity=3836 dram_eff=0.5172
bk0: 128a 58632i bk1: 129a 58588i bk2: 128a 58642i bk3: 129a 58595i bk4: 128a 58627i bk5: 124a 58601i bk6: 101a 58554i bk7: 92a 58604i bk8: 122a 58596i bk9: 123a 58606i bk10: 131a 58593i bk11: 129a 58592i bk12: 131a 58599i bk13: 129a 58582i bk14: 132a 58616i bk15: 128a 58618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975302
Row_Buffer_Locality_read = 0.975302
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514527
Bank_Level_Parallism_Col = 1.495174
Bank_Level_Parallism_Ready = 1.097278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491462 

BW Util details:
bwutil = 0.033765 
total_CMD = 58759 
util_bw = 1984 
Wasted_Col = 733 
Wasted_Row = 243 
Idle = 55799 

BW Util Bottlenecks: 
RCDc_limit = 430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56710 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1984 
Row_Bus_Util =  0.001396 
CoL_Bus_Util = 0.033765 
Either_Row_CoL_Bus_Util = 0.034871 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.008297 
queue_avg = 0.184210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.18421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56723 n_act=46 n_pre=30 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03373
n_activity=3825 dram_eff=0.5182
bk0: 128a 58629i bk1: 129a 58582i bk2: 128a 58644i bk3: 129a 58608i bk4: 128a 58628i bk5: 128a 58610i bk6: 97a 58664i bk7: 89a 58673i bk8: 124a 58565i bk9: 122a 58595i bk10: 132a 58567i bk11: 130a 58574i bk12: 130a 58607i bk13: 130a 58583i bk14: 130a 58636i bk15: 128a 58642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976791
Row_Buffer_Locality_read = 0.976791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498612
Bank_Level_Parallism_Col = 1.468293
Bank_Level_Parallism_Ready = 1.089808
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468293 

BW Util details:
bwutil = 0.033731 
total_CMD = 58759 
util_bw = 1982 
Wasted_Col = 707 
Wasted_Row = 193 
Idle = 55877 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56723 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1982 
Row_Bus_Util =  0.001293 
CoL_Bus_Util = 0.033731 
Either_Row_CoL_Bus_Util = 0.034650 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.010806 
queue_avg = 0.119437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.119437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56704 n_act=49 n_pre=33 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03395
n_activity=4043 dram_eff=0.4934
bk0: 128a 58637i bk1: 128a 58612i bk2: 132a 58593i bk3: 129a 58596i bk4: 128a 58632i bk5: 129a 58577i bk6: 99a 58599i bk7: 91a 58643i bk8: 121a 58624i bk9: 123a 58603i bk10: 132a 58593i bk11: 133a 58601i bk12: 131a 58551i bk13: 130a 58582i bk14: 132a 58617i bk15: 129a 58598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975439
Row_Buffer_Locality_read = 0.975439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480833
Bank_Level_Parallism_Col = 1.465455
Bank_Level_Parallism_Ready = 1.087719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.465455 

BW Util details:
bwutil = 0.033952 
total_CMD = 58759 
util_bw = 1995 
Wasted_Col = 782 
Wasted_Row = 249 
Idle = 55733 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56704 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1995 
Row_Bus_Util =  0.001396 
CoL_Bus_Util = 0.033952 
Either_Row_CoL_Bus_Util = 0.034973 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.010706 
queue_avg = 0.180211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.180211
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56723 n_act=51 n_pre=35 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03368
n_activity=3945 dram_eff=0.5016
bk0: 129a 58623i bk1: 130a 58574i bk2: 128a 58640i bk3: 130a 58604i bk4: 128a 58634i bk5: 130a 58587i bk6: 91a 58595i bk7: 90a 58614i bk8: 124a 58578i bk9: 122a 58596i bk10: 129a 58619i bk11: 129a 58602i bk12: 132a 58605i bk13: 128a 58611i bk14: 129a 58621i bk15: 130a 58590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974229
Row_Buffer_Locality_read = 0.974229
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478145
Bank_Level_Parallism_Col = 1.442055
Bank_Level_Parallism_Ready = 1.095503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442055 

BW Util details:
bwutil = 0.033680 
total_CMD = 58759 
util_bw = 1979 
Wasted_Col = 789 
Wasted_Row = 229 
Idle = 55762 

BW Util Bottlenecks: 
RCDc_limit = 422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56723 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1979 
Row_Bus_Util =  0.001464 
CoL_Bus_Util = 0.033680 
Either_Row_CoL_Bus_Util = 0.034650 
Issued_on_Two_Bus_Simul_Util = 0.000494 
issued_two_Eff = 0.014244 
queue_avg = 0.116986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116986
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56712 n_act=54 n_pre=38 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03366
n_activity=4126 dram_eff=0.4794
bk0: 128a 58644i bk1: 130a 58560i bk2: 131a 58588i bk3: 130a 58598i bk4: 129a 58614i bk5: 129a 58582i bk6: 85a 58618i bk7: 94a 58603i bk8: 120a 58651i bk9: 123a 58573i bk10: 133a 58565i bk11: 130a 58573i bk12: 129a 58609i bk13: 130a 58573i bk14: 128a 58639i bk15: 129a 58585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972700
Row_Buffer_Locality_read = 0.972700
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465356
Bank_Level_Parallism_Col = 1.453333
Bank_Level_Parallism_Ready = 1.095551
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453333 

BW Util details:
bwutil = 0.033663 
total_CMD = 58759 
util_bw = 1978 
Wasted_Col = 825 
Wasted_Row = 300 
Idle = 55656 

BW Util Bottlenecks: 
RCDc_limit = 478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56712 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1978 
Row_Bus_Util =  0.001566 
CoL_Bus_Util = 0.033663 
Either_Row_CoL_Bus_Util = 0.034837 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011236 
queue_avg = 0.168587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.168587
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56718 n_act=51 n_pre=35 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03373
n_activity=4089 dram_eff=0.4847
bk0: 129a 58611i bk1: 128a 58614i bk2: 133a 58608i bk3: 128a 58629i bk4: 130a 58613i bk5: 130a 58565i bk6: 91a 58654i bk7: 90a 58631i bk8: 124a 58602i bk9: 120a 58628i bk10: 130a 58601i bk11: 129a 58598i bk12: 131a 58564i bk13: 130a 58584i bk14: 128a 58643i bk15: 131a 58567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974268
Row_Buffer_Locality_read = 0.974268
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460622
Bank_Level_Parallism_Col = 1.436589
Bank_Level_Parallism_Ready = 1.103431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436589 

BW Util details:
bwutil = 0.033731 
total_CMD = 58759 
util_bw = 1982 
Wasted_Col = 790 
Wasted_Row = 250 
Idle = 55737 

BW Util Bottlenecks: 
RCDc_limit = 432 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56718 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1982 
Row_Bus_Util =  0.001464 
CoL_Bus_Util = 0.033731 
Either_Row_CoL_Bus_Util = 0.034735 
Issued_on_Two_Bus_Simul_Util = 0.000460 
issued_two_Eff = 0.013229 
queue_avg = 0.102827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.102827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56671 n_act=59 n_pre=43 n_ref_event=0 n_req=2005 n_rd=2005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03412
n_activity=4459 dram_eff=0.4497
bk0: 133a 58581i bk1: 130a 58576i bk2: 130a 58589i bk3: 129a 58595i bk4: 130a 58608i bk5: 131a 58567i bk6: 97a 58655i bk7: 91a 58584i bk8: 120a 58654i bk9: 123a 58607i bk10: 133a 58552i bk11: 135a 58572i bk12: 132a 58528i bk13: 130a 58594i bk14: 129a 58615i bk15: 132a 58591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970574
Row_Buffer_Locality_read = 0.970574
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438979
Bank_Level_Parallism_Col = 1.436625
Bank_Level_Parallism_Ready = 1.085786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436275 

BW Util details:
bwutil = 0.034122 
total_CMD = 58759 
util_bw = 2005 
Wasted_Col = 885 
Wasted_Row = 363 
Idle = 55506 

BW Util Bottlenecks: 
RCDc_limit = 544 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56671 
Read = 2005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 2005 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 2005 
Row_Bus_Util =  0.001736 
CoL_Bus_Util = 0.034122 
Either_Row_CoL_Bus_Util = 0.035535 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.009100 
queue_avg = 0.169608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.169608
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56736 n_act=48 n_pre=32 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03359
n_activity=3929 dram_eff=0.5024
bk0: 129a 58614i bk1: 129a 58586i bk2: 129a 58625i bk3: 129a 58597i bk4: 129a 58613i bk5: 129a 58578i bk6: 97a 58661i bk7: 89a 58628i bk8: 112a 58647i bk9: 121a 58595i bk10: 129a 58625i bk11: 134a 58504i bk12: 130a 58603i bk13: 128a 58606i bk14: 132a 58625i bk15: 128a 58614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975684
Row_Buffer_Locality_read = 0.975684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493039
Bank_Level_Parallism_Col = 1.461624
Bank_Level_Parallism_Ready = 1.109422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461624 

BW Util details:
bwutil = 0.033595 
total_CMD = 58759 
util_bw = 1974 
Wasted_Col = 758 
Wasted_Row = 213 
Idle = 55814 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56736 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1974 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.033595 
Either_Row_CoL_Bus_Util = 0.034429 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.015324 
queue_avg = 0.122228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122228
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56692 n_act=57 n_pre=41 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03383
n_activity=4383 dram_eff=0.4536
bk0: 128a 58639i bk1: 128a 58606i bk2: 131a 58617i bk3: 129a 58610i bk4: 128a 58638i bk5: 129a 58595i bk6: 97a 58650i bk7: 90a 58598i bk8: 114a 58607i bk9: 124a 58549i bk10: 129a 58623i bk11: 129a 58592i bk12: 132a 58577i bk13: 132a 58548i bk14: 136a 58515i bk15: 132a 58544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971328
Row_Buffer_Locality_read = 0.971328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446356
Bank_Level_Parallism_Col = 1.448435
Bank_Level_Parallism_Ready = 1.090040
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448435 

BW Util details:
bwutil = 0.033833 
total_CMD = 58759 
util_bw = 1988 
Wasted_Col = 860 
Wasted_Row = 349 
Idle = 55562 

BW Util Bottlenecks: 
RCDc_limit = 512 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56692 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1988 
Row_Bus_Util =  0.001668 
CoL_Bus_Util = 0.033833 
Either_Row_CoL_Bus_Util = 0.035178 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.009192 
queue_avg = 0.174680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.17468
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56745 n_act=43 n_pre=27 n_ref_event=0 n_req=1969 n_rd=1969 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03351
n_activity=3643 dram_eff=0.5405
bk0: 128a 58636i bk1: 129a 58591i bk2: 129a 58628i bk3: 129a 58591i bk4: 131a 58578i bk5: 129a 58587i bk6: 97a 58658i bk7: 90a 58660i bk8: 112a 58650i bk9: 121a 58598i bk10: 128a 58649i bk11: 129a 58605i bk12: 130a 58612i bk13: 128a 58608i bk14: 130a 58631i bk15: 129a 58608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978162
Row_Buffer_Locality_read = 0.978162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497518
Bank_Level_Parallism_Col = 1.462443
Bank_Level_Parallism_Ready = 1.106653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462443 

BW Util details:
bwutil = 0.033510 
total_CMD = 58759 
util_bw = 1969 
Wasted_Col = 685 
Wasted_Row = 166 
Idle = 55939 

BW Util Bottlenecks: 
RCDc_limit = 347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56745 
Read = 1969 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 27 
n_ref = 0 
n_req = 1969 
total_req = 1969 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 1969 
Row_Bus_Util =  0.001191 
CoL_Bus_Util = 0.033510 
Either_Row_CoL_Bus_Util = 0.034276 
Issued_on_Two_Bus_Simul_Util = 0.000425 
issued_two_Eff = 0.012413 
queue_avg = 0.116510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.11651
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56685 n_act=57 n_pre=41 n_ref_event=0 n_req=1990 n_rd=1990 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03387
n_activity=4184 dram_eff=0.4756
bk0: 128a 58628i bk1: 131a 58563i bk2: 131a 58627i bk3: 130a 58595i bk4: 128a 58634i bk5: 128a 58599i bk6: 103a 58473i bk7: 88a 58646i bk8: 115a 58618i bk9: 125a 58499i bk10: 131a 58613i bk11: 131a 58560i bk12: 130a 58606i bk13: 129a 58589i bk14: 131a 58609i bk15: 131a 58607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971357
Row_Buffer_Locality_read = 0.971357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462406
Bank_Level_Parallism_Col = 1.459893
Bank_Level_Parallism_Ready = 1.105528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459893 

BW Util details:
bwutil = 0.033867 
total_CMD = 58759 
util_bw = 1990 
Wasted_Col = 850 
Wasted_Row = 352 
Idle = 55567 

BW Util Bottlenecks: 
RCDc_limit = 526 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56685 
Read = 1990 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1990 
total_req = 1990 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1990 
Row_Bus_Util =  0.001668 
CoL_Bus_Util = 0.033867 
Either_Row_CoL_Bus_Util = 0.035297 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.006750 
queue_avg = 0.167004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.167004
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56712 n_act=55 n_pre=39 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03375
n_activity=4140 dram_eff=0.479
bk0: 129a 58614i bk1: 128a 58609i bk2: 130a 58618i bk3: 129a 58582i bk4: 128a 58623i bk5: 128a 58609i bk6: 97a 58655i bk7: 90a 58633i bk8: 116a 58572i bk9: 121a 58593i bk10: 135a 58457i bk11: 131a 58606i bk12: 130a 58622i bk13: 129a 58590i bk14: 131a 58598i bk15: 131a 58548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972264
Row_Buffer_Locality_read = 0.972264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499674
Bank_Level_Parallism_Col = 1.472595
Bank_Level_Parallism_Ready = 1.115986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.467514 

BW Util details:
bwutil = 0.033748 
total_CMD = 58759 
util_bw = 1983 
Wasted_Col = 802 
Wasted_Row = 281 
Idle = 55693 

BW Util Bottlenecks: 
RCDc_limit = 467 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56712 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1983 
Row_Bus_Util =  0.001600 
CoL_Bus_Util = 0.033748 
Either_Row_CoL_Bus_Util = 0.034837 
Issued_on_Two_Bus_Simul_Util = 0.000511 
issued_two_Eff = 0.014656 
queue_avg = 0.109736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.109736
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56705 n_act=51 n_pre=35 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03365
n_activity=3946 dram_eff=0.501
bk0: 129a 58602i bk1: 129a 58590i bk2: 131a 58571i bk3: 128a 58607i bk4: 128a 58631i bk5: 128a 58595i bk6: 96a 58655i bk7: 93a 58584i bk8: 115a 58624i bk9: 121a 58596i bk10: 129a 58611i bk11: 133a 58518i bk12: 129a 58610i bk13: 128a 58623i bk14: 132a 58566i bk15: 128a 58614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974203
Row_Buffer_Locality_read = 0.974203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514563
Bank_Level_Parallism_Col = 1.501113
Bank_Level_Parallism_Ready = 1.095094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500742 

BW Util details:
bwutil = 0.033646 
total_CMD = 58759 
util_bw = 1977 
Wasted_Col = 749 
Wasted_Row = 261 
Idle = 55772 

BW Util Bottlenecks: 
RCDc_limit = 457 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56705 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1977 
Row_Bus_Util =  0.001464 
CoL_Bus_Util = 0.033646 
Either_Row_CoL_Bus_Util = 0.034956 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.004382 
queue_avg = 0.180636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.180636
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56732 n_act=47 n_pre=31 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03361
n_activity=3835 dram_eff=0.515
bk0: 130a 58592i bk1: 128a 58608i bk2: 129a 58616i bk3: 132a 58535i bk4: 129a 58606i bk5: 128a 58612i bk6: 96a 58666i bk7: 89a 58666i bk8: 113a 58634i bk9: 122a 58601i bk10: 129a 58618i bk11: 130a 58604i bk12: 128a 58637i bk13: 130a 58582i bk14: 131a 58593i bk15: 131a 58604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976203
Row_Buffer_Locality_read = 0.976203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495182
Bank_Level_Parallism_Col = 1.459821
Bank_Level_Parallism_Ready = 1.114430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459821 

BW Util details:
bwutil = 0.033612 
total_CMD = 58759 
util_bw = 1975 
Wasted_Col = 733 
Wasted_Row = 198 
Idle = 55853 

BW Util Bottlenecks: 
RCDc_limit = 382 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56732 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1975 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.033612 
Either_Row_CoL_Bus_Util = 0.034497 
Issued_on_Two_Bus_Simul_Util = 0.000442 
issued_two_Eff = 0.012827 
queue_avg = 0.108460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.10846
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56729 n_act=45 n_pre=29 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03366
n_activity=3800 dram_eff=0.5205
bk0: 129a 58613i bk1: 128a 58615i bk2: 129a 58615i bk3: 130a 58592i bk4: 128a 58635i bk5: 128a 58611i bk6: 97a 58659i bk7: 90a 58598i bk8: 112a 58643i bk9: 123a 58579i bk10: 134a 58614i bk11: 133a 58578i bk12: 130a 58616i bk13: 129a 58608i bk14: 130a 58606i bk15: 128a 58613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977250
Row_Buffer_Locality_read = 0.977250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470268
Bank_Level_Parallism_Col = 1.451292
Bank_Level_Parallism_Ready = 1.097068
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451292 

BW Util details:
bwutil = 0.033663 
total_CMD = 58759 
util_bw = 1978 
Wasted_Col = 753 
Wasted_Row = 212 
Idle = 55816 

BW Util Bottlenecks: 
RCDc_limit = 375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56729 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1978 
Row_Bus_Util =  0.001259 
CoL_Bus_Util = 0.033663 
Either_Row_CoL_Bus_Util = 0.034548 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.010837 
queue_avg = 0.168366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.168366
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56732 n_act=48 n_pre=32 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03361
n_activity=3881 dram_eff=0.5089
bk0: 129a 58602i bk1: 130a 58594i bk2: 128a 58627i bk3: 129a 58594i bk4: 128a 58627i bk5: 130a 58588i bk6: 88a 58681i bk7: 92a 58596i bk8: 121a 58615i bk9: 120a 58612i bk10: 129a 58630i bk11: 129a 58601i bk12: 131a 58614i bk13: 130a 58592i bk14: 131a 58605i bk15: 130a 58573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975696
Row_Buffer_Locality_read = 0.975696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508287
Bank_Level_Parallism_Col = 1.475619
Bank_Level_Parallism_Ready = 1.110380
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475619 

BW Util details:
bwutil = 0.033612 
total_CMD = 58759 
util_bw = 1975 
Wasted_Col = 714 
Wasted_Row = 207 
Idle = 55863 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56732 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1975 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.033612 
Either_Row_CoL_Bus_Util = 0.034497 
Issued_on_Two_Bus_Simul_Util = 0.000477 
issued_two_Eff = 0.013814 
queue_avg = 0.112698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.112698
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56721 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03365
n_activity=3895 dram_eff=0.5076
bk0: 130a 58615i bk1: 129a 58593i bk2: 130a 58628i bk3: 130a 58600i bk4: 128a 58626i bk5: 128a 58610i bk6: 90a 58609i bk7: 90a 58644i bk8: 120a 58639i bk9: 123a 58573i bk10: 128a 58632i bk11: 133a 58543i bk12: 131a 58575i bk13: 128a 58609i bk14: 129a 58621i bk15: 130a 58573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499492
Bank_Level_Parallism_Col = 1.489560
Bank_Level_Parallism_Ready = 1.094588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489560 

BW Util details:
bwutil = 0.033646 
total_CMD = 58759 
util_bw = 1977 
Wasted_Col = 730 
Wasted_Row = 248 
Idle = 55804 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56721 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.033646 
Either_Row_CoL_Bus_Util = 0.034684 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.009323 
queue_avg = 0.177590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.17759
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56719 n_act=52 n_pre=36 n_ref_event=0 n_req=1981 n_rd=1981 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03371
n_activity=4045 dram_eff=0.4897
bk0: 128a 58639i bk1: 129a 58584i bk2: 130a 58612i bk3: 130a 58594i bk4: 128a 58644i bk5: 128a 58602i bk6: 91a 58604i bk7: 89a 58649i bk8: 126a 58584i bk9: 120a 58624i bk10: 129a 58631i bk11: 129a 58604i bk12: 128a 58645i bk13: 132a 58519i bk14: 133a 58581i bk15: 131a 58564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973751
Row_Buffer_Locality_read = 0.973751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.482655
Bank_Level_Parallism_Col = 1.447552
Bank_Level_Parallism_Ready = 1.107017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446448 

BW Util details:
bwutil = 0.033714 
total_CMD = 58759 
util_bw = 1981 
Wasted_Col = 760 
Wasted_Row = 257 
Idle = 55761 

BW Util Bottlenecks: 
RCDc_limit = 434 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56719 
Read = 1981 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1981 
total_req = 1981 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1981 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.033714 
Either_Row_CoL_Bus_Util = 0.034718 
Issued_on_Two_Bus_Simul_Util = 0.000494 
issued_two_Eff = 0.014216 
queue_avg = 0.118654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.118654
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56713 n_act=50 n_pre=34 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03361
n_activity=3897 dram_eff=0.5068
bk0: 128a 58631i bk1: 130a 58569i bk2: 128a 58642i bk3: 132a 58526i bk4: 128a 58623i bk5: 128a 58607i bk6: 90a 58636i bk7: 89a 58619i bk8: 121a 58611i bk9: 120a 58624i bk10: 131a 58620i bk11: 131a 58554i bk12: 131a 58573i bk13: 130a 58559i bk14: 130a 58613i bk15: 128a 58618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503010
Bank_Level_Parallism_Col = 1.498513
Bank_Level_Parallism_Ready = 1.094177
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498513 

BW Util details:
bwutil = 0.033612 
total_CMD = 58759 
util_bw = 1975 
Wasted_Col = 744 
Wasted_Row = 271 
Idle = 55769 

BW Util Bottlenecks: 
RCDc_limit = 455 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56713 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1975 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.033612 
Either_Row_CoL_Bus_Util = 0.034820 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.006354 
queue_avg = 0.164502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.164502
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56730 n_act=48 n_pre=32 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03368
n_activity=3974 dram_eff=0.498
bk0: 128a 58650i bk1: 130a 58588i bk2: 128a 58636i bk3: 129a 58596i bk4: 128a 58635i bk5: 128a 58613i bk6: 93a 58580i bk7: 89a 58666i bk8: 126a 58558i bk9: 122a 58607i bk10: 128a 58652i bk11: 129a 58614i bk12: 128a 58639i bk13: 132a 58588i bk14: 131a 58588i bk15: 130a 58611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975745
Row_Buffer_Locality_read = 0.975745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473288
Bank_Level_Parallism_Col = 1.439360
Bank_Level_Parallism_Ready = 1.101061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439360 

BW Util details:
bwutil = 0.033680 
total_CMD = 58759 
util_bw = 1979 
Wasted_Col = 730 
Wasted_Row = 211 
Idle = 55839 

BW Util Bottlenecks: 
RCDc_limit = 408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56730 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1979 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.033680 
Either_Row_CoL_Bus_Util = 0.034531 
Issued_on_Two_Bus_Simul_Util = 0.000511 
issued_two_Eff = 0.014786 
queue_avg = 0.110996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.110996
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56725 n_act=47 n_pre=31 n_ref_event=0 n_req=1976 n_rd=1976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03363
n_activity=3789 dram_eff=0.5215
bk0: 129a 58608i bk1: 129a 58594i bk2: 129a 58615i bk3: 130a 58594i bk4: 130a 58564i bk5: 128a 58616i bk6: 89a 58631i bk7: 88a 58633i bk8: 121a 58626i bk9: 122a 58608i bk10: 130a 58611i bk11: 131a 58599i bk12: 130a 58599i bk13: 132a 58587i bk14: 129a 58609i bk15: 129a 58596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976215
Row_Buffer_Locality_read = 0.976215
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514012
Bank_Level_Parallism_Col = 1.507547
Bank_Level_Parallism_Ready = 1.105769
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507170 

BW Util details:
bwutil = 0.033629 
total_CMD = 58759 
util_bw = 1976 
Wasted_Col = 697 
Wasted_Row = 253 
Idle = 55833 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56725 
Read = 1976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1976 
total_req = 1976 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1976 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.033629 
Either_Row_CoL_Bus_Util = 0.034616 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.009833 
queue_avg = 0.168230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.16823
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56734 n_act=48 n_pre=32 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03359
n_activity=3857 dram_eff=0.5118
bk0: 129a 58626i bk1: 134a 58508i bk2: 128a 58643i bk3: 128a 58626i bk4: 128a 58635i bk5: 128a 58614i bk6: 89a 58650i bk7: 88a 58669i bk8: 122a 58628i bk9: 121a 58597i bk10: 130a 58626i bk11: 129a 58601i bk12: 128a 58642i bk13: 130a 58571i bk14: 131a 58630i bk15: 131a 58553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975684
Row_Buffer_Locality_read = 0.975684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.452365
Bank_Level_Parallism_Col = 1.415903
Bank_Level_Parallism_Ready = 1.100811
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415903 

BW Util details:
bwutil = 0.033595 
total_CMD = 58759 
util_bw = 1974 
Wasted_Col = 779 
Wasted_Row = 207 
Idle = 55799 

BW Util Bottlenecks: 
RCDc_limit = 410 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56734 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1974 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.033595 
Either_Row_CoL_Bus_Util = 0.034463 
Issued_on_Two_Bus_Simul_Util = 0.000494 
issued_two_Eff = 0.014321 
queue_avg = 0.114417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.114417
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56710 n_act=50 n_pre=34 n_ref_event=0 n_req=1981 n_rd=1981 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03371
n_activity=4049 dram_eff=0.4893
bk0: 129a 58623i bk1: 128a 58626i bk2: 133a 58549i bk3: 129a 58596i bk4: 128a 58630i bk5: 130a 58561i bk6: 90a 58654i bk7: 89a 58624i bk8: 122a 58623i bk9: 123a 58587i bk10: 131a 58599i bk11: 130a 58605i bk12: 129a 58606i bk13: 131a 58576i bk14: 129a 58625i bk15: 130a 58585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974760
Row_Buffer_Locality_read = 0.974760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475008
Bank_Level_Parallism_Col = 1.471260
Bank_Level_Parallism_Ready = 1.107017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.471260 

BW Util details:
bwutil = 0.033714 
total_CMD = 58759 
util_bw = 1981 
Wasted_Col = 762 
Wasted_Row = 278 
Idle = 55738 

BW Util Bottlenecks: 
RCDc_limit = 438 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56710 
Read = 1981 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1981 
total_req = 1981 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1981 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.033714 
Either_Row_CoL_Bus_Util = 0.034871 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.007809 
queue_avg = 0.160299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.160299
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56720 n_act=52 n_pre=36 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03368
n_activity=4019 dram_eff=0.4924
bk0: 130a 58606i bk1: 129a 58597i bk2: 130a 58601i bk3: 129a 58606i bk4: 128a 58637i bk5: 128a 58597i bk6: 92a 58575i bk7: 89a 58667i bk8: 124a 58569i bk9: 124a 58562i bk10: 129a 58630i bk11: 130a 58572i bk12: 129a 58614i bk13: 128a 58602i bk14: 130a 58623i bk15: 130a 58601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973724
Row_Buffer_Locality_read = 0.973724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498489
Bank_Level_Parallism_Col = 1.465365
Bank_Level_Parallism_Ready = 1.109651
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.465365 

BW Util details:
bwutil = 0.033680 
total_CMD = 58759 
util_bw = 1979 
Wasted_Col = 760 
Wasted_Row = 240 
Idle = 55780 

BW Util Bottlenecks: 
RCDc_limit = 446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56720 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1979 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.033680 
Either_Row_CoL_Bus_Util = 0.034701 
Issued_on_Two_Bus_Simul_Util = 0.000477 
issued_two_Eff = 0.013732 
queue_avg = 0.128151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.128151
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56727 n_act=46 n_pre=30 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03356
n_activity=3735 dram_eff=0.528
bk0: 128a 58629i bk1: 129a 58579i bk2: 129a 58620i bk3: 130a 58597i bk4: 131a 58560i bk5: 128a 58601i bk6: 89a 58650i bk7: 89a 58646i bk8: 122a 58618i bk9: 123a 58575i bk10: 128a 58643i bk11: 129a 58591i bk12: 128a 58613i bk13: 129a 58583i bk14: 129a 58605i bk15: 131a 58568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976673
Row_Buffer_Locality_read = 0.976673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520905
Bank_Level_Parallism_Col = 1.506547
Bank_Level_Parallism_Ready = 1.098377
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506547 

BW Util details:
bwutil = 0.033561 
total_CMD = 58759 
util_bw = 1972 
Wasted_Col = 724 
Wasted_Row = 222 
Idle = 55841 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56727 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1972 
Row_Bus_Util =  0.001293 
CoL_Bus_Util = 0.033561 
Either_Row_CoL_Bus_Util = 0.034582 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.007874 
queue_avg = 0.174322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.174322
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56725 n_act=50 n_pre=34 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03365
n_activity=3908 dram_eff=0.5059
bk0: 130a 58584i bk1: 131a 58533i bk2: 130a 58628i bk3: 130a 58589i bk4: 128a 58643i bk5: 128a 58616i bk6: 89a 58671i bk7: 89a 58659i bk8: 120a 58645i bk9: 120a 58615i bk10: 128a 58657i bk11: 132a 58548i bk12: 130a 58608i bk13: 130a 58558i bk14: 132a 58554i bk15: 130a 58591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974709
Row_Buffer_Locality_read = 0.974709
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473018
Bank_Level_Parallism_Col = 1.437954
Bank_Level_Parallism_Ready = 1.121902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437228 

BW Util details:
bwutil = 0.033646 
total_CMD = 58759 
util_bw = 1977 
Wasted_Col = 806 
Wasted_Row = 219 
Idle = 55757 

BW Util Bottlenecks: 
RCDc_limit = 419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56725 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1977 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.033646 
Either_Row_CoL_Bus_Util = 0.034616 
Issued_on_Two_Bus_Simul_Util = 0.000460 
issued_two_Eff = 0.013274 
queue_avg = 0.120952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.120952
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56733 n_act=44 n_pre=28 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03359
n_activity=3707 dram_eff=0.5325
bk0: 128a 58631i bk1: 128a 58612i bk2: 129a 58621i bk3: 130a 58603i bk4: 128a 58639i bk5: 129a 58595i bk6: 88a 58654i bk7: 89a 58640i bk8: 121a 58623i bk9: 120a 58633i bk10: 131a 58588i bk11: 129a 58597i bk12: 132a 58604i bk13: 131a 58579i bk14: 129a 58603i bk15: 132a 58580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977710
Row_Buffer_Locality_read = 0.977710
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.501217
Bank_Level_Parallism_Col = 1.484883
Bank_Level_Parallism_Ready = 1.084600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484883 

BW Util details:
bwutil = 0.033595 
total_CMD = 58759 
util_bw = 1974 
Wasted_Col = 693 
Wasted_Row = 208 
Idle = 55884 

BW Util Bottlenecks: 
RCDc_limit = 375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56733 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 28 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 1974 
Row_Bus_Util =  0.001225 
CoL_Bus_Util = 0.033595 
Either_Row_CoL_Bus_Util = 0.034480 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.009872 
queue_avg = 0.185197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.185197
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56723 n_act=52 n_pre=36 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03368
n_activity=4101 dram_eff=0.4826
bk0: 128a 58633i bk1: 130a 58584i bk2: 129a 58615i bk3: 130a 58588i bk4: 131a 58563i bk5: 128a 58615i bk6: 89a 58672i bk7: 89a 58633i bk8: 122a 58591i bk9: 123a 58584i bk10: 128a 58652i bk11: 130a 58579i bk12: 130a 58601i bk13: 131a 58582i bk14: 132a 58578i bk15: 129a 58600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973724
Row_Buffer_Locality_read = 0.973724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472066
Bank_Level_Parallism_Col = 1.444444
Bank_Level_Parallism_Ready = 1.108641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444444 

BW Util details:
bwutil = 0.033680 
total_CMD = 58759 
util_bw = 1979 
Wasted_Col = 789 
Wasted_Row = 257 
Idle = 55734 

BW Util Bottlenecks: 
RCDc_limit = 447 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56723 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1979 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.033680 
Either_Row_CoL_Bus_Util = 0.034650 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.015226 
queue_avg = 0.119862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119862
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56714 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03365
n_activity=3863 dram_eff=0.5118
bk0: 131a 58557i bk1: 128a 58614i bk2: 132a 58588i bk3: 132a 58594i bk4: 128a 58647i bk5: 128a 58612i bk6: 91a 58626i bk7: 88a 58641i bk8: 122a 58597i bk9: 123a 58579i bk10: 131a 58585i bk11: 129a 58587i bk12: 128a 58627i bk13: 128a 58611i bk14: 130a 58589i bk15: 128a 58616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520670
Bank_Level_Parallism_Col = 1.505251
Bank_Level_Parallism_Ready = 1.086495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502626 

BW Util details:
bwutil = 0.033646 
total_CMD = 58759 
util_bw = 1977 
Wasted_Col = 713 
Wasted_Row = 237 
Idle = 55832 

BW Util Bottlenecks: 
RCDc_limit = 423 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 402 
rwq = 0 
CCDLc_limit_alone = 402 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56714 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.033646 
Either_Row_CoL_Bus_Util = 0.034803 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.005868 
queue_avg = 0.174560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.17456
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56718 n_act=52 n_pre=36 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03377
n_activity=4079 dram_eff=0.4864
bk0: 130a 58578i bk1: 130a 58581i bk2: 132a 58596i bk3: 130a 58568i bk4: 128a 58632i bk5: 128a 58610i bk6: 90a 58670i bk7: 88a 58662i bk8: 123a 58595i bk9: 124a 58546i bk10: 130a 58630i bk11: 132a 58574i bk12: 130a 58610i bk13: 128a 58600i bk14: 130a 58600i bk15: 131a 58583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973790
Row_Buffer_Locality_read = 0.973790
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483818
Bank_Level_Parallism_Col = 1.446770
Bank_Level_Parallism_Ready = 1.111895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445327 

BW Util details:
bwutil = 0.033765 
total_CMD = 58759 
util_bw = 1984 
Wasted_Col = 811 
Wasted_Row = 233 
Idle = 55731 

BW Util Bottlenecks: 
RCDc_limit = 450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56718 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1984 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.033765 
Either_Row_CoL_Bus_Util = 0.034735 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.015189 
queue_avg = 0.112936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.112936
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58759 n_nop=56716 n_act=49 n_pre=33 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03368
n_activity=3939 dram_eff=0.5024
bk0: 129a 58602i bk1: 129a 58587i bk2: 129a 58619i bk3: 129a 58592i bk4: 128a 58632i bk5: 128a 58615i bk6: 88a 58659i bk7: 90a 58647i bk8: 121a 58623i bk9: 125a 58570i bk10: 130a 58602i bk11: 132a 58554i bk12: 129a 58620i bk13: 129a 58603i bk14: 133a 58593i bk15: 130a 58574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975240
Row_Buffer_Locality_read = 0.975240
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471116
Bank_Level_Parallism_Col = 1.459875
Bank_Level_Parallism_Ready = 1.089944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459875 

BW Util details:
bwutil = 0.033680 
total_CMD = 58759 
util_bw = 1979 
Wasted_Col = 776 
Wasted_Row = 257 
Idle = 55747 

BW Util Bottlenecks: 
RCDc_limit = 427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58759 
n_nop = 56716 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1979 
Row_Bus_Util =  0.001396 
CoL_Bus_Util = 0.033680 
Either_Row_CoL_Bus_Util = 0.034769 
Issued_on_Two_Bus_Simul_Util = 0.000306 
issued_two_Eff = 0.008811 
queue_avg = 0.181572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.181572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3997, Miss = 990, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4049, Miss = 998, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4022, Miss = 986, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4028, Miss = 998, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3978, Miss = 987, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4046, Miss = 995, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4004, Miss = 996, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4031, Miss = 999, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4009, Miss = 995, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3998, Miss = 985, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3994, Miss = 989, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4839, Miss = 989, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3993, Miss = 990, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3991, Miss = 992, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4049, Miss = 1001, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4054, Miss = 1004, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3998, Miss = 986, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3998, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4039, Miss = 989, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3996, Miss = 999, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4008, Miss = 983, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3984, Miss = 986, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3998, Miss = 991, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3989, Miss = 999, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4020, Miss = 993, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4007, Miss = 991, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4020, Miss = 989, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3999, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4008, Miss = 989, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3987, Miss = 986, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4032, Miss = 985, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4033, Miss = 993, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3988, Miss = 989, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4009, Miss = 987, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3991, Miss = 987, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3976, Miss = 990, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4008, Miss = 987, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4003, Miss = 996, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3983, Miss = 989, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4010, Miss = 986, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3997, Miss = 987, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3989, Miss = 992, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3974, Miss = 985, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4004, Miss = 991, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4000, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4008, Miss = 986, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3999, Miss = 993, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3992, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3998, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3977, Miss = 992, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3974, Miss = 989, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4017, Miss = 983, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4012, Miss = 987, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4022, Miss = 990, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3995, Miss = 985, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4016, Miss = 989, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3992, Miss = 991, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3998, Miss = 989, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3992, Miss = 992, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3997, Miss = 985, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4021, Miss = 993, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3972, Miss = 991, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3999, Miss = 990, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4016, Miss = 989, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 257127
L2_total_cache_misses = 63373
L2_total_cache_miss_rate = 0.2465
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5372
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=257127
icnt_total_pkts_simt_to_mem=257127
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 257127
Req_Network_cycles = 78257
Req_Network_injected_packets_per_cycle =       3.2857 
Req_Network_conflicts_per_cycle =       0.1417
Req_Network_conflicts_per_cycle_util =       0.5845
Req_Bank_Level_Parallism =      13.5530
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0330
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0513

Reply_Network_injected_packets_num = 257127
Reply_Network_cycles = 78257
Reply_Network_injected_packets_per_cycle =        3.2857
Reply_Network_conflicts_per_cycle =        8.4122
Reply_Network_conflicts_per_cycle_util =      33.8067
Reply_Bank_Level_Parallism =      13.2043
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4879
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0411
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 54 sec (1254 sec)
gpgpu_simulation_rate = 114896 (inst/sec)
gpgpu_simulation_rate = 62 (cycle/sec)
gpgpu_silicon_slowdown = 18258064x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 13777
gpu_sim_insn = 19119427
gpu_ipc =    1387.7788
gpu_tot_sim_cycle = 92034
gpu_tot_sim_insn = 163199182
gpu_tot_ipc =    1773.2489
gpu_tot_issued_cta = 17586
gpu_occupancy = 9.8723% 
gpu_tot_occupancy = 18.3595% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6014
partiton_level_parallism_total  =       3.3329
partiton_level_parallism_util =       7.6735
partiton_level_parallism_util_total  =      12.0585
L2_BW  =     130.4585 GB/Sec
L2_BW_total  =     120.7325 GB/Sec
gpu_total_sim_rate=109603

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4353, Miss = 3891, Miss_rate = 0.894, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4089, Miss = 3772, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3851, Miss = 3652, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3863, Miss = 3656, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4206, Miss = 3820, Miss_rate = 0.908, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4128, Miss = 3801, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4345, Miss = 3882, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4185, Miss = 3807, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3940, Miss = 3691, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4339, Miss = 3874, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4178, Miss = 3872, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3933, Miss = 3774, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4108, Miss = 3838, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4106, Miss = 3843, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4003, Miss = 3795, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3973, Miss = 3786, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4057, Miss = 3812, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4369, Miss = 3962, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4486, Miss = 4008, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4296, Miss = 3929, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4017, Miss = 3805, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4042, Miss = 3804, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3881, Miss = 3728, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4138, Miss = 3852, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4274, Miss = 3923, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4141, Miss = 3855, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3915, Miss = 3743, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4238, Miss = 3905, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4099, Miss = 3834, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4024, Miss = 3798, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4276, Miss = 3928, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3917, Miss = 3742, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4032, Miss = 3808, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4108, Miss = 3843, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 4139, Miss = 3851, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4110, Miss = 3834, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3988, Miss = 3779, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4292, Miss = 3931, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3835, Miss = 3707, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4170, Miss = 3862, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3809, Miss = 3704, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 4253, Miss = 3908, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3994, Miss = 3791, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 4480, Miss = 4015, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 4185, Miss = 3885, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3984, Miss = 3787, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 4100, Miss = 3831, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 4543, Miss = 4052, Miss_rate = 0.892, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[48]: Access = 4249, Miss = 3848, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4340, Miss = 3876, Miss_rate = 0.893, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[50]: Access = 3721, Miss = 3587, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 3934, Miss = 3690, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4051, Miss = 3755, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4093, Miss = 3763, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 3970, Miss = 3703, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4141, Miss = 3787, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4238, Miss = 3849, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 3923, Miss = 3687, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4095, Miss = 3765, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3947, Miss = 3692, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4291, Miss = 3860, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4163, Miss = 3797, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 3892, Miss = 3672, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 3918, Miss = 3681, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4146, Miss = 3796, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 3869, Miss = 3660, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4186, Miss = 3822, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 3896, Miss = 3669, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 3942, Miss = 3700, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 3943, Miss = 3691, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4235, Miss = 3825, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 3834, Miss = 3641, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4298, Miss = 3862, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 3891, Miss = 3673, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 3966, Miss = 3705, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 3726, Miss = 3600, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 3948, Miss = 3706, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4173, Miss = 3810, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 3961, Miss = 3703, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4188, Miss = 3815, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 326960
	L1D_total_cache_misses = 303660
	L1D_total_cache_miss_rate = 0.9287
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 211691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 311759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15205

Total_core_cache_fail_stats:
ctas_completed 17586, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
573, 438, 438, 438, 438, 438, 438, 438, 438, 438, 438, 438, 438, 438, 449, 438, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 234, 78, 78, 78, 78, 78, 
gpgpu_n_tot_thrd_icount = 176541792
gpgpu_n_tot_w_icount = 5516931
gpgpu_n_stall_shd_mem = 363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291539
gpgpu_n_mem_write_global = 15205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9031536
gpgpu_n_store_insn = 15877
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55024640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 363
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4403536	W0_Idle:7774519	W0_Scoreboard:26973986	W1:124932	W2:15274	W3:73	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5376652
single_issue_nums: WS0:1380254	WS1:1378786	WS2:1379501	WS3:1378390	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2332312 {8:291539,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 608200 {40:15205,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11661560 {40:291539,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121640 {8:15205,}
maxmflatency = 557 
max_icnt2mem_latency = 130 
maxmrqlatency = 74 
max_icnt2sh_latency = 203 
averagemflatency = 286 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 48 
mrq_lat_table:22474 	13557 	11707 	10506 	8408 	1207 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117185 	189511 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	88857 	154443 	63440 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	57073 	22418 	23538 	31474 	55134 	110497 	6610 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      7002      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5692      5454      5682      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5595      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]:  9.533334 22.833334 15.555555 17.625000 33.000000 33.250000  9.636364 23.250000  9.928572 11.083333 27.799999 23.333334 34.750000 45.000000 19.428572 46.000000 
dram[1]: 19.142857 19.428572 45.000000 17.625000 44.000000 14.888889  7.333333 10.777778 16.000000 13.500000 11.750000 27.400000 28.000000 11.583333 27.400000 34.000000 
dram[2]: 12.727273 26.799999 44.000000 15.666667 13.600000 19.000000 20.400000 45.000000 13.300000 15.000000 12.083333 19.571428 12.727273 20.142857 15.777778  7.142857 
dram[3]: 19.857143 43.000000 15.555555 17.375000 19.571428 13.900000 17.666666 11.222222 16.750000 22.000000 11.076923  9.866667  9.733334 28.200001 23.666666 15.555555 
dram[4]: 12.545455 10.214286 11.076923 17.000000 22.500000 33.000000 10.666667 16.500000 10.692307 17.000000 11.750000 19.428572 15.888889 15.777778 17.125000 27.000000 
dram[5]: 22.666666 11.000000 22.833334 15.777778 23.000000 19.000000  6.857143 12.875000 18.714285 14.555555 17.750000 23.166666 14.200000  9.733334 17.500000 17.000000 
dram[6]: 16.750000 33.750000  9.733334 19.857143 15.333333 10.285714 13.714286  8.583333 32.250000 21.666666 23.666666 14.300000 26.799999 12.545455 33.500000 20.142857 
dram[7]: 12.083333 14.300000 12.454545 22.500000 19.428572 17.125000 14.571428  8.909091 31.750000 16.250000 10.285714 13.090909 12.727273 19.857143 27.200001 11.000000 
dram[8]: 16.750000 14.200000 33.500000 27.000000 19.142857 27.200001 14.857142  9.900000 17.571428 12.000000 46.666668  7.789474 19.714285 34.250000 27.799999 20.000000 
dram[9]: 33.500000 27.000000 14.400000 13.900000 16.875000 12.545455 14.857142 15.833333 19.666666  8.812500 20.000000 24.166666 17.125000 12.909091  9.666667 12.818182 
dram[10]: 32.750000 17.500000 27.600000 22.833334 15.222222 15.444445 20.799999 13.857142 19.833334 26.000000 22.500000 11.750000 19.857143 22.500000 17.625000 44.666668 
dram[11]: 12.636364 15.555555 12.250000 15.444445 12.545455 13.600000  7.062500 10.666667 20.166666 11.000000 12.000000 13.000000 15.555555 12.000000 45.000000 13.000000 
dram[12]:  9.600000 27.000000 15.444445 12.000000 22.333334 32.750000 10.600000 10.888889 15.875000 14.555555 11.076923 10.428572 17.250000 45.333332 19.857143  9.666667 
dram[13]: 15.444445 16.750000 12.727273 14.100000 43.333332 27.400000 17.000000  8.583333 24.400000 21.000000 27.600000 12.666667 23.833334 34.250000 13.181818 22.166666 
dram[14]: 19.285715 32.750000 44.666668 15.555555 19.142857 17.000000 13.000000 10.000000 20.000000 16.250000 22.666666 11.916667 45.000000 14.200000 12.250000 46.000000 
dram[15]: 17.250000 22.333334 22.666666 17.375000 17.000000 22.166666 17.666666 15.666667 30.250000  8.500000 18.250000 20.571428 15.555555 17.125000 27.600000 19.285715 
dram[16]: 27.000000 22.333334 17.125000 23.166666 43.000000 33.000000 24.750000 12.250000 25.600000 21.333334 13.900000 12.636364 27.400000 27.600000 23.333334 10.500000 
dram[17]: 17.250000 23.500000 14.100000 20.000000 15.111111 26.200001  9.700000 24.750000 12.454545 14.888889 20.142857 14.000000 15.888889 17.500000 12.636364 10.285714 
dram[18]: 22.500000 28.000000 22.666666 27.200001 22.000000 22.166666  7.142857 11.750000 19.428572 24.799999 19.857143 10.357142 12.727273 10.285714 20.000000 19.285715 
dram[19]: 33.250000 12.545455 34.750000  8.055555 33.000000 22.500000 11.000000 22.750000 25.600000 12.090909 18.000000 12.000000 10.923077 14.200000 22.833334 14.100000 
dram[20]: 19.714285 22.166666 17.125000 45.666668 33.500000 17.000000  7.500000 15.666667 12.272727 16.250000 33.250000 17.500000 13.900000 20.142857 34.750000 27.000000 
dram[21]: 13.600000 15.000000 15.666667 44.666668 23.333334 26.600000 23.250000 45.500000 16.375000 22.166666 44.000000 20.000000 19.857143 27.200001 19.714285 13.900000 
dram[22]: 26.600000 10.923077 20.428572 17.250000 19.285715 19.285715 13.571428 13.428572 14.444445 25.400000 22.666666 44.666668 27.000000 17.375000 10.846154 15.222222 
dram[23]: 19.285715 13.900000 11.076923 13.800000 34.500000 11.833333 23.750000 16.000000 21.500000 19.571428 18.125000 27.799999 45.666668 17.750000 14.500000 23.166666 
dram[24]: 19.571428 19.285715  9.733334 17.125000 15.222222 32.750000  7.692307 15.833333 14.444445 11.500000 20.428572 17.375000 19.714285 19.714285 15.555555 17.375000 
dram[25]: 33.500000 26.600000 26.600000 19.857143 10.142858 19.142857 11.875000 19.200001 16.500000 13.300000 27.200001 18.000000 12.818182 44.333332 19.428572 11.916667 
dram[26]: 14.200000 15.222222 27.400000 13.272727 32.750000 23.166666 11.111111 12.125000 16.000000 18.428572 15.888889  9.600000 19.285715 15.666667 10.285714 17.375000 
dram[27]: 17.250000 22.666666 14.000000 14.300000 19.428572 22.666666 13.857142 23.750000 13.200000 25.799999 16.222221  9.375000 18.125000 27.600000 12.909091 15.888889 
dram[28]: 17.250000 23.166666 20.142857 23.000000 19.142857 26.600000 19.000000 18.799999 11.166667 13.800000 19.714285 15.666667 15.444445 15.888889 20.000000 32.750000 
dram[29]: 11.666667 22.000000 20.142857 44.333332 32.750000 32.500000 19.799999 22.750000 16.250000 14.333333 20.000000 17.125000 12.727273 17.500000 15.666667 45.000000 
dram[30]: 26.799999 17.125000 33.250000 12.909091 19.428572 33.000000 16.000000 13.857142 11.166667 10.461538 45.333332 33.750000 27.400000 46.333332 10.846154 34.000000 
dram[31]: 27.000000 15.444445 22.500000 15.666667 26.400000 33.250000  9.090909 46.000000 16.125000 15.111111 13.800000 13.272727 23.000000 15.333333 18.625000 15.777778 
average row locality = 67862/4034 = 16.822508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       137       140       141       132       133       106        93       139       133       139       140       139       135       136       138 
dram[1]:       134       136       135       141       132       134       110        97       128       135       141       137       140       139       137       136 
dram[2]:       140       134       132       141       136       133       102        90       133       135       145       137       140       141       142       150 
dram[3]:       139       129       140       139       137       139       106       101       134       132       144       148       146       141       142       140 
dram[4]:       138       143       144       136       135       132        96        99       139       136       141       136       143       142       137       135 
dram[5]:       136       143       137       142       138       133        96       103       131       131       142       139       142       146       140       136 
dram[6]:       134       135       146       139       138       144        96       103       129       130       142       143       134       138       134       141 
dram[7]:       145       143       137       135       136       137       102        98       127       130       144       144       140       139       136       143 
dram[8]:       134       142       134       135       134       136       104        99       123       132       140       148       138       137       139       140 
dram[9]:       134       135       144       139       135       138       104        95       118       141       140       145       137       142       145       141 
dram[10]:       131       140       138       137       137       139       104        97       119       130       135       141       139       135       141       134 
dram[11]:       139       140       147       139       138       136       113        96       121       132       144       143       140       144       135       143 
dram[12]:       144       135       139       144       134       131       106        98       127       131       144       146       138       136       139       145 
dram[13]:       139       134       140       141       130       137       102       103       122       126       138       152       143       137       145       133 
dram[14]:       135       131       134       140       134       136       104       100       120       130       136       143       135       142       147       138 
dram[15]:       138       134       136       139       136       133       106        94       121       136       146       144       140       137       138       135 
dram[16]:       135       134       137       139       129       132        99        98       128       128       139       139       137       138       140       147 
dram[17]:       138       141       141       140       136       131        97        99       137       134       141       140       143       140       139       144 
dram[18]:       135       140       136       136       132       133       100        94       136       124       139       145       140       144       140       135 
dram[19]:       133       138       139       145       132       135        99        91       128       133       144       144       142       142       137       141 
dram[20]:       138       133       137       137       134       136       105        94       135       130       133       140       139       141       139       135 
dram[21]:       136       135       141       134       140       133        93        91       131       133       132       140       139       136       138       139 
dram[22]:       133       142       143       138       135       135        95        94       130       127       136       134       135       139       141       137 
dram[23]:       135       139       144       138       138       142        95        96       129       137       145       139       137       142       145       139 
dram[24]:       137       135       146       137       137       131       100        95       130       138       143       139       138       138       140       139 
dram[25]:       134       133       133       139       142       134        95        96       132       133       136       144       141       133       136       143 
dram[26]:       142       137       137       146       131       139       100        97       128       129       143       144       135       141       144       139 
dram[27]:       138       136       140       143       136       136        97        95       132       129       146       150       145       138       142       143 
dram[28]:       138       139       141       138       134       133        95        94       134       138       138       141       139       143       140       131 
dram[29]:       140       132       141       133       131       130        99        91       130       129       140       137       140       140       141       135 
dram[30]:       134       137       133       142       136       132        96        97       134       136       136       135       137       139       141       136 
dram[31]:       135       139       135       141       132       133       100        92       129       136       138       146       138       138       149       142 
total dram reads = 67862
bank skew: 152/90 = 1.69
chip skew: 2157/2089 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1217      1283      1309      1266      1350      1378      1266      1304      1211      1241      1210      1204      1250      1259      1274      1241
dram[1]:       1294      1293      1268      1227      1314      1368      1247      1290      1391      1373      1301      1302      1216      1241      1300      1283
dram[2]:       1307      1364      1407      1335      1301      1327      1277      1313      1305      1299      1374      1360      1267      1250      1326      1222
dram[3]:       1307      1420      1374      1394      1387      1367      1360      1331      1343      1378      1357      1325      1272      1305      1351      1321
dram[4]:       1329      1317      1330      1381      1335      1368      1329      1259      1299      1276      1332      1383      1272      1266      1318      1313
dram[5]:       1247      1192      2778      1239      1240      1276      1265      1195      1282      1277      1224      1258      1203      1191      1254      1253
dram[6]:       1254      1247      1202      1199      1240      1231      1304      1177      1232      1248      1252      1220      1311      1285      1276      1212
dram[7]:       1162      1160      1186      1227      1243      1257      1246      1191      1316      1318      1263      1250      1208      1252      1228      1215
dram[8]:       1308      1296      1301      1268      1273      1269      1294      1178      1281      1254      1279      1235      1244      1261      1331      1262
dram[9]:       1302      1349      1250      1285      1340      1311      1333      1358      1323      1254      1299      1280      1299      1234      1303      1322
dram[10]:       1314      1285      1285      1305      1305      1327      1318      1293      1262      1275      1310      1337      1262      1299      1315      1349
dram[11]:       1248      1250      1215      1233      1293      1272      1208      1286      1244      1262      1251      1209      1210      1171      1303      1213
dram[12]:       1249      1313      1269      1256      1320      1311      1279      1220      1313      1312      1367      1353      1295      1307      1336      1267
dram[13]:       1247      1269      1235      1205      1304      1251      1222      1183      1283      1284      1278      1189      1200      1220      1280      1320
dram[14]:       1352      1354      1332      1283      1402      1387      1354      1275      1265      1209      1309      1273      1289      1251      1292      1315
dram[15]:       1315      1272      1292      1235      1310      1318      1299      1296      1285      1263      1243      1217      1219      1199      1313      1301
dram[16]:       1295      1272      1254      1235      1298      1308      1200      1230      1308      1348      1388      1318      1297      1323      1282      1222
dram[17]:       1272      1277      1268      1232      1281      1299      1187      1156      1227      1270      1196      1230      1192      1201      1316      1284
dram[18]:       1363      1346      1346      1357      1347      1370      1302      1339      1291      1337      1392      1388      1304      1316      1365      1384
dram[19]:       1399      1374      1361      1290      1429      1371      1310      1378      1360      1321      1265      1276      1302      1310      1384      1331
dram[20]:       1251      1299      1267      1292      1254      1246      1211      1236      1298      1285      1380      1303      1287      1283      1304      1343
dram[21]:       1265      1242      1202      1291      1243      1264      1253      1275      1291      1260      1326      1286      1235      1285      1275      1245
dram[22]:       1347      1303      1277      1277      1331      1288      1274      1280      1336      1360      1437      1433      1361      1348      1378      1372
dram[23]:       1385      1264      1269      1308      1305      1302      1379      1428      1289      1255      1270      1308      1329      1291      1305      1353
dram[24]:       1284      1325      1240      1282      1267      1299      1254      1250      1280      1279      1209      1218      1259      1226      1261      1260
dram[25]:       1234      1279      1224      1211      1221      1245      1213      1215      1285      1307      1264      1237      1241      1294      1265      1262
dram[26]:       1336      1354      1360      1284      1379      1314      1277      1243      1355      1366      1345      1322      1311      1302      1295      1328
dram[27]:       1348      1366      1341      1329      1338      1355      1283      1325      1339      1410      1290      1263      1258      1313      1316      1297
dram[28]:       1257      1242      1225      1254      1220      1248      1239      1228      1273      1245      1295      1267      1301      1249      1307      1328
dram[29]:       1296      1330      1297      1383      1383      1337      1280      1343      1322      1380      1336      1357      1332      1347      1379      1387
dram[30]:       1345      1294      1383      1313      1337      1357      1350      1310      1302      1254      1347      1339      1292      1285      1285      1310
dram[31]:       1310      1288      1347      1311      1356      1324      1245      1340      1309      1282      1348      1332      1332      1323      1258      1298
maximum mf latency per bank:
dram[0]:        479       507       473       470       472       490       476       475       479       507       419       429       444       503       481       464
dram[1]:        468       490       474       483       462       472       465       476       517       524       491       495       470       499       489       477
dram[2]:        471       493       475       491       479       463       466       470       483       557       491       489       472       513       503       490
dram[3]:        471       519       472       472       460       497       515       474       530       539       500       496       495       511       489       469
dram[4]:        505       483       470       471       452       461       474       466       481       536       523       480       455       499       509       482
dram[5]:        486       484       483       457       460       478       468       488       449       457       520       455       481       491       484       459
dram[6]:        422       404       459       419       440       461       460       461       439       488       463       460       448       469       456       473
dram[7]:        489       467       458       463       446       506       442       456       477       486       472       463       483       474       474       484
dram[8]:        440       471       446       442       471       496       473       473       451       482       472       534       463       486       462       464
dram[9]:        463       486       448       482       492       474       471       480       467       499       498       472       458       465       480       493
dram[10]:        459       480       484       486       500       472       465       449       461       491       484       498       466       454       488       503
dram[11]:        479       477       461       489       463       473       474       468       467       482       491       472       469       468       421       451
dram[12]:        490       491       483       492       472       464       455       474       501       476       493       478       481       486       482       475
dram[13]:        462       489       457       480       459       459       454       468       466       487       466       501       435       487       466       472
dram[14]:        465       447       478       480       474       486       478       460       493       478       493       480       478       469       472       472
dram[15]:        454       477       470       453       445       492       460       475       485       487       492       475       412       421       473       480
dram[16]:        481       515       469       469       443       474       455       458       484       507       484       473       454       496       497       469
dram[17]:        494       507       470       473       487       483       475       469       498       501       500       504       455       502       536       480
dram[18]:        482       490       488       482       459       495       481       468       486       478       491       497       478       499       481       542
dram[19]:        497       511       469       463       489       488       475       473       493       510       501       511       484       513       489       485
dram[20]:        491       510       493       479       472       510       457       450       487       527       502       502       475       499       484       486
dram[21]:        469       448       451       483       490       474       453       460       439       472       451       450       461       450       458       442
dram[22]:        486       487       483       471       476       459       474       456       487       504       502       508       471       505       485       517
dram[23]:        495       502       463       469       498       507       458       466       466       477       492       494       464       473       477       483
dram[24]:        441       461       476       467       426       441       486       445       471       539       448       436       429       428       473       433
dram[25]:        482       459       445       455       473       448       452       430       494       486       458       459       481       520       464       481
dram[26]:        473       486       465       491       486       486       469       468       474       550       480       456       446       457       462       499
dram[27]:        448       453       471       483       490       487       494       483       521       500       501       490       495       461       477       467
dram[28]:        492       486       455       470       468       464       446       440       474       525       445       449       479       467       441       464
dram[29]:        481       463       464       475       484       479       474       471       497       502       504       490       494       511       486       495
dram[30]:        491       477       461       486       485       464       486       470       471       505       509       500       472       471       507       478
dram[31]:        476       463       471       493       503       479       479       479       493       508       507       497       496       487       463       461
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66796 n_act=115 n_pre=99 n_ref_event=0 n_req=2124 n_rd=2124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03074
n_activity=6718 dram_eff=0.3162
bk0: 143a 68660i bk1: 137a 68864i bk2: 140a 68834i bk3: 141a 68821i bk4: 132a 68924i bk5: 133a 68899i bk6: 106a 68797i bk7: 93a 68956i bk8: 139a 68691i bk9: 133a 68705i bk10: 139a 68912i bk11: 140a 68876i bk12: 139a 68920i bk13: 135a 68930i bk14: 136a 68879i bk15: 138a 68948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945857
Row_Buffer_Locality_read = 0.945857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415596
Bank_Level_Parallism_Col = 1.375427
Bank_Level_Parallism_Ready = 1.104049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371729 

BW Util details:
bwutil = 0.030736 
total_CMD = 69104 
util_bw = 2124 
Wasted_Col = 1470 
Wasted_Row = 766 
Idle = 64744 

BW Util Bottlenecks: 
RCDc_limit = 1178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66796 
Read = 2124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 115 
n_pre = 99 
n_ref = 0 
n_req = 2124 
total_req = 2124 

Dual Bus Interface Util: 
issued_total_row = 214 
issued_total_col = 2124 
Row_Bus_Util =  0.003097 
CoL_Bus_Util = 0.030736 
Either_Row_CoL_Bus_Util = 0.033399 
Issued_on_Two_Bus_Simul_Util = 0.000434 
issued_two_Eff = 0.012998 
queue_avg = 0.101036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.101036
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66786 n_act=122 n_pre=106 n_ref_event=0 n_req=2112 n_rd=2112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03056
n_activity=6557 dram_eff=0.3221
bk0: 134a 68857i bk1: 136a 68837i bk2: 135a 68963i bk3: 141a 68818i bk4: 132a 68948i bk5: 134a 68764i bk6: 110a 68683i bk7: 97a 68829i bk8: 128a 68845i bk9: 135a 68783i bk10: 141a 68744i bk11: 137a 68889i bk12: 140a 68896i bk13: 139a 68695i bk14: 137a 68913i bk15: 136a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942235
Row_Buffer_Locality_read = 0.942235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434305
Bank_Level_Parallism_Col = 1.403395
Bank_Level_Parallism_Ready = 1.091856
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.394625 

BW Util details:
bwutil = 0.030563 
total_CMD = 69104 
util_bw = 2112 
Wasted_Col = 1499 
Wasted_Row = 849 
Idle = 64644 

BW Util Bottlenecks: 
RCDc_limit = 1277 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66786 
Read = 2112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 2112 
total_req = 2112 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 2112 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.030563 
Either_Row_CoL_Bus_Util = 0.033544 
Issued_on_Two_Bus_Simul_Util = 0.000318 
issued_two_Eff = 0.009491 
queue_avg = 0.157053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.157053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66739 n_act=138 n_pre=122 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03084
n_activity=6842 dram_eff=0.3115
bk0: 140a 68739i bk1: 134a 68879i bk2: 132a 68965i bk3: 141a 68794i bk4: 136a 68779i bk5: 133a 68834i bk6: 102a 68935i bk7: 90a 69018i bk8: 133a 68789i bk9: 135a 68795i bk10: 145a 68743i bk11: 137a 68847i bk12: 140a 68743i bk13: 141a 68831i bk14: 142a 68835i bk15: 150a 68508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935242
Row_Buffer_Locality_read = 0.935242
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449614
Bank_Level_Parallism_Col = 1.387432
Bank_Level_Parallism_Ready = 1.084467
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.378689 

BW Util details:
bwutil = 0.030838 
total_CMD = 69104 
util_bw = 2131 
Wasted_Col = 1618 
Wasted_Row = 915 
Idle = 64440 

BW Util Bottlenecks: 
RCDc_limit = 1452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66739 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2131 
Row_Bus_Util =  0.003762 
CoL_Bus_Util = 0.030838 
Either_Row_CoL_Bus_Util = 0.034224 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.010994 
queue_avg = 0.102599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.102599
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66717 n_act=136 n_pre=120 n_ref_event=0 n_req=2157 n_rd=2157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03121
n_activity=7225 dram_eff=0.2985
bk0: 139a 68861i bk1: 129a 68933i bk2: 140a 68818i bk3: 139a 68818i bk4: 137a 68840i bk5: 139a 68750i bk6: 106a 68895i bk7: 101a 68819i bk8: 134a 68847i bk9: 132a 68873i bk10: 144a 68721i bk11: 148a 68656i bk12: 146a 68655i bk13: 141a 68879i bk14: 142a 68890i bk15: 140a 68782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936949
Row_Buffer_Locality_read = 0.936949
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421031
Bank_Level_Parallism_Col = 1.376068
Bank_Level_Parallism_Ready = 1.081595
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.368323 

BW Util details:
bwutil = 0.031214 
total_CMD = 69104 
util_bw = 2157 
Wasted_Col = 1677 
Wasted_Row = 940 
Idle = 64330 

BW Util Bottlenecks: 
RCDc_limit = 1419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66717 
Read = 2157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2157 
total_req = 2157 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2157 
Row_Bus_Util =  0.003705 
CoL_Bus_Util = 0.031214 
Either_Row_CoL_Bus_Util = 0.034542 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.010892 
queue_avg = 0.153522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.153522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66736 n_act=142 n_pre=126 n_ref_event=0 n_req=2132 n_rd=2132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03085
n_activity=7007 dram_eff=0.3043
bk0: 138a 68776i bk1: 143a 68664i bk2: 144a 68695i bk3: 136a 68829i bk4: 135a 68883i bk5: 132a 68908i bk6: 96a 68843i bk7: 99a 68911i bk8: 139a 68711i bk9: 136a 68805i bk10: 141a 68730i bk11: 136a 68851i bk12: 143a 68789i bk13: 142a 68771i bk14: 137a 68844i bk15: 135a 68887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933396
Row_Buffer_Locality_read = 0.933396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.428069
Bank_Level_Parallism_Col = 1.367816
Bank_Level_Parallism_Ready = 1.089118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355253 

BW Util details:
bwutil = 0.030852 
total_CMD = 69104 
util_bw = 2132 
Wasted_Col = 1697 
Wasted_Row = 1002 
Idle = 64273 

BW Util Bottlenecks: 
RCDc_limit = 1478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66736 
Read = 2132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2132 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2132 
Row_Bus_Util =  0.003878 
CoL_Bus_Util = 0.030852 
Either_Row_CoL_Bus_Util = 0.034267 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.013514 
queue_avg = 0.101861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.101861
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66731 n_act=140 n_pre=124 n_ref_event=0 n_req=2135 n_rd=2135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0309
n_activity=7167 dram_eff=0.2979
bk0: 136a 68892i bk1: 143a 68672i bk2: 137a 68884i bk3: 142a 68799i bk4: 138a 68873i bk5: 133a 68831i bk6: 96a 68718i bk7: 103a 68849i bk8: 131a 68876i bk9: 131a 68798i bk10: 142a 68838i bk11: 139a 68870i bk12: 142a 68770i bk13: 146a 68638i bk14: 140a 68840i bk15: 136a 68807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934426
Row_Buffer_Locality_read = 0.934426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410262
Bank_Level_Parallism_Col = 1.370637
Bank_Level_Parallism_Ready = 1.088525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363443 

BW Util details:
bwutil = 0.030895 
total_CMD = 69104 
util_bw = 2135 
Wasted_Col = 1709 
Wasted_Row = 1009 
Idle = 64251 

BW Util Bottlenecks: 
RCDc_limit = 1477 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66731 
Read = 2135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 2135 
total_req = 2135 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 2135 
Row_Bus_Util =  0.003820 
CoL_Bus_Util = 0.030895 
Either_Row_CoL_Bus_Util = 0.034340 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.010957 
queue_avg = 0.145172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.145172
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66769 n_act=129 n_pre=113 n_ref_event=0 n_req=2126 n_rd=2126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03077
n_activity=7086 dram_eff=0.3
bk0: 134a 68836i bk1: 135a 68910i bk2: 146a 68640i bk3: 139a 68852i bk4: 138a 68798i bk5: 144a 68667i bk6: 96a 68879i bk7: 103a 68744i bk8: 129a 68947i bk9: 130a 68877i bk10: 142a 68898i bk11: 143a 68773i bk12: 134a 68909i bk13: 138a 68761i bk14: 134a 68940i bk15: 141a 68840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939323
Row_Buffer_Locality_read = 0.939323
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387907
Bank_Level_Parallism_Col = 1.352363
Bank_Level_Parallism_Ready = 1.096896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.344715 

BW Util details:
bwutil = 0.030765 
total_CMD = 69104 
util_bw = 2126 
Wasted_Col = 1627 
Wasted_Row = 944 
Idle = 64407 

BW Util Bottlenecks: 
RCDc_limit = 1342 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66769 
Read = 2126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 2126 
total_req = 2126 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 2126 
Row_Bus_Util =  0.003502 
CoL_Bus_Util = 0.030765 
Either_Row_CoL_Bus_Util = 0.033790 
Issued_on_Two_Bus_Simul_Util = 0.000478 
issued_two_Eff = 0.014133 
queue_avg = 0.089908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.089908
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66716 n_act=145 n_pre=129 n_ref_event=0 n_req=2136 n_rd=2136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03091
n_activity=7394 dram_eff=0.2889
bk0: 145a 68722i bk1: 143a 68771i bk2: 137a 68765i bk3: 135a 68868i bk4: 136a 68857i bk5: 137a 68816i bk6: 102a 68880i bk7: 98a 68780i bk8: 127a 68948i bk9: 130a 68832i bk10: 144a 68690i bk11: 144a 68734i bk12: 140a 68753i bk13: 139a 68843i bk14: 136a 68910i bk15: 143a 68694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932116
Row_Buffer_Locality_read = 0.932116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.379400
Bank_Level_Parallism_Col = 1.352083
Bank_Level_Parallism_Ready = 1.082397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342448 

BW Util details:
bwutil = 0.030910 
total_CMD = 69104 
util_bw = 2136 
Wasted_Col = 1809 
Wasted_Row = 1084 
Idle = 64075 

BW Util Bottlenecks: 
RCDc_limit = 1550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66716 
Read = 2136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 2136 
total_req = 2136 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 2136 
Row_Bus_Util =  0.003965 
CoL_Bus_Util = 0.030910 
Either_Row_CoL_Bus_Util = 0.034557 
Issued_on_Two_Bus_Simul_Util = 0.000318 
issued_two_Eff = 0.009213 
queue_avg = 0.144955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.144955
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66800 n_act=119 n_pre=103 n_ref_event=0 n_req=2115 n_rd=2115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03061
n_activity=6814 dram_eff=0.3104
bk0: 134a 68836i bk1: 142a 68744i bk2: 134a 68945i bk3: 135a 68894i bk4: 134a 68862i bk5: 136a 68874i bk6: 104a 68885i bk7: 99a 68801i bk8: 123a 68872i bk9: 132a 68746i bk10: 140a 68969i bk11: 148a 68531i bk12: 138a 68852i bk13: 137a 68902i bk14: 139a 68922i bk15: 140a 68839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943735
Row_Buffer_Locality_read = 0.943735
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.383282
Bank_Level_Parallism_Col = 1.357857
Bank_Level_Parallism_Ready = 1.103546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354525 

BW Util details:
bwutil = 0.030606 
total_CMD = 69104 
util_bw = 2115 
Wasted_Col = 1573 
Wasted_Row = 870 
Idle = 64546 

BW Util Bottlenecks: 
RCDc_limit = 1230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66800 
Read = 2115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2115 
total_req = 2115 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2115 
Row_Bus_Util =  0.003213 
CoL_Bus_Util = 0.030606 
Either_Row_CoL_Bus_Util = 0.033341 
Issued_on_Two_Bus_Simul_Util = 0.000478 
issued_two_Eff = 0.014323 
queue_avg = 0.105479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105479
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66728 n_act=141 n_pre=125 n_ref_event=0 n_req=2133 n_rd=2133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03087
n_activity=7269 dram_eff=0.2934
bk0: 134a 68933i bk1: 135a 68877i bk2: 144a 68778i bk3: 139a 68784i bk4: 135a 68839i bk5: 138a 68748i bk6: 104a 68859i bk7: 95a 68895i bk8: 118a 68902i bk9: 141a 68626i bk10: 140a 68866i bk11: 145a 68864i bk12: 137a 68811i bk13: 142a 68749i bk14: 145a 68656i bk15: 141a 68743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933896
Row_Buffer_Locality_read = 0.933896
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418509
Bank_Level_Parallism_Col = 1.383293
Bank_Level_Parallism_Ready = 1.084388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373623 

BW Util details:
bwutil = 0.030867 
total_CMD = 69104 
util_bw = 2133 
Wasted_Col = 1688 
Wasted_Row = 1020 
Idle = 64263 

BW Util Bottlenecks: 
RCDc_limit = 1479 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66728 
Read = 2133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 2133 
total_req = 2133 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 2133 
Row_Bus_Util =  0.003849 
CoL_Bus_Util = 0.030867 
Either_Row_CoL_Bus_Util = 0.034383 
Issued_on_Two_Bus_Simul_Util = 0.000333 
issued_two_Eff = 0.009680 
queue_avg = 0.149673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.149673
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66837 n_act=106 n_pre=90 n_ref_event=0 n_req=2097 n_rd=2097 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03035
n_activity=6094 dram_eff=0.3441
bk0: 131a 68933i bk1: 140a 68799i bk2: 138a 68925i bk3: 137a 68864i bk4: 137a 68803i bk5: 139a 68772i bk6: 104a 68931i bk7: 97a 68885i bk8: 119a 68898i bk9: 130a 68895i bk10: 135a 68896i bk11: 141a 68704i bk12: 139a 68861i bk13: 135a 68857i bk14: 141a 68855i bk15: 134a 68953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949452
Row_Buffer_Locality_read = 0.949452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429260
Bank_Level_Parallism_Col = 1.391085
Bank_Level_Parallism_Ready = 1.101097
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387519 

BW Util details:
bwutil = 0.030346 
total_CMD = 69104 
util_bw = 2097 
Wasted_Col = 1335 
Wasted_Row = 717 
Idle = 64955 

BW Util Bottlenecks: 
RCDc_limit = 1076 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 447 
rwq = 0 
CCDLc_limit_alone = 447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66837 
Read = 2097 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 2097 
total_req = 2097 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 2097 
Row_Bus_Util =  0.002836 
CoL_Bus_Util = 0.030346 
Either_Row_CoL_Bus_Util = 0.032806 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.011469 
queue_avg = 0.100240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.10024
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66661 n_act=163 n_pre=147 n_ref_event=0 n_req=2150 n_rd=2150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03111
n_activity=7505 dram_eff=0.2865
bk0: 139a 68755i bk1: 140a 68787i bk2: 147a 68756i bk3: 139a 68795i bk4: 138a 68748i bk5: 136a 68750i bk6: 113a 68633i bk7: 96a 68822i bk8: 121a 68891i bk9: 132a 68708i bk10: 144a 68727i bk11: 143a 68761i bk12: 140a 68789i bk13: 144a 68703i bk14: 135a 68954i bk15: 143a 68747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924186
Row_Buffer_Locality_read = 0.924186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418182
Bank_Level_Parallism_Col = 1.370136
Bank_Level_Parallism_Ready = 1.098140
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362557 

BW Util details:
bwutil = 0.031113 
total_CMD = 69104 
util_bw = 2150 
Wasted_Col = 1919 
Wasted_Row = 1211 
Idle = 63824 

BW Util Bottlenecks: 
RCDc_limit = 1753 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66661 
Read = 2150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 163 
n_pre = 147 
n_ref = 0 
n_req = 2150 
total_req = 2150 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 2150 
Row_Bus_Util =  0.004486 
CoL_Bus_Util = 0.031113 
Either_Row_CoL_Bus_Util = 0.035353 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.006959 
queue_avg = 0.143393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.143393
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66723 n_act=147 n_pre=131 n_ref_event=0 n_req=2137 n_rd=2137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03092
n_activity=7364 dram_eff=0.2902
bk0: 144a 68660i bk1: 135a 68881i bk2: 139a 68819i bk3: 144a 68676i bk4: 134a 68871i bk5: 131a 68906i bk6: 106a 68798i bk7: 98a 68817i bk8: 127a 68844i bk9: 131a 68794i bk10: 144a 68705i bk11: 146a 68687i bk12: 138a 68847i bk13: 136a 68935i bk14: 139a 68871i bk15: 145a 68630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931212
Row_Buffer_Locality_read = 0.931212
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421095
Bank_Level_Parallism_Col = 1.383536
Bank_Level_Parallism_Ready = 1.108563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367126 

BW Util details:
bwutil = 0.030924 
total_CMD = 69104 
util_bw = 2137 
Wasted_Col = 1741 
Wasted_Row = 1090 
Idle = 64136 

BW Util Bottlenecks: 
RCDc_limit = 1538 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66723 
Read = 2137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 2137 
total_req = 2137 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 2137 
Row_Bus_Util =  0.004023 
CoL_Bus_Util = 0.030924 
Either_Row_CoL_Bus_Util = 0.034455 
Issued_on_Two_Bus_Simul_Util = 0.000492 
issued_two_Eff = 0.014280 
queue_avg = 0.094394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.094394
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66772 n_act=119 n_pre=103 n_ref_event=0 n_req=2122 n_rd=2122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03071
n_activity=6611 dram_eff=0.321
bk0: 139a 68795i bk1: 134a 68813i bk2: 140a 68772i bk3: 141a 68760i bk4: 130a 68952i bk5: 137a 68868i bk6: 102a 68898i bk7: 103a 68760i bk8: 122a 68915i bk9: 126a 68869i bk10: 138a 68908i bk11: 152a 68714i bk12: 143a 68880i bk13: 137a 68919i bk14: 145a 68766i bk15: 133a 68863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943921
Row_Buffer_Locality_read = 0.943921
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438891
Bank_Level_Parallism_Col = 1.411580
Bank_Level_Parallism_Ready = 1.088596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403879 

BW Util details:
bwutil = 0.030707 
total_CMD = 69104 
util_bw = 2122 
Wasted_Col = 1467 
Wasted_Row = 813 
Idle = 64702 

BW Util Bottlenecks: 
RCDc_limit = 1247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66772 
Read = 2122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2122 
total_req = 2122 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2122 
Row_Bus_Util =  0.003213 
CoL_Bus_Util = 0.030707 
Either_Row_CoL_Bus_Util = 0.033746 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.005146 
queue_avg = 0.155809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.155809
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66809 n_act=116 n_pre=100 n_ref_event=0 n_req=2105 n_rd=2105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03046
n_activity=6672 dram_eff=0.3155
bk0: 135a 68865i bk1: 131a 68905i bk2: 134a 68961i bk3: 140a 68784i bk4: 134a 68855i bk5: 136a 68800i bk6: 104a 68867i bk7: 100a 68812i bk8: 120a 68906i bk9: 130a 68825i bk10: 136a 68891i bk11: 143a 68707i bk12: 135a 68958i bk13: 142a 68744i bk14: 147a 68745i bk15: 138a 68949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944893
Row_Buffer_Locality_read = 0.944893
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387769
Bank_Level_Parallism_Col = 1.377860
Bank_Level_Parallism_Ready = 1.107839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369851 

BW Util details:
bwutil = 0.030461 
total_CMD = 69104 
util_bw = 2105 
Wasted_Col = 1469 
Wasted_Row = 890 
Idle = 64640 

BW Util Bottlenecks: 
RCDc_limit = 1189 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66809 
Read = 2105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 2105 
total_req = 2105 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 2105 
Row_Bus_Util =  0.003126 
CoL_Bus_Util = 0.030461 
Either_Row_CoL_Bus_Util = 0.033211 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.011329 
queue_avg = 0.092542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0925417
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66793 n_act=118 n_pre=102 n_ref_event=0 n_req=2113 n_rd=2113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03058
n_activity=6760 dram_eff=0.3126
bk0: 138a 68837i bk1: 134a 68864i bk2: 136a 68888i bk3: 139a 68817i bk4: 136a 68836i bk5: 133a 68860i bk6: 106a 68908i bk7: 94a 68892i bk8: 121a 68940i bk9: 136a 68636i bk10: 146a 68839i bk11: 144a 68851i bk12: 140a 68816i bk13: 137a 68832i bk14: 138a 68903i bk15: 135a 68823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944155
Row_Buffer_Locality_read = 0.944155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.380035
Bank_Level_Parallism_Col = 1.368820
Bank_Level_Parallism_Ready = 1.090866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360955 

BW Util details:
bwutil = 0.030577 
total_CMD = 69104 
util_bw = 2113 
Wasted_Col = 1528 
Wasted_Row = 877 
Idle = 64586 

BW Util Bottlenecks: 
RCDc_limit = 1223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66793 
Read = 2113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 2113 
total_req = 2113 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 2113 
Row_Bus_Util =  0.003184 
CoL_Bus_Util = 0.030577 
Either_Row_CoL_Bus_Util = 0.033442 
Issued_on_Two_Bus_Simul_Util = 0.000318 
issued_two_Eff = 0.009520 
queue_avg = 0.143523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.143523
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66839 n_act=106 n_pre=90 n_ref_event=0 n_req=2099 n_rd=2099 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03037
n_activity=6450 dram_eff=0.3254
bk0: 135a 68899i bk1: 134a 68867i bk2: 137a 68826i bk3: 139a 68867i bk4: 129a 68948i bk5: 132a 68909i bk6: 99a 68977i bk7: 98a 68869i bk8: 128a 68912i bk9: 128a 68859i bk10: 139a 68807i bk11: 139a 68751i bk12: 137a 68911i bk13: 138a 68889i bk14: 140a 68902i bk15: 147a 68670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949500
Row_Buffer_Locality_read = 0.949500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.417588
Bank_Level_Parallism_Col = 1.395128
Bank_Level_Parallism_Ready = 1.103859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389186 

BW Util details:
bwutil = 0.030375 
total_CMD = 69104 
util_bw = 2099 
Wasted_Col = 1338 
Wasted_Row = 725 
Idle = 64942 

BW Util Bottlenecks: 
RCDc_limit = 1071 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66839 
Read = 2099 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 2099 
total_req = 2099 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 2099 
Row_Bus_Util =  0.002836 
CoL_Bus_Util = 0.030375 
Either_Row_CoL_Bus_Util = 0.032777 
Issued_on_Two_Bus_Simul_Util = 0.000434 
issued_two_Eff = 0.013245 
queue_avg = 0.095827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0958266
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66728 n_act=138 n_pre=122 n_ref_event=0 n_req=2141 n_rd=2141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03098
n_activity=7062 dram_eff=0.3032
bk0: 138a 68837i bk1: 141a 68866i bk2: 141a 68804i bk3: 140a 68849i bk4: 136a 68803i bk5: 131a 68883i bk6: 97a 68806i bk7: 99a 68940i bk8: 137a 68754i bk9: 134a 68782i bk10: 141a 68853i bk11: 140a 68768i bk12: 143a 68799i bk13: 140a 68809i bk14: 139a 68769i bk15: 144a 68661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935544
Row_Buffer_Locality_read = 0.935544
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423920
Bank_Level_Parallism_Col = 1.385588
Bank_Level_Parallism_Ready = 1.087809
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385319 

BW Util details:
bwutil = 0.030982 
total_CMD = 69104 
util_bw = 2141 
Wasted_Col = 1673 
Wasted_Row = 977 
Idle = 64313 

BW Util Bottlenecks: 
RCDc_limit = 1458 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66728 
Read = 2141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2141 
total_req = 2141 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2141 
Row_Bus_Util =  0.003762 
CoL_Bus_Util = 0.030982 
Either_Row_CoL_Bus_Util = 0.034383 
Issued_on_Two_Bus_Simul_Util = 0.000362 
issued_two_Eff = 0.010522 
queue_avg = 0.151627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.151627
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66784 n_act=128 n_pre=112 n_ref_event=0 n_req=2109 n_rd=2109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03052
n_activity=6743 dram_eff=0.3128
bk0: 135a 68887i bk1: 140a 68880i bk2: 136a 68881i bk3: 136a 68891i bk4: 132a 68893i bk5: 133a 68836i bk6: 100a 68717i bk7: 94a 68873i bk8: 136a 68853i bk9: 124a 68896i bk10: 139a 68878i bk11: 145a 68669i bk12: 140a 68741i bk13: 144a 68648i bk14: 140a 68878i bk15: 135a 68861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939308
Row_Buffer_Locality_read = 0.939308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424090
Bank_Level_Parallism_Col = 1.370909
Bank_Level_Parallism_Ready = 1.100522
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361678 

BW Util details:
bwutil = 0.030519 
total_CMD = 69104 
util_bw = 2109 
Wasted_Col = 1549 
Wasted_Row = 900 
Idle = 64546 

BW Util Bottlenecks: 
RCDc_limit = 1318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 454 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66784 
Read = 2109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2109 
total_req = 2109 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2109 
Row_Bus_Util =  0.003473 
CoL_Bus_Util = 0.030519 
Either_Row_CoL_Bus_Util = 0.033573 
Issued_on_Two_Bus_Simul_Util = 0.000420 
issued_two_Eff = 0.012500 
queue_avg = 0.101745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.101745
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66742 n_act=135 n_pre=119 n_ref_event=0 n_req=2123 n_rd=2123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03072
n_activity=6922 dram_eff=0.3067
bk0: 133a 68928i bk1: 138a 68746i bk2: 139a 68939i bk3: 145a 68581i bk4: 132a 68919i bk5: 135a 68856i bk6: 99a 68826i bk7: 91a 68940i bk8: 128a 68907i bk9: 133a 68737i bk10: 144a 68845i bk11: 144a 68711i bk12: 142a 68701i bk13: 142a 68758i bk14: 137a 68886i bk15: 141a 68771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936411
Row_Buffer_Locality_read = 0.936411
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439932
Bank_Level_Parallism_Col = 1.414823
Bank_Level_Parallism_Ready = 1.087612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401549 

BW Util details:
bwutil = 0.030722 
total_CMD = 69104 
util_bw = 2123 
Wasted_Col = 1583 
Wasted_Row = 972 
Idle = 64426 

BW Util Bottlenecks: 
RCDc_limit = 1437 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66742 
Read = 2123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 2123 
total_req = 2123 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 2123 
Row_Bus_Util =  0.003676 
CoL_Bus_Util = 0.030722 
Either_Row_CoL_Bus_Util = 0.034180 
Issued_on_Two_Bus_Simul_Util = 0.000217 
issued_two_Eff = 0.006351 
queue_avg = 0.140817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.140817
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66819 n_act=113 n_pre=97 n_ref_event=0 n_req=2106 n_rd=2106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03048
n_activity=6396 dram_eff=0.3293
bk0: 138a 68873i bk1: 133a 68861i bk2: 137a 68834i bk3: 137a 68941i bk4: 134a 68932i bk5: 136a 68797i bk6: 105a 68733i bk7: 94a 68915i bk8: 135a 68782i bk9: 130a 68832i bk10: 133a 68949i bk11: 140a 68836i bk12: 139a 68791i bk13: 141a 68828i bk14: 139a 68933i bk15: 135a 68908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946344
Row_Buffer_Locality_read = 0.946344
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423677
Bank_Level_Parallism_Col = 1.377960
Bank_Level_Parallism_Ready = 1.094967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366560 

BW Util details:
bwutil = 0.030476 
total_CMD = 69104 
util_bw = 2106 
Wasted_Col = 1387 
Wasted_Row = 739 
Idle = 64872 

BW Util Bottlenecks: 
RCDc_limit = 1161 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66819 
Read = 2106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 113 
n_pre = 97 
n_ref = 0 
n_req = 2106 
total_req = 2106 

Dual Bus Interface Util: 
issued_total_row = 210 
issued_total_col = 2106 
Row_Bus_Util =  0.003039 
CoL_Bus_Util = 0.030476 
Either_Row_CoL_Bus_Util = 0.033066 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.013567 
queue_avg = 0.094727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0947268
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66851 n_act=101 n_pre=85 n_ref_event=0 n_req=2091 n_rd=2091 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03026
n_activity=6103 dram_eff=0.3426
bk0: 136a 68785i bk1: 135a 68795i bk2: 141a 68815i bk3: 134a 68939i bk4: 140a 68861i bk5: 133a 68888i bk6: 93a 68952i bk7: 91a 68978i bk8: 131a 68846i bk9: 133a 68866i bk10: 132a 68956i bk11: 140a 68833i bk12: 139a 68848i bk13: 136a 68884i bk14: 138a 68857i bk15: 139a 68771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951698
Row_Buffer_Locality_read = 0.951698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422937
Bank_Level_Parallism_Col = 1.417645
Bank_Level_Parallism_Ready = 1.100909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414333 

BW Util details:
bwutil = 0.030259 
total_CMD = 69104 
util_bw = 2091 
Wasted_Col = 1297 
Wasted_Row = 745 
Idle = 64971 

BW Util Bottlenecks: 
RCDc_limit = 1043 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 395 
rwq = 0 
CCDLc_limit_alone = 395 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66851 
Read = 2091 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 85 
n_ref = 0 
n_req = 2091 
total_req = 2091 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 2091 
Row_Bus_Util =  0.002692 
CoL_Bus_Util = 0.030259 
Either_Row_CoL_Bus_Util = 0.032603 
Issued_on_Two_Bus_Simul_Util = 0.000347 
issued_two_Eff = 0.010652 
queue_avg = 0.143508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.143508
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66818 n_act=119 n_pre=103 n_ref_event=0 n_req=2094 n_rd=2094 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0303
n_activity=6360 dram_eff=0.3292
bk0: 133a 68923i bk1: 142a 68705i bk2: 143a 68850i bk3: 138a 68827i bk4: 135a 68860i bk5: 135a 68839i bk6: 95a 68896i bk7: 94a 68892i bk8: 130a 68814i bk9: 127a 68894i bk10: 136a 68897i bk11: 134a 68946i bk12: 135a 68915i bk13: 139a 68796i bk14: 141a 68734i bk15: 137a 68801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943171
Row_Buffer_Locality_read = 0.943171
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.411670
Bank_Level_Parallism_Col = 1.348133
Bank_Level_Parallism_Ready = 1.095033
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342195 

BW Util details:
bwutil = 0.030302 
total_CMD = 69104 
util_bw = 2094 
Wasted_Col = 1522 
Wasted_Row = 754 
Idle = 64734 

BW Util Bottlenecks: 
RCDc_limit = 1239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66818 
Read = 2094 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2094 
total_req = 2094 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2094 
Row_Bus_Util =  0.003213 
CoL_Bus_Util = 0.030302 
Either_Row_CoL_Bus_Util = 0.033081 
Issued_on_Two_Bus_Simul_Util = 0.000434 
issued_two_Eff = 0.013123 
queue_avg = 0.098663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0986629
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66762 n_act=119 n_pre=103 n_ref_event=0 n_req=2140 n_rd=2140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03097
n_activity=7003 dram_eff=0.3056
bk0: 135a 68872i bk1: 139a 68774i bk2: 144a 68705i bk3: 138a 68751i bk4: 138a 68927i bk5: 142a 68709i bk6: 95a 68951i bk7: 96a 68896i bk8: 129a 68894i bk9: 137a 68836i bk10: 145a 68833i bk11: 139a 68902i bk12: 137a 68951i bk13: 142a 68801i bk14: 145a 68800i bk15: 139a 68858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944393
Row_Buffer_Locality_read = 0.944393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.411346
Bank_Level_Parallism_Col = 1.396591
Bank_Level_Parallism_Ready = 1.099065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390057 

BW Util details:
bwutil = 0.030968 
total_CMD = 69104 
util_bw = 2140 
Wasted_Col = 1459 
Wasted_Row = 896 
Idle = 64609 

BW Util Bottlenecks: 
RCDc_limit = 1234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66762 
Read = 2140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2140 
total_req = 2140 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2140 
Row_Bus_Util =  0.003213 
CoL_Bus_Util = 0.030968 
Either_Row_CoL_Bus_Util = 0.033891 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.008540 
queue_avg = 0.138226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.138226
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66755 n_act=136 n_pre=120 n_ref_event=0 n_req=2123 n_rd=2123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03072
n_activity=7018 dram_eff=0.3025
bk0: 137a 68855i bk1: 135a 68844i bk2: 146a 68666i bk3: 137a 68824i bk4: 137a 68812i bk5: 131a 68891i bk6: 100a 68752i bk7: 95a 68915i bk8: 130a 68816i bk9: 138a 68692i bk10: 143a 68879i bk11: 139a 68821i bk12: 138a 68862i bk13: 138a 68827i bk14: 140a 68794i bk15: 139a 68826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935940
Row_Buffer_Locality_read = 0.935940
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.428176
Bank_Level_Parallism_Col = 1.381604
Bank_Level_Parallism_Ready = 1.102685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379414 

BW Util details:
bwutil = 0.030722 
total_CMD = 69104 
util_bw = 2123 
Wasted_Col = 1619 
Wasted_Row = 957 
Idle = 64405 

BW Util Bottlenecks: 
RCDc_limit = 1426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66755 
Read = 2123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2123 
total_req = 2123 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2123 
Row_Bus_Util =  0.003705 
CoL_Bus_Util = 0.030722 
Either_Row_CoL_Bus_Util = 0.033992 
Issued_on_Two_Bus_Simul_Util = 0.000434 
issued_two_Eff = 0.012771 
queue_avg = 0.109777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.109777
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66796 n_act=119 n_pre=103 n_ref_event=0 n_req=2104 n_rd=2104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03045
n_activity=6795 dram_eff=0.3096
bk0: 134a 68923i bk1: 133a 68876i bk2: 133a 68917i bk3: 139a 68846i bk4: 142a 68673i bk5: 134a 68826i bk6: 95a 68850i bk7: 96a 68918i bk8: 132a 68843i bk9: 133a 68776i bk10: 136a 68913i bk11: 144a 68815i bk12: 141a 68737i bk13: 133a 68928i bk14: 136a 68854i bk15: 143a 68718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943441
Row_Buffer_Locality_read = 0.943441
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403180
Bank_Level_Parallism_Col = 1.407932
Bank_Level_Parallism_Ready = 1.093631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405099 

BW Util details:
bwutil = 0.030447 
total_CMD = 69104 
util_bw = 2104 
Wasted_Col = 1507 
Wasted_Row = 918 
Idle = 64575 

BW Util Bottlenecks: 
RCDc_limit = 1252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66796 
Read = 2104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2104 
total_req = 2104 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2104 
Row_Bus_Util =  0.003213 
CoL_Bus_Util = 0.030447 
Either_Row_CoL_Bus_Util = 0.033399 
Issued_on_Two_Bus_Simul_Util = 0.000260 
issued_two_Eff = 0.007799 
queue_avg = 0.148400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.1484
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66739 n_act=139 n_pre=123 n_ref_event=0 n_req=2132 n_rd=2132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03085
n_activity=6882 dram_eff=0.3098
bk0: 142a 68783i bk1: 137a 68779i bk2: 137a 68925i bk3: 146a 68703i bk4: 131a 68940i bk5: 139a 68861i bk6: 100a 68848i bk7: 97a 68857i bk8: 128a 68843i bk9: 129a 68839i bk10: 143a 68831i bk11: 144a 68636i bk12: 135a 68842i bk13: 141a 68781i bk14: 144a 68689i bk15: 139a 68815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934803
Row_Buffer_Locality_read = 0.934803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427914
Bank_Level_Parallism_Col = 1.364439
Bank_Level_Parallism_Ready = 1.113508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356417 

BW Util details:
bwutil = 0.030852 
total_CMD = 69104 
util_bw = 2132 
Wasted_Col = 1699 
Wasted_Row = 948 
Idle = 64325 

BW Util Bottlenecks: 
RCDc_limit = 1449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66739 
Read = 2132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 2132 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 2132 
Row_Bus_Util =  0.003791 
CoL_Bus_Util = 0.030852 
Either_Row_CoL_Bus_Util = 0.034224 
Issued_on_Two_Bus_Simul_Util = 0.000420 
issued_two_Eff = 0.012262 
queue_avg = 0.104466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.104466
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66734 n_act=131 n_pre=115 n_ref_event=0 n_req=2146 n_rd=2146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03105
n_activity=6776 dram_eff=0.3167
bk0: 138a 68829i bk1: 136a 68859i bk2: 140a 68797i bk3: 143a 68774i bk4: 136a 68863i bk5: 136a 68867i bk6: 97a 68879i bk7: 95a 68937i bk8: 132a 68796i bk9: 129a 68906i bk10: 146a 68811i bk11: 150a 68615i bk12: 145a 68813i bk13: 138a 68875i bk14: 142a 68738i bk15: 143a 68787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938956
Row_Buffer_Locality_read = 0.938956
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445553
Bank_Level_Parallism_Col = 1.394548
Bank_Level_Parallism_Ready = 1.078751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384637 

BW Util details:
bwutil = 0.031055 
total_CMD = 69104 
util_bw = 2146 
Wasted_Col = 1573 
Wasted_Row = 891 
Idle = 64494 

BW Util Bottlenecks: 
RCDc_limit = 1383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66734 
Read = 2146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 2146 
total_req = 2146 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 2146 
Row_Bus_Util =  0.003560 
CoL_Bus_Util = 0.031055 
Either_Row_CoL_Bus_Util = 0.034296 
Issued_on_Two_Bus_Simul_Util = 0.000318 
issued_two_Eff = 0.009283 
queue_avg = 0.158819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.158819
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66807 n_act=116 n_pre=100 n_ref_event=0 n_req=2116 n_rd=2116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03062
n_activity=6684 dram_eff=0.3166
bk0: 138a 68833i bk1: 139a 68856i bk2: 141a 68864i bk3: 138a 68860i bk4: 134a 68859i bk5: 133a 68888i bk6: 95a 68945i bk7: 94a 68930i bk8: 134a 68729i bk9: 138a 68761i bk10: 138a 68877i bk11: 141a 68804i bk12: 139a 68826i bk13: 143a 68806i bk14: 140a 68874i bk15: 131a 68921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945180
Row_Buffer_Locality_read = 0.945180
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.398635
Bank_Level_Parallism_Col = 1.361552
Bank_Level_Parallism_Ready = 1.101607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.357022 

BW Util details:
bwutil = 0.030621 
total_CMD = 69104 
util_bw = 2116 
Wasted_Col = 1491 
Wasted_Row = 788 
Idle = 64709 

BW Util Bottlenecks: 
RCDc_limit = 1194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66807 
Read = 2116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 2116 
total_req = 2116 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 2116 
Row_Bus_Util =  0.003126 
CoL_Bus_Util = 0.030621 
Either_Row_CoL_Bus_Util = 0.033240 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.015237 
queue_avg = 0.102469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.102469
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66829 n_act=108 n_pre=92 n_ref_event=0 n_req=2089 n_rd=2089 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03023
n_activity=6370 dram_eff=0.3279
bk0: 140a 68734i bk1: 132a 68862i bk2: 141a 68861i bk3: 133a 68939i bk4: 131a 68944i bk5: 130a 68908i bk6: 99a 68920i bk7: 91a 68938i bk8: 130a 68846i bk9: 129a 68804i bk10: 140a 68858i bk11: 137a 68811i bk12: 140a 68756i bk13: 140a 68810i bk14: 141a 68814i bk15: 135a 68937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948301
Row_Buffer_Locality_read = 0.948301
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420033
Bank_Level_Parallism_Col = 1.414894
Bank_Level_Parallism_Ready = 1.082336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409870 

BW Util details:
bwutil = 0.030230 
total_CMD = 69104 
util_bw = 2089 
Wasted_Col = 1369 
Wasted_Row = 775 
Idle = 64871 

BW Util Bottlenecks: 
RCDc_limit = 1126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66829 
Read = 2089 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 2089 
total_req = 2089 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 2089 
Row_Bus_Util =  0.002894 
CoL_Bus_Util = 0.030230 
Either_Row_CoL_Bus_Util = 0.032921 
Issued_on_Two_Bus_Simul_Util = 0.000203 
issued_two_Eff = 0.006154 
queue_avg = 0.148776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.148776
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66834 n_act=109 n_pre=93 n_ref_event=0 n_req=2101 n_rd=2101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0304
n_activity=6533 dram_eff=0.3216
bk0: 134a 68898i bk1: 137a 68806i bk2: 133a 68941i bk3: 142a 68745i bk4: 136a 68855i bk5: 132a 68907i bk6: 96a 68912i bk7: 97a 68887i bk8: 134a 68746i bk9: 136a 68684i bk10: 136a 68975i bk11: 135a 68919i bk12: 137a 68907i bk13: 139a 68921i bk14: 141a 68712i bk15: 136a 68928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948120
Row_Buffer_Locality_read = 0.948120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420283
Bank_Level_Parallism_Col = 1.383586
Bank_Level_Parallism_Ready = 1.105664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375728 

BW Util details:
bwutil = 0.030403 
total_CMD = 69104 
util_bw = 2101 
Wasted_Col = 1402 
Wasted_Row = 737 
Idle = 64864 

BW Util Bottlenecks: 
RCDc_limit = 1115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66834 
Read = 2101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 2101 
total_req = 2101 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 2101 
Row_Bus_Util =  0.002923 
CoL_Bus_Util = 0.030403 
Either_Row_CoL_Bus_Util = 0.032849 
Issued_on_Two_Bus_Simul_Util = 0.000478 
issued_two_Eff = 0.014537 
queue_avg = 0.096521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0965212
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69104 n_nop=66776 n_act=121 n_pre=105 n_ref_event=0 n_req=2123 n_rd=2123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03072
n_activity=6558 dram_eff=0.3237
bk0: 135a 68899i bk1: 139a 68777i bk2: 135a 68892i bk3: 141a 68793i bk4: 132a 68903i bk5: 133a 68911i bk6: 100a 68786i bk7: 92a 68992i bk8: 129a 68830i bk9: 136a 68780i bk10: 138a 68803i bk11: 146a 68729i bk12: 138a 68893i bk13: 138a 68789i bk14: 149a 68840i bk15: 142a 68797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943005
Row_Buffer_Locality_read = 0.943005
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450717
Bank_Level_Parallism_Col = 1.394729
Bank_Level_Parallism_Ready = 1.084315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389345 

BW Util details:
bwutil = 0.030722 
total_CMD = 69104 
util_bw = 2123 
Wasted_Col = 1483 
Wasted_Row = 787 
Idle = 64711 

BW Util Bottlenecks: 
RCDc_limit = 1260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69104 
n_nop = 66776 
Read = 2123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 2123 
total_req = 2123 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 2123 
Row_Bus_Util =  0.003270 
CoL_Bus_Util = 0.030722 
Either_Row_CoL_Bus_Util = 0.033688 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.009021 
queue_avg = 0.154550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.15455

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4781, Miss = 1059, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4816, Miss = 1073, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4778, Miss = 1048, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4797, Miss = 1071, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4746, Miss = 1081, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 4836, Miss = 1058, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4796, Miss = 1079, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4837, Miss = 1082, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4823, Miss = 1077, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4791, Miss = 1065, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4765, Miss = 1065, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5631, Miss = 1080, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4758, Miss = 1059, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 4739, Miss = 1077, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4851, Miss = 1072, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4817, Miss = 1073, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4741, Miss = 1040, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4773, Miss = 1081, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4869, Miss = 1067, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4764, Miss = 1077, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4770, Miss = 1048, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4767, Miss = 1054, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4766, Miss = 1069, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4776, Miss = 1092, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4813, Miss = 1065, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4830, Miss = 1086, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4813, Miss = 1057, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4767, Miss = 1073, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4769, Miss = 1064, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4759, Miss = 1049, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4811, Miss = 1054, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4812, Miss = 1065, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4757, Miss = 1065, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4785, Miss = 1043, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4745, Miss = 1066, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4747, Miss = 1083, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4787, Miss = 1068, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4735, Miss = 1048, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4771, Miss = 1077, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4763, Miss = 1056, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4749, Miss = 1040, Miss_rate = 0.219, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 4775, Miss = 1070, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4724, Miss = 1043, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4771, Miss = 1053, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4779, Miss = 1051, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4782, Miss = 1047, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4791, Miss = 1100, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4742, Miss = 1045, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4759, Miss = 1065, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4717, Miss = 1065, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4706, Miss = 1060, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4813, Miss = 1049, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4835, Miss = 1062, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4829, Miss = 1076, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4787, Miss = 1072, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4818, Miss = 1092, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4765, Miss = 1060, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 4777, Miss = 1065, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4753, Miss = 1047, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4749, Miss = 1049, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4816, Miss = 1057, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4701, Miss = 1048, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4790, Miss = 1081, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4764, Miss = 1046, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 306744
L2_total_cache_misses = 68109
L2_total_cache_miss_rate = 0.2220
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14958
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291543
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15205
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=306744
icnt_total_pkts_simt_to_mem=306744
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 306744
Req_Network_cycles = 92034
Req_Network_injected_packets_per_cycle =       3.3329 
Req_Network_conflicts_per_cycle =       0.1475
Req_Network_conflicts_per_cycle_util =       0.5336
Req_Bank_Level_Parallism =      12.0585
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9935
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0521

Reply_Network_injected_packets_num = 306744
Reply_Network_cycles = 92034
Reply_Network_injected_packets_per_cycle =        3.3329
Reply_Network_conflicts_per_cycle =        8.0421
Reply_Network_conflicts_per_cycle_util =      28.5461
Reply_Bank_Level_Parallism =      11.8306
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4042
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0417
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 49 sec (1489 sec)
gpgpu_simulation_rate = 109603 (inst/sec)
gpgpu_simulation_rate = 61 (cycle/sec)
gpgpu_silicon_slowdown = 18557377x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 9918
gpu_sim_insn = 17051086
gpu_ipc =    1719.2061
gpu_tot_sim_cycle = 101952
gpu_tot_sim_insn = 180250268
gpu_tot_ipc =    1767.9916
gpu_tot_issued_cta = 19540
gpu_occupancy = 19.3336% 
gpu_tot_occupancy = 18.5315% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6519
partiton_level_parallism_total  =       3.4613
partiton_level_parallism_util =      10.0431
partiton_level_parallism_util_total  =      11.7502
L2_BW  =     168.5121 GB/Sec
L2_BW_total  =     125.3805 GB/Sec
gpu_total_sim_rate=105904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4921, Miss = 4413, Miss_rate = 0.897, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4657, Miss = 4294, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4423, Miss = 4177, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4443, Miss = 4187, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4762, Miss = 4333, Miss_rate = 0.910, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4672, Miss = 4305, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4937, Miss = 4422, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4733, Miss = 4314, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4508, Miss = 4213, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4907, Miss = 4396, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4766, Miss = 4409, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4477, Miss = 4278, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4664, Miss = 4351, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4662, Miss = 4356, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4619, Miss = 4353, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4541, Miss = 4308, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4609, Miss = 4322, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4921, Miss = 4472, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5030, Miss = 4512, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4852, Miss = 4442, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4577, Miss = 4321, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4610, Miss = 4326, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4505, Miss = 4292, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4722, Miss = 4386, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4890, Miss = 4481, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4701, Miss = 4371, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4447, Miss = 4238, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4814, Miss = 4433, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4707, Miss = 4386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4596, Miss = 4323, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4816, Miss = 4429, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4481, Miss = 4261, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4652, Miss = 4369, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4656, Miss = 4350, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 4735, Miss = 4394, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4710, Miss = 4380, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4520, Miss = 4274, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4872, Miss = 4462, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 4347, Miss = 4187, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4754, Miss = 4396, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 4321, Miss = 4184, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 4797, Miss = 4412, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 4566, Miss = 4316, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5060, Miss = 4546, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 4729, Miss = 4389, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 4556, Miss = 4312, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 4640, Miss = 4332, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5119, Miss = 4580, Miss_rate = 0.895, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[48]: Access = 4925, Miss = 4475, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 5096, Miss = 4571, Miss_rate = 0.897, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4461, Miss = 4270, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4682, Miss = 4379, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4705, Miss = 4354, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4709, Miss = 4321, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4530, Miss = 4219, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4721, Miss = 4318, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4834, Miss = 4392, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4455, Miss = 4182, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4663, Miss = 4287, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4499, Miss = 4202, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4863, Miss = 4385, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4711, Miss = 4304, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4456, Miss = 4191, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 4470, Miss = 4191, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4722, Miss = 4324, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4481, Miss = 4215, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4750, Miss = 4341, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4456, Miss = 4185, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4514, Miss = 4225, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4487, Miss = 4195, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4843, Miss = 4377, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4394, Miss = 4157, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4866, Miss = 4384, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4435, Miss = 4177, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4538, Miss = 4230, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4258, Miss = 4095, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4528, Miss = 4237, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4785, Miss = 4365, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4533, Miss = 4228, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4724, Miss = 4313, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 373098
	L1D_total_cache_misses = 346076
	L1D_total_cache_miss_rate = 0.9276
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 87661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 235128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 343009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30093

Total_core_cache_fail_stats:
ctas_completed 19540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
602, 456, 456, 456, 456, 456, 467, 456, 456, 467, 456, 456, 456, 456, 467, 456, 96, 96, 96, 96, 96, 107, 96, 96, 107, 107, 252, 107, 96, 96, 96, 96, 18, 18, 18, 29, 18, 29, 18, 18, 18, 18, 29, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 195857312
gpgpu_n_tot_w_icount = 6120541
gpgpu_n_stall_shd_mem = 363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 322789
gpgpu_n_mem_write_global = 30093
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10031536
gpgpu_n_store_insn = 34161
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60026880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 363
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4788865	W0_Idle:11725191	W0_Scoreboard:31602935	W1:157239	W2:23260	W3:667	W4:55	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5939320
single_issue_nums: WS0:1531011	WS1:1529840	WS2:1530230	WS3:1529460	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2582312 {8:322789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1203720 {40:30093,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12911560 {40:322789,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240744 {8:30093,}
maxmflatency = 2591 
max_icnt2mem_latency = 2426 
maxmrqlatency = 74 
max_icnt2sh_latency = 285 
averagemflatency = 343 
avg_icnt2mem_latency = 112 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 48 
mrq_lat_table:22474 	13557 	11707 	10506 	8408 	1207 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123732 	201657 	14073 	12935 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	92117 	160977 	68175 	2917 	7279 	12844 	8365 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	68793 	28371 	27146 	35631 	61400 	119304 	12098 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	43 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      7002      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5692      5454      5682      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5595      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]:  9.533334 22.833334 15.555555 17.625000 33.000000 33.250000  9.636364 23.250000  9.928572 11.083333 27.799999 23.333334 34.750000 45.000000 19.428572 46.000000 
dram[1]: 19.142857 19.428572 45.000000 17.625000 44.000000 14.888889  7.333333 10.777778 16.000000 13.500000 11.750000 27.400000 28.000000 11.583333 27.400000 34.000000 
dram[2]: 12.727273 26.799999 44.000000 15.666667 13.600000 19.000000 20.400000 45.000000 13.300000 15.000000 12.083333 19.571428 12.727273 20.142857 15.777778  7.142857 
dram[3]: 19.857143 43.000000 15.555555 17.375000 19.571428 13.900000 17.666666 11.222222 16.750000 22.000000 11.076923  9.866667  9.733334 28.200001 23.666666 15.555555 
dram[4]: 12.545455 10.214286 11.076923 17.000000 22.500000 33.000000 10.666667 16.500000 10.692307 17.000000 11.750000 19.428572 15.888889 15.777778 17.125000 27.000000 
dram[5]: 22.666666 11.000000 22.833334 15.777778 23.000000 19.000000  6.857143 12.875000 18.714285 14.555555 17.750000 23.166666 14.200000  9.733334 17.500000 17.000000 
dram[6]: 16.750000 33.750000  9.733334 19.857143 15.333333 10.285714 13.714286  8.583333 32.250000 21.666666 23.666666 14.300000 26.799999 12.545455 33.500000 20.142857 
dram[7]: 12.083333 14.300000 12.454545 22.500000 19.428572 17.125000 14.571428  8.909091 31.750000 16.250000 10.285714 13.090909 12.727273 19.857143 27.200001 11.000000 
dram[8]: 16.750000 14.200000 33.500000 27.000000 19.142857 27.200001 14.857142  9.900000 17.571428 12.000000 46.666668  7.789474 19.714285 34.250000 27.799999 20.000000 
dram[9]: 33.500000 27.000000 14.400000 13.900000 16.875000 12.545455 14.857142 15.833333 19.666666  8.812500 20.000000 24.166666 17.125000 12.909091  9.666667 12.818182 
dram[10]: 32.750000 17.500000 27.600000 22.833334 15.222222 15.444445 20.799999 13.857142 19.833334 26.000000 22.500000 11.750000 19.857143 22.500000 17.625000 44.666668 
dram[11]: 12.636364 15.555555 12.250000 15.444445 12.545455 13.600000  7.062500 10.666667 20.166666 11.000000 12.000000 13.000000 15.555555 12.000000 45.000000 13.000000 
dram[12]:  9.600000 27.000000 15.444445 12.000000 22.333334 32.750000 10.600000 10.888889 15.875000 14.555555 11.076923 10.428572 17.250000 45.333332 19.857143  9.666667 
dram[13]: 15.444445 16.750000 12.727273 14.100000 43.333332 27.400000 17.000000  8.583333 24.400000 21.000000 27.600000 12.666667 23.833334 34.250000 13.181818 22.166666 
dram[14]: 19.285715 32.750000 44.666668 15.555555 19.142857 17.000000 13.000000 10.000000 20.000000 16.250000 22.666666 11.916667 45.000000 14.200000 12.250000 46.000000 
dram[15]: 17.250000 22.333334 22.666666 17.375000 17.000000 22.166666 17.666666 15.666667 30.250000  8.500000 18.250000 20.571428 15.555555 17.125000 27.600000 19.285715 
dram[16]: 27.000000 22.333334 17.125000 23.166666 43.000000 33.000000 24.750000 12.250000 25.600000 21.333334 13.900000 12.636364 27.400000 27.600000 23.333334 10.500000 
dram[17]: 17.250000 23.500000 14.100000 20.000000 15.111111 26.200001  9.700000 24.750000 12.454545 14.888889 20.142857 14.000000 15.888889 17.500000 12.636364 10.285714 
dram[18]: 22.500000 28.000000 22.666666 27.200001 22.000000 22.166666  7.142857 11.750000 19.428572 24.799999 19.857143 10.357142 12.727273 10.285714 20.000000 19.285715 
dram[19]: 33.250000 12.545455 34.750000  8.055555 33.000000 22.500000 11.000000 22.750000 25.600000 12.090909 18.000000 12.000000 10.923077 14.200000 22.833334 14.100000 
dram[20]: 19.714285 22.166666 17.125000 45.666668 33.500000 17.000000  7.500000 15.666667 12.272727 16.250000 33.250000 17.500000 13.900000 20.142857 34.750000 27.000000 
dram[21]: 13.600000 15.000000 15.666667 44.666668 23.333334 26.600000 23.250000 45.500000 16.375000 22.166666 44.000000 20.000000 19.857143 27.200001 19.714285 13.900000 
dram[22]: 26.600000 10.923077 20.428572 17.250000 19.285715 19.285715 13.571428 13.428572 14.444445 25.400000 22.666666 44.666668 27.000000 17.375000 10.846154 15.222222 
dram[23]: 19.285715 13.900000 11.076923 13.800000 34.500000 11.833333 23.750000 16.000000 21.500000 19.571428 18.125000 27.799999 45.666668 17.750000 14.500000 23.166666 
dram[24]: 19.571428 19.285715  9.733334 17.125000 15.222222 32.750000  7.692307 15.833333 14.444445 11.500000 20.428572 17.375000 19.714285 19.714285 15.555555 17.375000 
dram[25]: 33.500000 26.600000 26.600000 19.857143 10.142858 19.142857 11.875000 19.200001 16.500000 13.300000 27.200001 18.000000 12.818182 44.333332 19.428572 11.916667 
dram[26]: 14.200000 15.222222 27.400000 13.272727 32.750000 23.166666 11.111111 12.125000 16.000000 18.428572 15.888889  9.600000 19.285715 15.666667 10.285714 17.375000 
dram[27]: 17.250000 22.666666 14.000000 14.300000 19.428572 22.666666 13.857142 23.750000 13.200000 25.799999 16.222221  9.375000 18.125000 27.600000 12.909091 15.888889 
dram[28]: 17.250000 23.166666 20.142857 23.000000 19.142857 26.600000 19.000000 18.799999 11.166667 13.800000 19.714285 15.666667 15.444445 15.888889 20.000000 32.750000 
dram[29]: 11.666667 22.000000 20.142857 44.333332 32.750000 32.500000 19.799999 22.750000 16.250000 14.333333 20.000000 17.125000 12.727273 17.500000 15.666667 45.000000 
dram[30]: 26.799999 17.125000 33.250000 12.909091 19.428572 33.000000 16.000000 13.857142 11.166667 10.461538 45.333332 33.750000 27.400000 46.333332 10.846154 34.000000 
dram[31]: 27.000000 15.444445 22.500000 15.666667 26.400000 33.250000  9.090909 46.000000 16.125000 15.111111 13.800000 13.272727 23.000000 15.333333 18.625000 15.777778 
average row locality = 67862/4034 = 16.822508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       137       140       141       132       133       106        93       139       133       139       140       139       135       136       138 
dram[1]:       134       136       135       141       132       134       110        97       128       135       141       137       140       139       137       136 
dram[2]:       140       134       132       141       136       133       102        90       133       135       145       137       140       141       142       150 
dram[3]:       139       129       140       139       137       139       106       101       134       132       144       148       146       141       142       140 
dram[4]:       138       143       144       136       135       132        96        99       139       136       141       136       143       142       137       135 
dram[5]:       136       143       137       142       138       133        96       103       131       131       142       139       142       146       140       136 
dram[6]:       134       135       146       139       138       144        96       103       129       130       142       143       134       138       134       141 
dram[7]:       145       143       137       135       136       137       102        98       127       130       144       144       140       139       136       143 
dram[8]:       134       142       134       135       134       136       104        99       123       132       140       148       138       137       139       140 
dram[9]:       134       135       144       139       135       138       104        95       118       141       140       145       137       142       145       141 
dram[10]:       131       140       138       137       137       139       104        97       119       130       135       141       139       135       141       134 
dram[11]:       139       140       147       139       138       136       113        96       121       132       144       143       140       144       135       143 
dram[12]:       144       135       139       144       134       131       106        98       127       131       144       146       138       136       139       145 
dram[13]:       139       134       140       141       130       137       102       103       122       126       138       152       143       137       145       133 
dram[14]:       135       131       134       140       134       136       104       100       120       130       136       143       135       142       147       138 
dram[15]:       138       134       136       139       136       133       106        94       121       136       146       144       140       137       138       135 
dram[16]:       135       134       137       139       129       132        99        98       128       128       139       139       137       138       140       147 
dram[17]:       138       141       141       140       136       131        97        99       137       134       141       140       143       140       139       144 
dram[18]:       135       140       136       136       132       133       100        94       136       124       139       145       140       144       140       135 
dram[19]:       133       138       139       145       132       135        99        91       128       133       144       144       142       142       137       141 
dram[20]:       138       133       137       137       134       136       105        94       135       130       133       140       139       141       139       135 
dram[21]:       136       135       141       134       140       133        93        91       131       133       132       140       139       136       138       139 
dram[22]:       133       142       143       138       135       135        95        94       130       127       136       134       135       139       141       137 
dram[23]:       135       139       144       138       138       142        95        96       129       137       145       139       137       142       145       139 
dram[24]:       137       135       146       137       137       131       100        95       130       138       143       139       138       138       140       139 
dram[25]:       134       133       133       139       142       134        95        96       132       133       136       144       141       133       136       143 
dram[26]:       142       137       137       146       131       139       100        97       128       129       143       144       135       141       144       139 
dram[27]:       138       136       140       143       136       136        97        95       132       129       146       150       145       138       142       143 
dram[28]:       138       139       141       138       134       133        95        94       134       138       138       141       139       143       140       131 
dram[29]:       140       132       141       133       131       130        99        91       130       129       140       137       140       140       141       135 
dram[30]:       134       137       133       142       136       132        96        97       134       136       136       135       137       139       141       136 
dram[31]:       135       139       135       141       132       133       100        92       129       136       138       146       138       138       149       142 
total dram reads = 67862
bank skew: 152/90 = 1.69
chip skew: 2157/2089 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1856      1950      1835      1872      2114      2121      1599      1639      1432      1470      1467      1483      1594      1680      1793      1766
dram[1]:       1939      2015      1797      1899      2015      2143      1572      1574      1589      1596      1506      1567      1617      1653      1887      1859
dram[2]:       2074      2161      1958      1978      2023      1972      1648      1688      1534      1569      1670      1672      1623      1670      1939      1751
dram[3]:       2042      2161      1947      2051      2103      2188      1726      1636      1559      1591      1627      1583      1594      1722      1961      1872
dram[4]:       2019      2053      1997      1993      2069      2109      1688      1593      1535      1549      1610      1682      1622      1680      1964      1848
dram[5]:       2005      1899     29635      1993      2022      1882      1628      1543      1460      1445      1492      1548      1524      1599      1859      1754
dram[6]:       1999      2031      1814      1812      1987      1878      1635      1503      1437      1491      1552      1467      1615      1640      1897      1752
dram[7]:       1860      1962      1653      1869      2079      1960      1637      1529      1493      1505      1464      1533      1570      1648      1791      1760
dram[8]:       2094      1942      1773      1868      1924      1891      1655      1551      1496      1443      1559      1438      1589      1574      1971      1895
dram[9]:       1940      1978      1815      1868      2002      1806      1767      1745      1540      1439      1532      1501      1645      1567      1928      2045
dram[10]:       1994      1922      1823      1934      1892      1959      1762      1687      1455      1513      1523      1624      1582      1587      1930      2142
dram[11]:       1911      1863      1718      1752      1871      1791      1545      1643      1430      1460      1474      1404      1542      1500      1867      1803
dram[12]:       1937      1922      1737      1815      1909      1880      1642      1609      1545      1506      1583      1605      1644      1601      1932      1852
dram[13]:       1920      1949      1763      1762      1908      1850      1660      1471      1510      1471      1528      1433      1566      1549      1867      1930
dram[14]:       2020      2013      1834      1827      1944      1906      1774      1665      1468      1401      1514      1546      1714      1596      1875      1991
dram[15]:       2007      1897      1914      1791      1934      1977      1758      1693      1524      1496      1528      1475      1535      1517      1906      2002
dram[16]:       1953      1849      1841      1729      1802      1932      1576      1630      1524      1576      1690      1577      1619      1716      1832      1845
dram[17]:       1899      1880      1875      1779      1918      1882      1497      1544      1451      1499      1462      1465      1506      1567      1852      2011
dram[18]:       1994      1979      1974      1843      1908      1989      1674      1696      1501      1542      1612      1707      1574      1661      1881      1972
dram[19]:       2022      1969      2069      1759      2019      1969      1669      1805      1565      1535      1567      1561      1605      1684      1983      2016
dram[20]:       1862      1881      1806      1813      1766      1875      1521      1534      1512      1481      1611      1511      1608      1666      1803      1909
dram[21]:       1858      1828      1703      1784      1863      1868      1561      1615      1486      1451      1580      1565      1517      1632      1865      1872
dram[22]:       1982      1868      1941      1734      1966      1824      1651      1609      1524      1552      1691      1683      1625      1701      1925      2051
dram[23]:       2081      1815      1818      1832      1928      1911      1744      1887      1472      1411      1547      1497      1627      1673      1910      2019
dram[24]:       2043      1992      1836      1820      1920      2060      1602      1675      1484      1556      1457      1461      1588      1635      1767      1880
dram[25]:       2015      2159      1714      1838      1884      1929      1536      1605      1475      1497      1489      1490      1536      1660      1739      1827
dram[26]:       2219      2119      1949      1936      2142      2107      1580      1633      1537      1594      1601      1566      1608      1684      1746      1955
dram[27]:       2151      2121      1913      1896      1984      2171      1659      1717      1551      1666      1564      1473      1567      1647      1870      1897
dram[28]:       2027      2015      1791      1847      1899      2037      1611      1595      1508      1518      1515      1499      1618      1594      1834      1983
dram[29]:       1956      1998      1852      1932      2110      1997      1644      1722      1483      1555      1512      1552      1627      1720      1932      2016
dram[30]:       2109      2010      1942      1901      2021      2106      1627      1748      1475      1451      1534      1525      1605      1692      1822      1963
dram[31]:       2025      1993      1897      1955      2021      2174      1515      1734      1530      1509      1495      1549      1652      1679      1821      1838
maximum mf latency per bank:
dram[0]:       2323      1726      2286      2348      2084      2043      1596      1789       968      1468      1501      1819      1406      1664      1748      1995
dram[1]:       2147      1798      2342      2331      1984      2164      1925      1763       980      1261      1483      2323      1914      2215      1748      2047
dram[2]:       2163      1728      2428      2198      1781      2212      1728      1629      1291      1575      1532      1860      1583      1947      1746      2058
dram[3]:       2135      1858      2248      2508      1915      2291      1796      1683       888      1092      1439      2323      1989      1819      2019      2113
dram[4]:       1829      1856      2428      2218      1949      2344      1668      1563      1291      1492      1167      1797      1987      1796      1864      1693
dram[5]:       2162      1767      2591      2550      2041      2580      1604      1819      1095      1230      1520      2244      1921      1903      1926      1987
dram[6]:       2464      1874      2456      2284      1999      2135      1715      1508       826      1332      1541      1522      1985      1493      1700      1612
dram[7]:       2056      1854      2400      2423      2013      2040      1939      1648       936      1463      1553      1898      1617      1829      1540      1918
dram[8]:       1923      1674      2472      2190      2013      2222      2009      1608       797       758      1463      1434      1985      1294      2195      2114
dram[9]:       1657      1720      2574      2215      1979      2422      2106      1868       645       782      1456       928      2132      1609      1927      2163
dram[10]:       1884      1692      2577      1945      2050      2286      2105      1868       679       798      1283      1647      1869      1191      1726      2120
dram[11]:       1589      1639      2475      2247      2139      2396      1810      1461       744       841      1390      1598      1584      1656      1986      2143
dram[12]:       2106      2101      2573      1703      1993      2412      1975      1448       954       782      1364      1553      2207      1123      2193      2067
dram[13]:       1985      1978      2506      2166      1976      2329      2047      1829      1070       714      1442      1565      1754      1535      1751      2171
dram[14]:       1603      1719      2473      1655      2034      2422      2010      1728       777       964      1480      1677      1593      1257      2195      1957
dram[15]:       2045      2005      2558      1857      1995      2392      2073      1643      1190      1019      1178      2179      1327      1491      1860      2130
dram[16]:       1564      2099      2027      2584      2124      1975      1506      2009      1061      1217      1585      1797      1383      1767      1920      2113
dram[17]:       1483      1619      1554      2017      2474      1821      1221      2093       809      1036      1456      1482      1473      2019      1614      2168
dram[18]:       1735      2116      2256      2467      2030      1902      1725      1906      1005      1083      1424      1813      1515      2025      1527      1626
dram[19]:       1638      1665      1922      2542      2240      2206      1725      1905       979      1079      1778      1819      1565      1721      1817      2171
dram[20]:       1480      2115      2042      1995      2050      2190      1385      1628      1066       894      1384      1669      1983      1696      1766      1755
dram[21]:       1776      1602      1645      2345      2110      2223      1562      1684       943      1442      1490      1590      1404      2190      1912      2111
dram[22]:       1625      1976      1804      2432      2090      2185      1702      1823       940       820      1638      1468      1398      2163      1786      2306
dram[23]:       1684      1604      1950      2049      2164      2175      1487      1877      1550       894      1577      1101      1364      2190      1913      2118
dram[24]:       1997      1783      2427      2473      2048      1957      1813      1580      1361      1544      1642      1593      1759      1525      1640      1752
dram[25]:       2021      2327      2147      2568      2089      1877      1589      1775       900      1454      1115      1247      1120      1544      1714      2023
dram[26]:       1858      2139      2221      2403      2433      1930      1634      1643      1357      1347      1819      1339      1476      1471      1646      1760
dram[27]:       2030      2353      2353      2375      2131      1763      1595      1861      1088      1484      1510      1737      1286      2064      1669      2076
dram[28]:       1992      2139      2340      2227      2244      2039      1698      1601      1525      1449      1336      1375      1153      1535      1638      1847
dram[29]:       2001      2146      2308      2348      2133      1687      1594      1711       630       983      1473      1517      1619      1805      1739      1790
dram[30]:       1915      1823      2041      2139      2138      1770      1541      1680       847      1646       871       993      1720      1576      1640      1845
dram[31]:       2002      2149      2228      2356      2565      1892      1624      1669      1096      1529       892      1395      1619      1687      1667      1940
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74243 n_act=115 n_pre=99 n_ref_event=0 n_req=2124 n_rd=2124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02775
n_activity=6718 dram_eff=0.3162
bk0: 143a 76107i bk1: 137a 76311i bk2: 140a 76281i bk3: 141a 76268i bk4: 132a 76371i bk5: 133a 76346i bk6: 106a 76244i bk7: 93a 76403i bk8: 139a 76138i bk9: 133a 76152i bk10: 139a 76359i bk11: 140a 76323i bk12: 139a 76367i bk13: 135a 76377i bk14: 136a 76326i bk15: 138a 76395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945857
Row_Buffer_Locality_read = 0.945857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415596
Bank_Level_Parallism_Col = 1.375427
Bank_Level_Parallism_Ready = 1.104049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371729 

BW Util details:
bwutil = 0.027746 
total_CMD = 76551 
util_bw = 2124 
Wasted_Col = 1470 
Wasted_Row = 766 
Idle = 72191 

BW Util Bottlenecks: 
RCDc_limit = 1178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74243 
Read = 2124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 115 
n_pre = 99 
n_ref = 0 
n_req = 2124 
total_req = 2124 

Dual Bus Interface Util: 
issued_total_row = 214 
issued_total_col = 2124 
Row_Bus_Util =  0.002796 
CoL_Bus_Util = 0.027746 
Either_Row_CoL_Bus_Util = 0.030150 
Issued_on_Two_Bus_Simul_Util = 0.000392 
issued_two_Eff = 0.012998 
queue_avg = 0.091207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0912072
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74233 n_act=122 n_pre=106 n_ref_event=0 n_req=2112 n_rd=2112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02759
n_activity=6557 dram_eff=0.3221
bk0: 134a 76304i bk1: 136a 76284i bk2: 135a 76410i bk3: 141a 76265i bk4: 132a 76395i bk5: 134a 76211i bk6: 110a 76130i bk7: 97a 76276i bk8: 128a 76292i bk9: 135a 76230i bk10: 141a 76191i bk11: 137a 76336i bk12: 140a 76343i bk13: 139a 76142i bk14: 137a 76360i bk15: 136a 76362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942235
Row_Buffer_Locality_read = 0.942235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434305
Bank_Level_Parallism_Col = 1.403395
Bank_Level_Parallism_Ready = 1.091856
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.394625 

BW Util details:
bwutil = 0.027589 
total_CMD = 76551 
util_bw = 2112 
Wasted_Col = 1499 
Wasted_Row = 849 
Idle = 72091 

BW Util Bottlenecks: 
RCDc_limit = 1277 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74233 
Read = 2112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 2112 
total_req = 2112 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 2112 
Row_Bus_Util =  0.002978 
CoL_Bus_Util = 0.027589 
Either_Row_CoL_Bus_Util = 0.030280 
Issued_on_Two_Bus_Simul_Util = 0.000287 
issued_two_Eff = 0.009491 
queue_avg = 0.141775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.141775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74186 n_act=138 n_pre=122 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02784
n_activity=6842 dram_eff=0.3115
bk0: 140a 76186i bk1: 134a 76326i bk2: 132a 76412i bk3: 141a 76241i bk4: 136a 76226i bk5: 133a 76281i bk6: 102a 76382i bk7: 90a 76465i bk8: 133a 76236i bk9: 135a 76242i bk10: 145a 76190i bk11: 137a 76294i bk12: 140a 76190i bk13: 141a 76278i bk14: 142a 76282i bk15: 150a 75955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935242
Row_Buffer_Locality_read = 0.935242
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449614
Bank_Level_Parallism_Col = 1.387432
Bank_Level_Parallism_Ready = 1.084467
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.378689 

BW Util details:
bwutil = 0.027838 
total_CMD = 76551 
util_bw = 2131 
Wasted_Col = 1618 
Wasted_Row = 915 
Idle = 71887 

BW Util Bottlenecks: 
RCDc_limit = 1452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74186 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2131 
Row_Bus_Util =  0.003396 
CoL_Bus_Util = 0.027838 
Either_Row_CoL_Bus_Util = 0.030894 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.010994 
queue_avg = 0.092618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.092618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74164 n_act=136 n_pre=120 n_ref_event=0 n_req=2157 n_rd=2157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02818
n_activity=7225 dram_eff=0.2985
bk0: 139a 76308i bk1: 129a 76380i bk2: 140a 76265i bk3: 139a 76265i bk4: 137a 76287i bk5: 139a 76197i bk6: 106a 76342i bk7: 101a 76266i bk8: 134a 76294i bk9: 132a 76320i bk10: 144a 76168i bk11: 148a 76103i bk12: 146a 76102i bk13: 141a 76326i bk14: 142a 76337i bk15: 140a 76229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936949
Row_Buffer_Locality_read = 0.936949
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421031
Bank_Level_Parallism_Col = 1.376068
Bank_Level_Parallism_Ready = 1.081595
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.368323 

BW Util details:
bwutil = 0.028177 
total_CMD = 76551 
util_bw = 2157 
Wasted_Col = 1677 
Wasted_Row = 940 
Idle = 71777 

BW Util Bottlenecks: 
RCDc_limit = 1419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74164 
Read = 2157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2157 
total_req = 2157 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2157 
Row_Bus_Util =  0.003344 
CoL_Bus_Util = 0.028177 
Either_Row_CoL_Bus_Util = 0.031182 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.010892 
queue_avg = 0.138587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.138587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74183 n_act=142 n_pre=126 n_ref_event=0 n_req=2132 n_rd=2132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02785
n_activity=7007 dram_eff=0.3043
bk0: 138a 76223i bk1: 143a 76111i bk2: 144a 76142i bk3: 136a 76276i bk4: 135a 76330i bk5: 132a 76355i bk6: 96a 76290i bk7: 99a 76358i bk8: 139a 76158i bk9: 136a 76252i bk10: 141a 76177i bk11: 136a 76298i bk12: 143a 76236i bk13: 142a 76218i bk14: 137a 76291i bk15: 135a 76334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933396
Row_Buffer_Locality_read = 0.933396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.428069
Bank_Level_Parallism_Col = 1.367816
Bank_Level_Parallism_Ready = 1.089118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355253 

BW Util details:
bwutil = 0.027851 
total_CMD = 76551 
util_bw = 2132 
Wasted_Col = 1697 
Wasted_Row = 1002 
Idle = 71720 

BW Util Bottlenecks: 
RCDc_limit = 1478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74183 
Read = 2132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2132 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2132 
Row_Bus_Util =  0.003501 
CoL_Bus_Util = 0.027851 
Either_Row_CoL_Bus_Util = 0.030934 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.013514 
queue_avg = 0.091952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0919518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74178 n_act=140 n_pre=124 n_ref_event=0 n_req=2135 n_rd=2135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02789
n_activity=7167 dram_eff=0.2979
bk0: 136a 76339i bk1: 143a 76119i bk2: 137a 76331i bk3: 142a 76246i bk4: 138a 76320i bk5: 133a 76278i bk6: 96a 76165i bk7: 103a 76296i bk8: 131a 76323i bk9: 131a 76245i bk10: 142a 76285i bk11: 139a 76317i bk12: 142a 76217i bk13: 146a 76085i bk14: 140a 76287i bk15: 136a 76254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934426
Row_Buffer_Locality_read = 0.934426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410262
Bank_Level_Parallism_Col = 1.370637
Bank_Level_Parallism_Ready = 1.088525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363443 

BW Util details:
bwutil = 0.027890 
total_CMD = 76551 
util_bw = 2135 
Wasted_Col = 1709 
Wasted_Row = 1009 
Idle = 71698 

BW Util Bottlenecks: 
RCDc_limit = 1477 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74178 
Read = 2135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 2135 
total_req = 2135 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 2135 
Row_Bus_Util =  0.003449 
CoL_Bus_Util = 0.027890 
Either_Row_CoL_Bus_Util = 0.030999 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.010957 
queue_avg = 0.131050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.13105
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74216 n_act=129 n_pre=113 n_ref_event=0 n_req=2126 n_rd=2126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02777
n_activity=7086 dram_eff=0.3
bk0: 134a 76283i bk1: 135a 76357i bk2: 146a 76087i bk3: 139a 76299i bk4: 138a 76245i bk5: 144a 76114i bk6: 96a 76326i bk7: 103a 76191i bk8: 129a 76394i bk9: 130a 76324i bk10: 142a 76345i bk11: 143a 76220i bk12: 134a 76356i bk13: 138a 76208i bk14: 134a 76387i bk15: 141a 76287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939323
Row_Buffer_Locality_read = 0.939323
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387907
Bank_Level_Parallism_Col = 1.352363
Bank_Level_Parallism_Ready = 1.096896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.344715 

BW Util details:
bwutil = 0.027772 
total_CMD = 76551 
util_bw = 2126 
Wasted_Col = 1627 
Wasted_Row = 944 
Idle = 71854 

BW Util Bottlenecks: 
RCDc_limit = 1342 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74216 
Read = 2126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 2126 
total_req = 2126 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 2126 
Row_Bus_Util =  0.003161 
CoL_Bus_Util = 0.027772 
Either_Row_CoL_Bus_Util = 0.030503 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.014133 
queue_avg = 0.081162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0811616
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74163 n_act=145 n_pre=129 n_ref_event=0 n_req=2136 n_rd=2136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0279
n_activity=7394 dram_eff=0.2889
bk0: 145a 76169i bk1: 143a 76218i bk2: 137a 76212i bk3: 135a 76315i bk4: 136a 76304i bk5: 137a 76263i bk6: 102a 76327i bk7: 98a 76227i bk8: 127a 76395i bk9: 130a 76279i bk10: 144a 76137i bk11: 144a 76181i bk12: 140a 76200i bk13: 139a 76290i bk14: 136a 76357i bk15: 143a 76141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932116
Row_Buffer_Locality_read = 0.932116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.379400
Bank_Level_Parallism_Col = 1.352083
Bank_Level_Parallism_Ready = 1.082397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342448 

BW Util details:
bwutil = 0.027903 
total_CMD = 76551 
util_bw = 2136 
Wasted_Col = 1809 
Wasted_Row = 1084 
Idle = 71522 

BW Util Bottlenecks: 
RCDc_limit = 1550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74163 
Read = 2136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 2136 
total_req = 2136 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 2136 
Row_Bus_Util =  0.003579 
CoL_Bus_Util = 0.027903 
Either_Row_CoL_Bus_Util = 0.031195 
Issued_on_Two_Bus_Simul_Util = 0.000287 
issued_two_Eff = 0.009213 
queue_avg = 0.130854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.130854
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74247 n_act=119 n_pre=103 n_ref_event=0 n_req=2115 n_rd=2115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02763
n_activity=6814 dram_eff=0.3104
bk0: 134a 76283i bk1: 142a 76191i bk2: 134a 76392i bk3: 135a 76341i bk4: 134a 76309i bk5: 136a 76321i bk6: 104a 76332i bk7: 99a 76248i bk8: 123a 76319i bk9: 132a 76193i bk10: 140a 76416i bk11: 148a 75978i bk12: 138a 76299i bk13: 137a 76349i bk14: 139a 76369i bk15: 140a 76286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943735
Row_Buffer_Locality_read = 0.943735
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.383282
Bank_Level_Parallism_Col = 1.357857
Bank_Level_Parallism_Ready = 1.103546
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354525 

BW Util details:
bwutil = 0.027629 
total_CMD = 76551 
util_bw = 2115 
Wasted_Col = 1573 
Wasted_Row = 870 
Idle = 71993 

BW Util Bottlenecks: 
RCDc_limit = 1230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74247 
Read = 2115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2115 
total_req = 2115 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2115 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.027629 
Either_Row_CoL_Bus_Util = 0.030098 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.014323 
queue_avg = 0.095218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0952176
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74175 n_act=141 n_pre=125 n_ref_event=0 n_req=2133 n_rd=2133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02786
n_activity=7269 dram_eff=0.2934
bk0: 134a 76380i bk1: 135a 76324i bk2: 144a 76225i bk3: 139a 76231i bk4: 135a 76286i bk5: 138a 76195i bk6: 104a 76306i bk7: 95a 76342i bk8: 118a 76349i bk9: 141a 76073i bk10: 140a 76313i bk11: 145a 76311i bk12: 137a 76258i bk13: 142a 76196i bk14: 145a 76103i bk15: 141a 76190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933896
Row_Buffer_Locality_read = 0.933896
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418509
Bank_Level_Parallism_Col = 1.383293
Bank_Level_Parallism_Ready = 1.084388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373623 

BW Util details:
bwutil = 0.027864 
total_CMD = 76551 
util_bw = 2133 
Wasted_Col = 1688 
Wasted_Row = 1020 
Idle = 71710 

BW Util Bottlenecks: 
RCDc_limit = 1479 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74175 
Read = 2133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 2133 
total_req = 2133 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 2133 
Row_Bus_Util =  0.003475 
CoL_Bus_Util = 0.027864 
Either_Row_CoL_Bus_Util = 0.031038 
Issued_on_Two_Bus_Simul_Util = 0.000300 
issued_two_Eff = 0.009680 
queue_avg = 0.135113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.135113
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74284 n_act=106 n_pre=90 n_ref_event=0 n_req=2097 n_rd=2097 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02739
n_activity=6094 dram_eff=0.3441
bk0: 131a 76380i bk1: 140a 76246i bk2: 138a 76372i bk3: 137a 76311i bk4: 137a 76250i bk5: 139a 76219i bk6: 104a 76378i bk7: 97a 76332i bk8: 119a 76345i bk9: 130a 76342i bk10: 135a 76343i bk11: 141a 76151i bk12: 139a 76308i bk13: 135a 76304i bk14: 141a 76302i bk15: 134a 76400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949452
Row_Buffer_Locality_read = 0.949452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429260
Bank_Level_Parallism_Col = 1.391085
Bank_Level_Parallism_Ready = 1.101097
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387519 

BW Util details:
bwutil = 0.027394 
total_CMD = 76551 
util_bw = 2097 
Wasted_Col = 1335 
Wasted_Row = 717 
Idle = 72402 

BW Util Bottlenecks: 
RCDc_limit = 1076 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 447 
rwq = 0 
CCDLc_limit_alone = 447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74284 
Read = 2097 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 2097 
total_req = 2097 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 2097 
Row_Bus_Util =  0.002560 
CoL_Bus_Util = 0.027394 
Either_Row_CoL_Bus_Util = 0.029614 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.011469 
queue_avg = 0.090489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0904887
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74108 n_act=163 n_pre=147 n_ref_event=0 n_req=2150 n_rd=2150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02809
n_activity=7505 dram_eff=0.2865
bk0: 139a 76202i bk1: 140a 76234i bk2: 147a 76203i bk3: 139a 76242i bk4: 138a 76195i bk5: 136a 76197i bk6: 113a 76080i bk7: 96a 76269i bk8: 121a 76338i bk9: 132a 76155i bk10: 144a 76174i bk11: 143a 76208i bk12: 140a 76236i bk13: 144a 76150i bk14: 135a 76401i bk15: 143a 76194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924186
Row_Buffer_Locality_read = 0.924186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.418182
Bank_Level_Parallism_Col = 1.370136
Bank_Level_Parallism_Ready = 1.098140
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362557 

BW Util details:
bwutil = 0.028086 
total_CMD = 76551 
util_bw = 2150 
Wasted_Col = 1919 
Wasted_Row = 1211 
Idle = 71271 

BW Util Bottlenecks: 
RCDc_limit = 1753 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74108 
Read = 2150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 163 
n_pre = 147 
n_ref = 0 
n_req = 2150 
total_req = 2150 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 2150 
Row_Bus_Util =  0.004050 
CoL_Bus_Util = 0.028086 
Either_Row_CoL_Bus_Util = 0.031913 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.006959 
queue_avg = 0.129443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.129443
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74170 n_act=147 n_pre=131 n_ref_event=0 n_req=2137 n_rd=2137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02792
n_activity=7364 dram_eff=0.2902
bk0: 144a 76107i bk1: 135a 76328i bk2: 139a 76266i bk3: 144a 76123i bk4: 134a 76318i bk5: 131a 76353i bk6: 106a 76245i bk7: 98a 76264i bk8: 127a 76291i bk9: 131a 76241i bk10: 144a 76152i bk11: 146a 76134i bk12: 138a 76294i bk13: 136a 76382i bk14: 139a 76318i bk15: 145a 76077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931212
Row_Buffer_Locality_read = 0.931212
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421095
Bank_Level_Parallism_Col = 1.383536
Bank_Level_Parallism_Ready = 1.108563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367126 

BW Util details:
bwutil = 0.027916 
total_CMD = 76551 
util_bw = 2137 
Wasted_Col = 1741 
Wasted_Row = 1090 
Idle = 71583 

BW Util Bottlenecks: 
RCDc_limit = 1538 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74170 
Read = 2137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 2137 
total_req = 2137 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 2137 
Row_Bus_Util =  0.003632 
CoL_Bus_Util = 0.027916 
Either_Row_CoL_Bus_Util = 0.031103 
Issued_on_Two_Bus_Simul_Util = 0.000444 
issued_two_Eff = 0.014280 
queue_avg = 0.085211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0852112
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74219 n_act=119 n_pre=103 n_ref_event=0 n_req=2122 n_rd=2122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02772
n_activity=6611 dram_eff=0.321
bk0: 139a 76242i bk1: 134a 76260i bk2: 140a 76219i bk3: 141a 76207i bk4: 130a 76399i bk5: 137a 76315i bk6: 102a 76345i bk7: 103a 76207i bk8: 122a 76362i bk9: 126a 76316i bk10: 138a 76355i bk11: 152a 76161i bk12: 143a 76327i bk13: 137a 76366i bk14: 145a 76213i bk15: 133a 76310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943921
Row_Buffer_Locality_read = 0.943921
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438891
Bank_Level_Parallism_Col = 1.411580
Bank_Level_Parallism_Ready = 1.088596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403879 

BW Util details:
bwutil = 0.027720 
total_CMD = 76551 
util_bw = 2122 
Wasted_Col = 1467 
Wasted_Row = 813 
Idle = 72149 

BW Util Bottlenecks: 
RCDc_limit = 1247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74219 
Read = 2122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2122 
total_req = 2122 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2122 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.027720 
Either_Row_CoL_Bus_Util = 0.030463 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.005146 
queue_avg = 0.140651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.140651
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74256 n_act=116 n_pre=100 n_ref_event=0 n_req=2105 n_rd=2105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0275
n_activity=6672 dram_eff=0.3155
bk0: 135a 76312i bk1: 131a 76352i bk2: 134a 76408i bk3: 140a 76231i bk4: 134a 76302i bk5: 136a 76247i bk6: 104a 76314i bk7: 100a 76259i bk8: 120a 76353i bk9: 130a 76272i bk10: 136a 76338i bk11: 143a 76154i bk12: 135a 76405i bk13: 142a 76191i bk14: 147a 76192i bk15: 138a 76396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944893
Row_Buffer_Locality_read = 0.944893
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387769
Bank_Level_Parallism_Col = 1.377860
Bank_Level_Parallism_Ready = 1.107839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369851 

BW Util details:
bwutil = 0.027498 
total_CMD = 76551 
util_bw = 2105 
Wasted_Col = 1469 
Wasted_Row = 890 
Idle = 72087 

BW Util Bottlenecks: 
RCDc_limit = 1189 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74256 
Read = 2105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 2105 
total_req = 2105 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 2105 
Row_Bus_Util =  0.002822 
CoL_Bus_Util = 0.027498 
Either_Row_CoL_Bus_Util = 0.029980 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.011329 
queue_avg = 0.083539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0835391
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74240 n_act=118 n_pre=102 n_ref_event=0 n_req=2113 n_rd=2113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0276
n_activity=6760 dram_eff=0.3126
bk0: 138a 76284i bk1: 134a 76311i bk2: 136a 76335i bk3: 139a 76264i bk4: 136a 76283i bk5: 133a 76307i bk6: 106a 76355i bk7: 94a 76339i bk8: 121a 76387i bk9: 136a 76083i bk10: 146a 76286i bk11: 144a 76298i bk12: 140a 76263i bk13: 137a 76279i bk14: 138a 76350i bk15: 135a 76270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944155
Row_Buffer_Locality_read = 0.944155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.380035
Bank_Level_Parallism_Col = 1.368820
Bank_Level_Parallism_Ready = 1.090866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360955 

BW Util details:
bwutil = 0.027603 
total_CMD = 76551 
util_bw = 2113 
Wasted_Col = 1528 
Wasted_Row = 877 
Idle = 72033 

BW Util Bottlenecks: 
RCDc_limit = 1223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74240 
Read = 2113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 2113 
total_req = 2113 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 2113 
Row_Bus_Util =  0.002874 
CoL_Bus_Util = 0.027603 
Either_Row_CoL_Bus_Util = 0.030189 
Issued_on_Two_Bus_Simul_Util = 0.000287 
issued_two_Eff = 0.009520 
queue_avg = 0.129561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.129561
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74286 n_act=106 n_pre=90 n_ref_event=0 n_req=2099 n_rd=2099 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02742
n_activity=6450 dram_eff=0.3254
bk0: 135a 76346i bk1: 134a 76314i bk2: 137a 76273i bk3: 139a 76314i bk4: 129a 76395i bk5: 132a 76356i bk6: 99a 76424i bk7: 98a 76316i bk8: 128a 76359i bk9: 128a 76306i bk10: 139a 76254i bk11: 139a 76198i bk12: 137a 76358i bk13: 138a 76336i bk14: 140a 76349i bk15: 147a 76117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949500
Row_Buffer_Locality_read = 0.949500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.417588
Bank_Level_Parallism_Col = 1.395128
Bank_Level_Parallism_Ready = 1.103859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389186 

BW Util details:
bwutil = 0.027420 
total_CMD = 76551 
util_bw = 2099 
Wasted_Col = 1338 
Wasted_Row = 725 
Idle = 72389 

BW Util Bottlenecks: 
RCDc_limit = 1071 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74286 
Read = 2099 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 2099 
total_req = 2099 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 2099 
Row_Bus_Util =  0.002560 
CoL_Bus_Util = 0.027420 
Either_Row_CoL_Bus_Util = 0.029588 
Issued_on_Two_Bus_Simul_Util = 0.000392 
issued_two_Eff = 0.013245 
queue_avg = 0.086504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0865044
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74175 n_act=138 n_pre=122 n_ref_event=0 n_req=2141 n_rd=2141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02797
n_activity=7062 dram_eff=0.3032
bk0: 138a 76284i bk1: 141a 76313i bk2: 141a 76251i bk3: 140a 76296i bk4: 136a 76250i bk5: 131a 76330i bk6: 97a 76253i bk7: 99a 76387i bk8: 137a 76201i bk9: 134a 76229i bk10: 141a 76300i bk11: 140a 76215i bk12: 143a 76246i bk13: 140a 76256i bk14: 139a 76216i bk15: 144a 76108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935544
Row_Buffer_Locality_read = 0.935544
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423920
Bank_Level_Parallism_Col = 1.385588
Bank_Level_Parallism_Ready = 1.087809
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385319 

BW Util details:
bwutil = 0.027968 
total_CMD = 76551 
util_bw = 2141 
Wasted_Col = 1673 
Wasted_Row = 977 
Idle = 71760 

BW Util Bottlenecks: 
RCDc_limit = 1458 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74175 
Read = 2141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2141 
total_req = 2141 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2141 
Row_Bus_Util =  0.003396 
CoL_Bus_Util = 0.027968 
Either_Row_CoL_Bus_Util = 0.031038 
Issued_on_Two_Bus_Simul_Util = 0.000327 
issued_two_Eff = 0.010522 
queue_avg = 0.136876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.136876
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74231 n_act=128 n_pre=112 n_ref_event=0 n_req=2109 n_rd=2109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02755
n_activity=6743 dram_eff=0.3128
bk0: 135a 76334i bk1: 140a 76327i bk2: 136a 76328i bk3: 136a 76338i bk4: 132a 76340i bk5: 133a 76283i bk6: 100a 76164i bk7: 94a 76320i bk8: 136a 76300i bk9: 124a 76343i bk10: 139a 76325i bk11: 145a 76116i bk12: 140a 76188i bk13: 144a 76095i bk14: 140a 76325i bk15: 135a 76308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939308
Row_Buffer_Locality_read = 0.939308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424090
Bank_Level_Parallism_Col = 1.370909
Bank_Level_Parallism_Ready = 1.100522
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361678 

BW Util details:
bwutil = 0.027550 
total_CMD = 76551 
util_bw = 2109 
Wasted_Col = 1549 
Wasted_Row = 900 
Idle = 71993 

BW Util Bottlenecks: 
RCDc_limit = 1318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 454 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74231 
Read = 2109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 2109 
total_req = 2109 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 2109 
Row_Bus_Util =  0.003135 
CoL_Bus_Util = 0.027550 
Either_Row_CoL_Bus_Util = 0.030307 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.012500 
queue_avg = 0.091847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0918473
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74189 n_act=135 n_pre=119 n_ref_event=0 n_req=2123 n_rd=2123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02773
n_activity=6922 dram_eff=0.3067
bk0: 133a 76375i bk1: 138a 76193i bk2: 139a 76386i bk3: 145a 76028i bk4: 132a 76366i bk5: 135a 76303i bk6: 99a 76273i bk7: 91a 76387i bk8: 128a 76354i bk9: 133a 76184i bk10: 144a 76292i bk11: 144a 76158i bk12: 142a 76148i bk13: 142a 76205i bk14: 137a 76333i bk15: 141a 76218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936411
Row_Buffer_Locality_read = 0.936411
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439932
Bank_Level_Parallism_Col = 1.414823
Bank_Level_Parallism_Ready = 1.087612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401549 

BW Util details:
bwutil = 0.027733 
total_CMD = 76551 
util_bw = 2123 
Wasted_Col = 1583 
Wasted_Row = 972 
Idle = 71873 

BW Util Bottlenecks: 
RCDc_limit = 1437 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74189 
Read = 2123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 2123 
total_req = 2123 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 2123 
Row_Bus_Util =  0.003318 
CoL_Bus_Util = 0.027733 
Either_Row_CoL_Bus_Util = 0.030855 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.006351 
queue_avg = 0.127118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.127118
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74266 n_act=113 n_pre=97 n_ref_event=0 n_req=2106 n_rd=2106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02751
n_activity=6396 dram_eff=0.3293
bk0: 138a 76320i bk1: 133a 76308i bk2: 137a 76281i bk3: 137a 76388i bk4: 134a 76379i bk5: 136a 76244i bk6: 105a 76180i bk7: 94a 76362i bk8: 135a 76229i bk9: 130a 76279i bk10: 133a 76396i bk11: 140a 76283i bk12: 139a 76238i bk13: 141a 76275i bk14: 139a 76380i bk15: 135a 76355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946344
Row_Buffer_Locality_read = 0.946344
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423677
Bank_Level_Parallism_Col = 1.377960
Bank_Level_Parallism_Ready = 1.094967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366560 

BW Util details:
bwutil = 0.027511 
total_CMD = 76551 
util_bw = 2106 
Wasted_Col = 1387 
Wasted_Row = 739 
Idle = 72319 

BW Util Bottlenecks: 
RCDc_limit = 1161 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74266 
Read = 2106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 113 
n_pre = 97 
n_ref = 0 
n_req = 2106 
total_req = 2106 

Dual Bus Interface Util: 
issued_total_row = 210 
issued_total_col = 2106 
Row_Bus_Util =  0.002743 
CoL_Bus_Util = 0.027511 
Either_Row_CoL_Bus_Util = 0.029849 
Issued_on_Two_Bus_Simul_Util = 0.000405 
issued_two_Eff = 0.013567 
queue_avg = 0.085512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0855116
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74298 n_act=101 n_pre=85 n_ref_event=0 n_req=2091 n_rd=2091 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02732
n_activity=6103 dram_eff=0.3426
bk0: 136a 76232i bk1: 135a 76242i bk2: 141a 76262i bk3: 134a 76386i bk4: 140a 76308i bk5: 133a 76335i bk6: 93a 76399i bk7: 91a 76425i bk8: 131a 76293i bk9: 133a 76313i bk10: 132a 76403i bk11: 140a 76280i bk12: 139a 76295i bk13: 136a 76331i bk14: 138a 76304i bk15: 139a 76218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951698
Row_Buffer_Locality_read = 0.951698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422937
Bank_Level_Parallism_Col = 1.417645
Bank_Level_Parallism_Ready = 1.100909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414333 

BW Util details:
bwutil = 0.027315 
total_CMD = 76551 
util_bw = 2091 
Wasted_Col = 1297 
Wasted_Row = 745 
Idle = 72418 

BW Util Bottlenecks: 
RCDc_limit = 1043 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 395 
rwq = 0 
CCDLc_limit_alone = 395 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74298 
Read = 2091 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 85 
n_ref = 0 
n_req = 2091 
total_req = 2091 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 2091 
Row_Bus_Util =  0.002430 
CoL_Bus_Util = 0.027315 
Either_Row_CoL_Bus_Util = 0.029431 
Issued_on_Two_Bus_Simul_Util = 0.000314 
issued_two_Eff = 0.010652 
queue_avg = 0.129548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.129548
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74265 n_act=119 n_pre=103 n_ref_event=0 n_req=2094 n_rd=2094 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02735
n_activity=6360 dram_eff=0.3292
bk0: 133a 76370i bk1: 142a 76152i bk2: 143a 76297i bk3: 138a 76274i bk4: 135a 76307i bk5: 135a 76286i bk6: 95a 76343i bk7: 94a 76339i bk8: 130a 76261i bk9: 127a 76341i bk10: 136a 76344i bk11: 134a 76393i bk12: 135a 76362i bk13: 139a 76243i bk14: 141a 76181i bk15: 137a 76248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943171
Row_Buffer_Locality_read = 0.943171
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.411670
Bank_Level_Parallism_Col = 1.348133
Bank_Level_Parallism_Ready = 1.095033
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342195 

BW Util details:
bwutil = 0.027354 
total_CMD = 76551 
util_bw = 2094 
Wasted_Col = 1522 
Wasted_Row = 754 
Idle = 72181 

BW Util Bottlenecks: 
RCDc_limit = 1239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74265 
Read = 2094 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2094 
total_req = 2094 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2094 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.027354 
Either_Row_CoL_Bus_Util = 0.029862 
Issued_on_Two_Bus_Simul_Util = 0.000392 
issued_two_Eff = 0.013123 
queue_avg = 0.089065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0890648
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74209 n_act=119 n_pre=103 n_ref_event=0 n_req=2140 n_rd=2140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02796
n_activity=7003 dram_eff=0.3056
bk0: 135a 76319i bk1: 139a 76221i bk2: 144a 76152i bk3: 138a 76198i bk4: 138a 76374i bk5: 142a 76156i bk6: 95a 76398i bk7: 96a 76343i bk8: 129a 76341i bk9: 137a 76283i bk10: 145a 76280i bk11: 139a 76349i bk12: 137a 76398i bk13: 142a 76248i bk14: 145a 76247i bk15: 139a 76305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944393
Row_Buffer_Locality_read = 0.944393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.411346
Bank_Level_Parallism_Col = 1.396591
Bank_Level_Parallism_Ready = 1.099065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390057 

BW Util details:
bwutil = 0.027955 
total_CMD = 76551 
util_bw = 2140 
Wasted_Col = 1459 
Wasted_Row = 896 
Idle = 72056 

BW Util Bottlenecks: 
RCDc_limit = 1234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74209 
Read = 2140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2140 
total_req = 2140 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2140 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.027955 
Either_Row_CoL_Bus_Util = 0.030594 
Issued_on_Two_Bus_Simul_Util = 0.000261 
issued_two_Eff = 0.008540 
queue_avg = 0.124780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.12478
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74202 n_act=136 n_pre=120 n_ref_event=0 n_req=2123 n_rd=2123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02773
n_activity=7018 dram_eff=0.3025
bk0: 137a 76302i bk1: 135a 76291i bk2: 146a 76113i bk3: 137a 76271i bk4: 137a 76259i bk5: 131a 76338i bk6: 100a 76199i bk7: 95a 76362i bk8: 130a 76263i bk9: 138a 76139i bk10: 143a 76326i bk11: 139a 76268i bk12: 138a 76309i bk13: 138a 76274i bk14: 140a 76241i bk15: 139a 76273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935940
Row_Buffer_Locality_read = 0.935940
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.428176
Bank_Level_Parallism_Col = 1.381604
Bank_Level_Parallism_Ready = 1.102685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379414 

BW Util details:
bwutil = 0.027733 
total_CMD = 76551 
util_bw = 2123 
Wasted_Col = 1619 
Wasted_Row = 957 
Idle = 71852 

BW Util Bottlenecks: 
RCDc_limit = 1426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74202 
Read = 2123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2123 
total_req = 2123 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2123 
Row_Bus_Util =  0.003344 
CoL_Bus_Util = 0.027733 
Either_Row_CoL_Bus_Util = 0.030685 
Issued_on_Two_Bus_Simul_Util = 0.000392 
issued_two_Eff = 0.012771 
queue_avg = 0.099097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0990973
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74243 n_act=119 n_pre=103 n_ref_event=0 n_req=2104 n_rd=2104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02748
n_activity=6795 dram_eff=0.3096
bk0: 134a 76370i bk1: 133a 76323i bk2: 133a 76364i bk3: 139a 76293i bk4: 142a 76120i bk5: 134a 76273i bk6: 95a 76297i bk7: 96a 76365i bk8: 132a 76290i bk9: 133a 76223i bk10: 136a 76360i bk11: 144a 76262i bk12: 141a 76184i bk13: 133a 76375i bk14: 136a 76301i bk15: 143a 76165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943441
Row_Buffer_Locality_read = 0.943441
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403180
Bank_Level_Parallism_Col = 1.407932
Bank_Level_Parallism_Ready = 1.093631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405099 

BW Util details:
bwutil = 0.027485 
total_CMD = 76551 
util_bw = 2104 
Wasted_Col = 1507 
Wasted_Row = 918 
Idle = 72022 

BW Util Bottlenecks: 
RCDc_limit = 1252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74243 
Read = 2104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 2104 
total_req = 2104 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 2104 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.027485 
Either_Row_CoL_Bus_Util = 0.030150 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.007799 
queue_avg = 0.133963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.133963
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74186 n_act=139 n_pre=123 n_ref_event=0 n_req=2132 n_rd=2132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02785
n_activity=6882 dram_eff=0.3098
bk0: 142a 76230i bk1: 137a 76226i bk2: 137a 76372i bk3: 146a 76150i bk4: 131a 76387i bk5: 139a 76308i bk6: 100a 76295i bk7: 97a 76304i bk8: 128a 76290i bk9: 129a 76286i bk10: 143a 76278i bk11: 144a 76083i bk12: 135a 76289i bk13: 141a 76228i bk14: 144a 76136i bk15: 139a 76262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934803
Row_Buffer_Locality_read = 0.934803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427914
Bank_Level_Parallism_Col = 1.364439
Bank_Level_Parallism_Ready = 1.113508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356417 

BW Util details:
bwutil = 0.027851 
total_CMD = 76551 
util_bw = 2132 
Wasted_Col = 1699 
Wasted_Row = 948 
Idle = 71772 

BW Util Bottlenecks: 
RCDc_limit = 1449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74186 
Read = 2132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 2132 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 2132 
Row_Bus_Util =  0.003423 
CoL_Bus_Util = 0.027851 
Either_Row_CoL_Bus_Util = 0.030894 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.012262 
queue_avg = 0.094303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0943031
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74181 n_act=131 n_pre=115 n_ref_event=0 n_req=2146 n_rd=2146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02803
n_activity=6776 dram_eff=0.3167
bk0: 138a 76276i bk1: 136a 76306i bk2: 140a 76244i bk3: 143a 76221i bk4: 136a 76310i bk5: 136a 76314i bk6: 97a 76326i bk7: 95a 76384i bk8: 132a 76243i bk9: 129a 76353i bk10: 146a 76258i bk11: 150a 76062i bk12: 145a 76260i bk13: 138a 76322i bk14: 142a 76185i bk15: 143a 76234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938956
Row_Buffer_Locality_read = 0.938956
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445553
Bank_Level_Parallism_Col = 1.394548
Bank_Level_Parallism_Ready = 1.078751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384637 

BW Util details:
bwutil = 0.028034 
total_CMD = 76551 
util_bw = 2146 
Wasted_Col = 1573 
Wasted_Row = 891 
Idle = 71941 

BW Util Bottlenecks: 
RCDc_limit = 1383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74181 
Read = 2146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 2146 
total_req = 2146 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 2146 
Row_Bus_Util =  0.003214 
CoL_Bus_Util = 0.028034 
Either_Row_CoL_Bus_Util = 0.030960 
Issued_on_Two_Bus_Simul_Util = 0.000287 
issued_two_Eff = 0.009283 
queue_avg = 0.143368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.143368
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74254 n_act=116 n_pre=100 n_ref_event=0 n_req=2116 n_rd=2116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02764
n_activity=6684 dram_eff=0.3166
bk0: 138a 76280i bk1: 139a 76303i bk2: 141a 76311i bk3: 138a 76307i bk4: 134a 76306i bk5: 133a 76335i bk6: 95a 76392i bk7: 94a 76377i bk8: 134a 76176i bk9: 138a 76208i bk10: 138a 76324i bk11: 141a 76251i bk12: 139a 76273i bk13: 143a 76253i bk14: 140a 76321i bk15: 131a 76368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945180
Row_Buffer_Locality_read = 0.945180
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.398635
Bank_Level_Parallism_Col = 1.361552
Bank_Level_Parallism_Ready = 1.101607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.357022 

BW Util details:
bwutil = 0.027642 
total_CMD = 76551 
util_bw = 2116 
Wasted_Col = 1491 
Wasted_Row = 788 
Idle = 72156 

BW Util Bottlenecks: 
RCDc_limit = 1194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74254 
Read = 2116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 2116 
total_req = 2116 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 2116 
Row_Bus_Util =  0.002822 
CoL_Bus_Util = 0.027642 
Either_Row_CoL_Bus_Util = 0.030006 
Issued_on_Two_Bus_Simul_Util = 0.000457 
issued_two_Eff = 0.015237 
queue_avg = 0.092500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0925004
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74276 n_act=108 n_pre=92 n_ref_event=0 n_req=2089 n_rd=2089 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02729
n_activity=6370 dram_eff=0.3279
bk0: 140a 76181i bk1: 132a 76309i bk2: 141a 76308i bk3: 133a 76386i bk4: 131a 76391i bk5: 130a 76355i bk6: 99a 76367i bk7: 91a 76385i bk8: 130a 76293i bk9: 129a 76251i bk10: 140a 76305i bk11: 137a 76258i bk12: 140a 76203i bk13: 140a 76257i bk14: 141a 76261i bk15: 135a 76384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948301
Row_Buffer_Locality_read = 0.948301
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420033
Bank_Level_Parallism_Col = 1.414894
Bank_Level_Parallism_Ready = 1.082336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409870 

BW Util details:
bwutil = 0.027289 
total_CMD = 76551 
util_bw = 2089 
Wasted_Col = 1369 
Wasted_Row = 775 
Idle = 72318 

BW Util Bottlenecks: 
RCDc_limit = 1126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74276 
Read = 2089 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 2089 
total_req = 2089 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 2089 
Row_Bus_Util =  0.002613 
CoL_Bus_Util = 0.027289 
Either_Row_CoL_Bus_Util = 0.029719 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.006154 
queue_avg = 0.134303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.134303
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74281 n_act=109 n_pre=93 n_ref_event=0 n_req=2101 n_rd=2101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02745
n_activity=6533 dram_eff=0.3216
bk0: 134a 76345i bk1: 137a 76253i bk2: 133a 76388i bk3: 142a 76192i bk4: 136a 76302i bk5: 132a 76354i bk6: 96a 76359i bk7: 97a 76334i bk8: 134a 76193i bk9: 136a 76131i bk10: 136a 76422i bk11: 135a 76366i bk12: 137a 76354i bk13: 139a 76368i bk14: 141a 76159i bk15: 136a 76375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948120
Row_Buffer_Locality_read = 0.948120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420283
Bank_Level_Parallism_Col = 1.383586
Bank_Level_Parallism_Ready = 1.105664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375728 

BW Util details:
bwutil = 0.027446 
total_CMD = 76551 
util_bw = 2101 
Wasted_Col = 1402 
Wasted_Row = 737 
Idle = 72311 

BW Util Bottlenecks: 
RCDc_limit = 1115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74281 
Read = 2101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 2101 
total_req = 2101 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 2101 
Row_Bus_Util =  0.002639 
CoL_Bus_Util = 0.027446 
Either_Row_CoL_Bus_Util = 0.029653 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.014537 
queue_avg = 0.087131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0871315
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76551 n_nop=74223 n_act=121 n_pre=105 n_ref_event=0 n_req=2123 n_rd=2123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02773
n_activity=6558 dram_eff=0.3237
bk0: 135a 76346i bk1: 139a 76224i bk2: 135a 76339i bk3: 141a 76240i bk4: 132a 76350i bk5: 133a 76358i bk6: 100a 76233i bk7: 92a 76439i bk8: 129a 76277i bk9: 136a 76227i bk10: 138a 76250i bk11: 146a 76176i bk12: 138a 76340i bk13: 138a 76236i bk14: 149a 76287i bk15: 142a 76244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943005
Row_Buffer_Locality_read = 0.943005
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450717
Bank_Level_Parallism_Col = 1.394729
Bank_Level_Parallism_Ready = 1.084315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389345 

BW Util details:
bwutil = 0.027733 
total_CMD = 76551 
util_bw = 2123 
Wasted_Col = 1483 
Wasted_Row = 787 
Idle = 72158 

BW Util Bottlenecks: 
RCDc_limit = 1260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 76551 
n_nop = 74223 
Read = 2123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 2123 
total_req = 2123 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 2123 
Row_Bus_Util =  0.002952 
CoL_Bus_Util = 0.027733 
Either_Row_CoL_Bus_Util = 0.030411 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.009021 
queue_avg = 0.139515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.139515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5440, Miss = 1059, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5470, Miss = 1073, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5442, Miss = 1048, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5466, Miss = 1071, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5404, Miss = 1081, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 5514, Miss = 1058, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5481, Miss = 1079, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5529, Miss = 1082, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5482, Miss = 1077, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5473, Miss = 1065, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5410, Miss = 1065, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10023, Miss = 1080, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5395, Miss = 1059, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 5413, Miss = 1077, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5501, Miss = 1072, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5502, Miss = 1073, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5379, Miss = 1040, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5440, Miss = 1081, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5536, Miss = 1067, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5429, Miss = 1077, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5429, Miss = 1048, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5431, Miss = 1054, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5411, Miss = 1069, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5456, Miss = 1092, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5453, Miss = 1065, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5507, Miss = 1086, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5455, Miss = 1057, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5438, Miss = 1073, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5424, Miss = 1064, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5433, Miss = 1049, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5478, Miss = 1054, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5496, Miss = 1065, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5426, Miss = 1065, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5446, Miss = 1043, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5412, Miss = 1066, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5434, Miss = 1083, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5453, Miss = 1068, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5373, Miss = 1048, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5447, Miss = 1077, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5416, Miss = 1056, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5429, Miss = 1040, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 5424, Miss = 1070, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5386, Miss = 1043, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5446, Miss = 1053, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5427, Miss = 1051, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5427, Miss = 1047, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5481, Miss = 1100, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5406, Miss = 1045, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5406, Miss = 1065, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5372, Miss = 1065, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5370, Miss = 1060, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5473, Miss = 1049, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5523, Miss = 1062, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5482, Miss = 1076, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5463, Miss = 1072, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5505, Miss = 1092, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5422, Miss = 1060, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 5433, Miss = 1065, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5392, Miss = 1047, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5391, Miss = 1049, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5463, Miss = 1057, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5340, Miss = 1048, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5462, Miss = 1081, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5412, Miss = 1046, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 352882
L2_total_cache_misses = 68109
L2_total_cache_miss_rate = 0.1930
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 254923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29846
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 322793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30093
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=352882
icnt_total_pkts_simt_to_mem=352882
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 352882
Req_Network_cycles = 101952
Req_Network_injected_packets_per_cycle =       3.4613 
Req_Network_conflicts_per_cycle =       2.6746
Req_Network_conflicts_per_cycle_util =       9.0795
Req_Bank_Level_Parallism =      11.7502
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.8679
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0541

Reply_Network_injected_packets_num = 352882
Reply_Network_cycles = 101952
Reply_Network_injected_packets_per_cycle =        3.4613
Reply_Network_conflicts_per_cycle =        8.3849
Reply_Network_conflicts_per_cycle_util =      27.9915
Reply_Bank_Level_Parallism =      11.5547
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5051
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0433
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 22 sec (1702 sec)
gpgpu_simulation_rate = 105904 (inst/sec)
gpgpu_simulation_rate = 59 (cycle/sec)
gpgpu_silicon_slowdown = 19186440x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 15196
gpu_sim_insn = 19645908
gpu_ipc =    1292.8341
gpu_tot_sim_cycle = 117148
gpu_tot_sim_insn = 199896176
gpu_tot_ipc =    1706.3558
gpu_tot_issued_cta = 21494
gpu_occupancy = 11.0540% 
gpu_tot_occupancy = 16.7551% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.8168
partiton_level_parallism_total  =       4.1560
partiton_level_parallism_util =      17.5850
partiton_level_parallism_util_total  =      12.9309
L2_BW  =     319.3795 GB/Sec
L2_BW_total  =     150.5454 GB/Sec
gpu_total_sim_rate=98519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7747, Miss = 5935, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7535, Miss = 5854, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7659, Miss = 5891, Miss_rate = 0.769, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 6792, Miss = 5484, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7725, Miss = 5915, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7295, Miss = 5732, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8029, Miss = 6086, Miss_rate = 0.758, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7221, Miss = 5686, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7824, Miss = 5979, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7354, Miss = 5758, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7411, Miss = 5852, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 7076, Miss = 5708, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[12]: Access = 7449, Miss = 5869, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7471, Miss = 5891, Miss_rate = 0.789, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 7828, Miss = 6063, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 7523, Miss = 5905, Miss_rate = 0.785, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[16]: Access = 6774, Miss = 5559, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 7692, Miss = 5986, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[18]: Access = 8208, Miss = 6206, Miss_rate = 0.756, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 8157, Miss = 6183, Miss_rate = 0.758, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[20]: Access = 7023, Miss = 5661, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 7366, Miss = 5828, Miss_rate = 0.791, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[22]: Access = 7047, Miss = 5687, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 7046, Miss = 5676, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 7618, Miss = 5949, Miss_rate = 0.781, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[25]: Access = 7024, Miss = 5684, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 8154, Miss = 6179, Miss_rate = 0.758, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[27]: Access = 7846, Miss = 6068, Miss_rate = 0.773, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[28]: Access = 8203, Miss = 6238, Miss_rate = 0.760, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[29]: Access = 7144, Miss = 5727, Miss_rate = 0.802, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[30]: Access = 7175, Miss = 5751, Miss_rate = 0.802, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[31]: Access = 7648, Miss = 5951, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 7281, Miss = 5802, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 7873, Miss = 6059, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 7319, Miss = 5804, Miss_rate = 0.793, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[35]: Access = 7517, Miss = 5906, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 8079, Miss = 6146, Miss_rate = 0.761, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 7181, Miss = 5762, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 7279, Miss = 5769, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 7426, Miss = 5855, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 7110, Miss = 5690, Miss_rate = 0.800, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[41]: Access = 7664, Miss = 5966, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[42]: Access = 6791, Miss = 5561, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 8161, Miss = 6199, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 7014, Miss = 5667, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 6693, Miss = 5513, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[46]: Access = 7570, Miss = 5910, Miss_rate = 0.781, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[47]: Access = 7565, Miss = 5922, Miss_rate = 0.783, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[48]: Access = 7664, Miss = 5972, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 7690, Miss = 5989, Miss_rate = 0.779, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[50]: Access = 6966, Miss = 5651, Miss_rate = 0.811, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[51]: Access = 7651, Miss = 5964, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 8026, Miss = 6146, Miss_rate = 0.766, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8060, Miss = 6155, Miss_rate = 0.764, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8102, Miss = 6175, Miss_rate = 0.762, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8707, Miss = 6451, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8484, Miss = 6361, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 7691, Miss = 5905, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 7749, Miss = 5943, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 7317, Miss = 5720, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 8156, Miss = 6136, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 7071, Miss = 5617, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 6947, Miss = 5572, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 7403, Miss = 5778, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 7496, Miss = 5831, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[65]: Access = 7393, Miss = 5779, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 7412, Miss = 5792, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 6736, Miss = 5451, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 7689, Miss = 5922, Miss_rate = 0.770, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[69]: Access = 8100, Miss = 6103, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 7403, Miss = 5779, Miss_rate = 0.781, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[71]: Access = 7553, Miss = 5846, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 7971, Miss = 6056, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 6669, Miss = 5428, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 7775, Miss = 5980, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 7233, Miss = 5696, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[76]: Access = 6981, Miss = 5600, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 7519, Miss = 5849, Miss_rate = 0.778, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[78]: Access = 7156, Miss = 5664, Miss_rate = 0.792, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[79]: Access = 7539, Miss = 5831, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 600896
	L1D_total_cache_misses = 469614
	L1D_total_cache_miss_rate = 0.7815
	L1D_total_cache_pending_hits = 45
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 263288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 44
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84877

Total_core_cache_fail_stats:
ctas_completed 21494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
622, 476, 476, 476, 476, 476, 487, 476, 611, 487, 476, 476, 476, 476, 487, 476, 116, 116, 116, 116, 272, 127, 116, 116, 262, 127, 272, 127, 116, 116, 116, 116, 215, 38, 38, 49, 38, 49, 38, 38, 38, 38, 49, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 234693056
gpgpu_n_tot_w_icount = 7334158
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401985
gpgpu_n_mem_write_global = 84877
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11178778
gpgpu_n_store_insn = 90212
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 67030016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3157
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5362088	W0_Idle:16701076	W0_Scoreboard:41721198	W1:660845	W2:102627	W3:5710	W4:460	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6564516
single_issue_nums: WS0:1833497	WS1:1833786	WS2:1831962	WS3:1834913	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3215880 {8:401985,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3395080 {40:84877,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16079400 {40:401985,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 679016 {8:84877,}
maxmflatency = 2591 
max_icnt2mem_latency = 2426 
maxmrqlatency = 219 
max_icnt2sh_latency = 285 
averagemflatency = 317 
avg_icnt2mem_latency = 90 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 40 
mrq_lat_table:37381 	17126 	12085 	11163 	9861 	2353 	316 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	212844 	246411 	14187 	12935 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	198342 	177179 	79644 	3001 	7279 	12844 	8365 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	157857 	37397 	30769 	39827 	69659 	137478 	13736 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	47 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      7002      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956      5965      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7216      7236      5454      5470      5672      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      6461      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458      5674      5688      5945      5956      6203      6217 
dram[7]:      6469      6472      6731      6746      6982      6990      7224      7241      5446      5462      5679      5682      5932      5953      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475      5458      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      6195      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459      5684      5687      5945      5956      6193      6207 
dram[11]:      6490      6496      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227      5470      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5692      5454      5682      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245      5479      5466      5687      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      6695      6699      6955      6972      7208      7233      5595      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6187      6195 
dram[18]:      6434      6457      6687      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      6730      6996      6995      7224      7232      5462      5478      5683      5686      5926      5963      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      5450      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683      5688      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935      5945      6184      6207 
dram[25]:      6474      6489      6710      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      5949      6187      6205 
dram[27]:      6465      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:      6434      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      5944      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7215      7225      5446      5462      5692      5698      5930      5943      6189      6211 
dram[31]:      6465      6484      6718      6731      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]:  4.166667  6.100000  5.931035  7.000000  5.272727  8.200000  4.800000  5.120000  4.631579  4.615385  6.884615  6.166667  5.636364 14.583333  6.555555  6.166667 
dram[1]:  5.277778  6.576923  8.428572  5.000000  6.266667  4.275000  3.700000  4.000000  4.333333  6.033333  5.114286  8.047619  4.255814  4.945946  6.888889  6.066667 
dram[2]:  5.257143  7.904762  7.360000  5.228571  5.764706  7.041667  5.666667  7.812500  4.195652  5.457143  5.270270  6.629630  4.452381  8.714286  5.484848  3.654546 
dram[3]:  5.131579  8.142858  5.411765  4.947369  7.347826  5.135135  4.264706  4.750000  4.500000  4.700000  4.947369  4.923077  4.625000  7.520000  5.342857  7.375000 
dram[4]:  5.342857  4.756757  4.145833  5.189189  5.870968  6.034483  3.589744  5.478261  5.342857  6.653846  5.903226  5.285714  4.780488  4.304348  5.285714 12.500000 
dram[5]:  6.137931  5.400000  5.216216  6.241379  9.222222  5.264706  4.096774  3.972222  6.407407  4.833333  5.416667  6.785714  5.277778  3.750000  5.727273  7.080000 
dram[6]:  5.827586  7.260870  4.547619  5.900000  5.342857  4.675000  3.428571  3.363636  5.625000  5.548387  5.388889  5.818182  6.344828  4.921052  6.133333  5.081081 
dram[7]:  4.743590  5.076923  6.241379  5.935484  5.088235  7.583333  4.500000  3.810811  5.382353  6.653846  4.377778  4.500000  4.875000  5.484848  5.718750  4.897436 
dram[8]:  5.323529  5.843750  5.342857  6.807693  6.833333  7.681818  4.323529  3.828571  6.384615  5.088235 11.200000  5.162162  6.629630  8.700000  7.080000  4.511628 
dram[9]:  9.333333  9.611111  6.156250  6.310345  5.437500  6.653846  3.948718  4.629630  5.862069  4.217391  5.388889  7.869565  6.357143  5.428571  5.184210  6.033333 
dram[10]:  6.407407  7.826087  6.703704  7.250000  5.870968  5.666667  4.896552  4.400000  4.186047  6.840000  7.608696  3.818182  6.555555  5.903226  6.064516  6.444445 
dram[11]:  5.352941  6.310345  4.145833  5.870968  5.176471  7.608696  3.717949  3.340909  6.833333  4.113636  5.108108  5.696970  5.687500  5.617647  9.444445  6.093750 
dram[12]:  4.560976  7.291667  5.025641  5.194445  5.774194  7.904762  3.972973  4.205883  6.074074  5.054054  4.217391  4.409091  4.260870  9.555555  7.500000  6.413793 
dram[13]:  4.736842  6.615385  6.100000  6.678571  6.840000  5.382353  4.181818  3.525000  9.812500  5.964286  6.310345  5.735294  5.818182  7.500000  5.243243  8.300000 
dram[14]:  8.800000  7.416667  6.066667  6.555555  5.933333  6.259259  3.897436  3.837838  4.047619  4.736842  6.064516  4.891892  7.500000  6.129032  5.189189  6.344828 
dram[15]:  4.609756  6.068965  6.923077  6.642857  5.900000  4.600000  5.111111  4.678571  8.315789  3.666667  4.558139  6.275862  7.458333  4.897436  6.629630  5.257143 
dram[16]:  7.913043  5.718750  5.531250  6.785714 10.058824  7.208333  5.240000  3.692308  8.631579  5.343750  4.595238  5.371428  8.400000  5.000000  8.130435  4.333333 
dram[17]:  5.750000  6.714286  5.705883  5.371428  4.729730  5.333333  4.400000  4.642857  5.545455  4.743590  5.967742  4.477273  5.818182  6.464286  6.166667  5.131579 
dram[18]:  5.545455  5.545455  6.000000  6.880000  6.137931  6.142857  4.312500  4.225806  5.470588  5.933333  4.918919  4.975000  6.500000  4.800000  7.440000  7.739130 
dram[19]:  5.741935  5.625000 10.647058  3.764706  8.611111  8.944445  4.000000  4.379310  5.562500  4.846154  5.371428  5.333333  5.200000  7.083333  7.416667  6.880000 
dram[20]:  7.521739  8.947369  5.055555  5.428571  5.081081  8.550000  3.244444  5.652174  4.736842  5.593750  5.500000  7.200000  5.666667  7.458333  7.680000  7.480000 
dram[21]:  4.945946  7.333333  6.172414  7.913043  5.548387  7.545455  3.404762  7.117647  6.518518  6.103448  9.588235  5.400000  4.850000  8.750000  5.189189  7.250000 
dram[22]:  7.208333  6.703704  7.541667  4.894737  6.407407  7.000000  4.354839  4.187500  5.428571  5.375000  5.138889  5.966667  5.588235  6.740741  4.318182  5.105263 
dram[23]:  4.972222  6.692307  4.040000  6.250000  5.656250  5.393939  4.400000  5.681818  4.650000  5.806452  6.266667  5.333333  5.848485  5.812500  5.657143  5.314286 
dram[24]:  6.275862  6.321429  4.195652  5.200000  5.294117  5.700000  3.971429  5.818182  7.952381  4.717949  4.975000  4.775000  5.562500  5.588235  5.352941  7.240000 
dram[25]:  6.880000  6.214286  7.956522  7.333333  4.743590  4.195652  3.750000  4.703704  6.692307  5.833333  5.314286  5.277778  5.108108  7.076923  8.045455  5.593750 
dram[26]:  5.323529  4.894737  8.350000  5.794117  7.952381  9.705882  4.400000  4.714286  5.000000  4.700000  4.577778  4.040000  6.035714  5.277778  5.000000  7.280000 
dram[27]:  5.375000  6.518518  8.181818  4.921052  5.645161  4.923077  4.117647  4.758621  5.718750  8.350000  4.270833  5.378378  5.967742  5.781250  4.500000  7.360000 
dram[28]:  5.515152  7.869565  5.571429  5.727273  6.392857  6.370370  5.347826  6.142857  3.816327  5.303030  6.846154  4.785714  5.027027  4.975610  8.900000  5.606061 
dram[29]:  4.500000  7.304348  6.592593 13.153846  9.411765  5.419355  4.312500  4.964286  6.481482  5.516129  5.806452  5.588235  5.228571  6.032258  6.413793  8.047619 
dram[30]:  7.208333  5.457143  5.531250  5.588235  6.740741  6.111111  4.233333  4.413793  6.148148  5.774194  5.323529  5.472222  5.222222  7.120000  5.741935  6.592593 
dram[31]:  7.791667  6.172414  8.045455  4.794872  8.136364  6.653846  4.090909  9.666667  5.562500  4.944445  6.166667  4.902439  5.606061  5.515152  6.857143  5.342857 
average row locality = 90316/16146 = 5.593708
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       200       183       172       175       174       164       144       128       174       179       177       183       186       175       176       185 
dram[1]:       190       170       177       185       188       170       148       132       177       180       177       167       182       183       185       181 
dram[2]:       184       166       184       183       196       169       136       125       190       188       193       175       185       182       181       199 
dram[3]:       195       170       183       187       169       190       145       132       188       187       184       189       183       185       187       176 
dram[4]:       187       176       199       192       182       175       140       126       185       170       183       183       195       196       185       174 
dram[5]:       178       189       192       181       166       179       127       143       173       172       195       190       189       193       189       175 
dram[6]:       169       167       191       176       187       187       144       148       179       171       190       191       182       186       184       187 
dram[7]:       185       198       181       184       173       182       144       141       177       171       194       194       194       181       181       191 
dram[8]:       181       187       185       177       164       169       147       134       164       173       168       191       177       172       177       194 
dram[9]:       168       173       196       183       174       173       154       125       166       191       191       180       177       187       197       181 
dram[10]:       173       180       181       174       182       170       142       132       176       169       173       208       177       183       187       173 
dram[11]:       181       183       199       182       176       175       145       147       164       180       188       186       181       190       169       195 
dram[12]:       186       175       196       187       179       166       147       142       162       184       193       192       196       172       180       186 
dram[13]:       180       172       183       187       171       183       138       141       156       165       181       195       190       180       193       166 
dram[14]:       176       178       182       177       178       169       152       142       169       179       186       178       178       190       192       182 
dram[15]:       189       175       180       186       177       184       138       131       157       185       192       179       179       190       178       184 
dram[16]:       182       183       176       188       171       173       131       144       162       167       189       188       167       182       186       208 
dram[17]:       184       188       194       188       175       176       132       130       183       183       183       194       192       180       184       194 
dram[18]:       183       181       180       172       178       172       138       131       185       176       180       196       182       190       185       178 
dram[19]:       178       180       181       192       155       161       136       127       176       187       185       190       182       170       177       171 
dram[20]:       173       170       182       190       188       171       146       130       178       177       185       180       186       179       192       187 
dram[21]:       183       176       179       181       172       166       143       121       175       177       162       187       193       173       191       174 
dram[22]:       173       181       181       185       173       182       135       134       188       171       182       177       189       182       189       192 
dram[23]:       179       174       202       175       181       178       131       125       182       178       188       190       191       185       198       186 
dram[24]:       182       177       193       182       180       171       139       128       167       181       198       189       177       189       182       181 
dram[25]:       172       174       183       176       185       193       135       127       173       174       185       189       188       184       176       179 
dram[26]:       181       186       167       197       167       165       132       132       171       188       202       199       167       190       195       182 
dram[27]:       172       176       180       185       175       192       140       138       180       166       202       199       184       185       197       184 
dram[28]:       182       181       195       188       179       172       123       129       184       175       177       199       186       203       178       184 
dram[29]:       189       168       178       171       160       168       138       139       172       171       178       188       181       187       186       169 
dram[30]:       173       191       177       190       182       165       127       128       164       177       181       196       187       177       178       178 
dram[31]:       187       179       176       187       179       173       135       116       176       175       184       201       183       181       191       187 
total dram reads = 89955
bank skew: 208/116 = 1.79
chip skew: 2871/2743 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         3         1         2         2         0         0         1         0 
dram[1]:         0         2         0         0         0         1         0         0         5         1         4         2         1         0         1         1 
dram[2]:         0         0         0         0         0         0         0         0         4         4         3         4         2         1         0         2 
dram[3]:         0         1         1         1         0         0         0         2         1         1         4         3         2         4         0         1 
dram[4]:         0         0         0         0         0         0         0         0         2         4         0         2         1         2         0         1 
dram[5]:         0         0         1         0         0         0         0         0         0         2         0         0         1         3         0         2 
dram[6]:         0         0         0         2         0         0         0         0         2         1         5         2         2         1         0         1 
dram[7]:         0         0         0         0         0         0         0         0         7         2         3         4         1         0         2         0 
dram[8]:         0         0         3         0         0         0         0         0         4         0         0         0         2         2         0         0 
dram[9]:         0         0         3         0         0         0         0         0         4         3         3         1         2         4         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4         3         4         0         0         1         1 
dram[11]:         3         0         0         0         0         0         0         0         0         1         1         3         1         1         1         0 
dram[12]:         1         0         0         0         0         0         0         1         3         3         1         3         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         1         2         2         0         3         0         1         0 
dram[14]:         0         0         0         0         0         0         0         0         2         1         2         3         2         0         0         2 
dram[15]:         0         2         0         0         0         0         0         0         1         2         5         4         0         2         1         0 
dram[16]:         0         0         1         2         0         0         0         0         2         4         5         0         2         4         1         0 
dram[17]:         0         0         0         0         0         0         0         0         0         2         2         4         0         1         1         1 
dram[18]:         0         2         0         0         0         0         0         0         1         3         2         3         0         2         2         0 
dram[19]:         0         0         0         0         0         0         0         0         2         2         4         2         0         0         1         1 
dram[20]:         0         0         0         0         0         0         0         0         2         2         2         0         1         0         0         0 
dram[21]:         0         0         0         1         0         0         0         0         2         0         2         3         1         2         1         0 
dram[22]:         0         0         0         1         0         0         0         0         3         1         3         2         1         0         1         3 
dram[23]:         0         0         0         0         0         0         1         0         4         2         0         2         3         1         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         4         1         2         1         2         0         0 
dram[25]:         0         0         0         0         0         0         0         0         1         1         1         1         1         0         1         0 
dram[26]:         0         0         0         0         0         0         0         0         4         0         6         3         3         0         0         0 
dram[27]:         0         0         0         3         0         0         0         0         3         1         4         0         1         0         1         0 
dram[28]:         0         0         0         1         0         0         0         0         3         0         1         2         0         1         0         1 
dram[29]:         0         0         0         0         0         0         0         0         3         0         2         2         2         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         2         2         0         1         1         1         0         0 
dram[31]:         0         0         1         0         0         0         0         0         3         3         2         0         3         2         1         0 
total dram writes = 424
min_bank_accesses = 0!
chip skew: 21/6 = 3.50
average mf latency per bank:
dram[0]:       1639      1812      1835      1826      1950      2041      1542      1585      1468      1437      1458      1480      1559      1634      1684      1637
dram[1]:       1681      1902      1673      1755      1735      2024      1522      1503      1481      1557      1475      1603      1541      1608      1721      1736
dram[2]:       1907      2122      1741      1865      1739      1900      1593      1626      1390      1474      1621      1670      1562      1646      1872      1637
dram[3]:       1798      2036      1807      1857      2033      1932      1627      1594      1446      1478      1588      1546      1600      1639      1826      1854
dram[4]:       1844      2052      1808      1774      1904      1943      1547      1675      1499      1559      1596      1616      1556      1516      1800      1779
dram[5]:       1894      1809     21409      1917      2039      1738      1689      1500      1485      1439      1442      1481      1485      1538      1759      1682
dram[6]:       1975      2042      1778      1767      1834      1798      1449      1443      1366      1481      1500      1435      1536      1555      1741      1657
dram[7]:       1805      1763      1580      1760      1995      1820      1546      1443      1367      1490      1415      1480      1454      1625      1678      1666
dram[8]:       1860      1781      1598      1743      1915      1841      1559      1486      1450      1452      1638      1450      1542      1561      1900      1709
dram[9]:       1905      1942      1683      1816      1916      1752      1604      1713      1448      1386      1496      1582      1593      1550      1785      1971
dram[10]:       1873      1845      1732      1876      1758      1956      1642      1661      1288      1488      1507      1490      1587      1529      1804      2016
dram[11]:       1744      1771      1612      1714      1845      1729      1553      1461      1407      1431      1502      1409      1522      1458      1873      1649
dram[12]:       1836      1813      1582      1764      1820      1835      1566      1514      1570      1401      1524      1574      1490      1600      1877      1789
dram[13]:       1867      1867      1654      1671      1825      1730      1595      1442      1547      1427      1506      1478      1510      1551      1741      1895
dram[14]:       1937      1850      1717      1771      1870      1890      1600      1572      1377      1311      1451      1573      1661      1566      1806      1870
dram[15]:       1860      1753      1771      1647      1832      1736      1722      1606      1525      1428      1487      1483      1571      1444      1791      1801
dram[16]:       1807      1674      1745      1585      1625      1816      1558      1489      1548      1570      1585      1492      1653      1597      1701      1654
dram[17]:       1753      1754      1700      1653      1824      1714      1480      1528      1432      1435      1400      1354      1440      1521      1731      1814
dram[18]:       1844      1863      1846      1828      1777      1919      1618      1623      1473      1390      1567      1608      1541      1599      1738      1839
dram[19]:       1876      1870      1961      1653      2085      1980      1578      1675      1519      1451      1572      1570      1624      1745      1877      1964
dram[20]:       1861      1785      1727      1660      1607      1824      1489      1473      1507      1429      1492      1500      1512      1687      1632      1711
dram[21]:       1770      1755      1684      1681      1839      1834      1377      1561      1464      1424      1603      1523      1395      1587      1667      1841
dram[22]:       1911      1825      1915      1621      1898      1716      1595      1538      1398      1510      1590      1618      1525      1659      1789      1815
dram[23]:       1976      1795      1638      1780      1812      1871      1685      1848      1379      1420      1560      1446      1498      1616      1770      1855
dram[24]:       1868      1877      1712      1656      1788      1899      1566      1625      1472      1469      1410      1388      1605      1518      1697      1785
dram[25]:       1890      2010      1573      1797      1797      1661      1489      1599      1445      1506      1446      1488      1487      1544      1679      1811
dram[26]:       2131      1931      1930      1788      2031      2104      1616      1580      1442      1454      1444      1463      1595      1598      1620      1852
dram[27]:       2100      2047      1874      1819      1885      1916      1515      1642      1459      1651      1476      1504      1613      1594      1715      1828
dram[28]:       1873      1897      1660      1704      1753      1943      1678      1595      1431      1521      1499      1383      1558      1448      1810      1792
dram[29]:       1762      1926      1815      1846      2107      1875      1568      1490      1469      1566      1492      1483      1553      1614      1818      1953
dram[30]:       2001      1788      1806      1753      1829      2023      1654      1732      1550      1413      1507      1374      1496      1663      1797      1834
dram[31]:       1795      1884      1793      1804      1860      2040      1540      1760      1454      1515      1451      1506      1604      1608      1774      1757
maximum mf latency per bank:
dram[0]:       2323      1726      2286      2348      2084      2043      1596      1789       968      1468      1501      1819      1406      1664      1748      1995
dram[1]:       2147      1798      2342      2331      1984      2164      1925      1763       980      1261      1483      2323      1914      2215      1748      2047
dram[2]:       2163      1728      2428      2198      1781      2212      1728      1629      1291      1575      1532      1860      1583      1947      1746      2058
dram[3]:       2135      1858      2248      2508      1915      2291      1796      1683       888      1092      1439      2323      1989      1819      2019      2113
dram[4]:       1829      1856      2428      2218      1949      2344      1668      1563      1291      1492      1167      1797      1987      1796      1864      1693
dram[5]:       2162      1767      2591      2550      2041      2580      1604      1819      1095      1230      1520      2244      1921      1903      1926      1987
dram[6]:       2464      1874      2456      2284      1999      2135      1715      1508       826      1332      1541      1522      1985      1493      1700      1612
dram[7]:       2056      1854      2400      2423      2013      2040      1939      1648       936      1463      1553      1898      1617      1829      1540      1918
dram[8]:       1923      1674      2472      2190      2013      2222      2009      1608       797       758      1463      1434      1985      1294      2195      2114
dram[9]:       1657      1720      2574      2215      1979      2422      2106      1868       645       782      1456       928      2132      1609      1927      2163
dram[10]:       1884      1692      2577      1945      2050      2286      2105      1868       679       798      1283      1647      1869      1191      1726      2120
dram[11]:       1589      1639      2475      2247      2139      2396      1810      1461       744       841      1390      1598      1584      1656      1986      2143
dram[12]:       2106      2101      2573      1703      1993      2412      1975      1448       954       782      1364      1553      2207      1123      2193      2067
dram[13]:       1985      1978      2506      2166      1976      2329      2047      1829      1070       714      1442      1565      1754      1535      1751      2171
dram[14]:       1603      1719      2473      1655      2034      2422      2010      1728       777       964      1480      1677      1593      1257      2195      1957
dram[15]:       2045      2005      2558      1857      1995      2392      2073      1643      1190      1019      1178      2179      1327      1491      1860      2130
dram[16]:       1564      2099      2027      2584      2124      1975      1506      2009      1061      1217      1585      1797      1383      1767      1920      2113
dram[17]:       1483      1619      1554      2017      2474      1821      1221      2093       809      1036      1456      1482      1473      2019      1614      2168
dram[18]:       1735      2116      2256      2467      2030      1902      1725      1906      1005      1083      1424      1813      1515      2025      1527      1626
dram[19]:       1638      1665      1922      2542      2240      2206      1725      1905       979      1079      1778      1819      1565      1721      1817      2171
dram[20]:       1480      2115      2042      1995      2050      2190      1385      1628      1066       894      1384      1669      1983      1696      1766      1755
dram[21]:       1776      1602      1645      2345      2110      2223      1562      1684       943      1442      1490      1590      1404      2190      1912      2111
dram[22]:       1625      1976      1804      2432      2090      2185      1702      1823       940       820      1638      1468      1398      2163      1786      2306
dram[23]:       1684      1604      1950      2049      2164      2175      1487      1877      1550       894      1577      1101      1364      2190      1913      2118
dram[24]:       1997      1783      2427      2473      2048      1957      1813      1580      1361      1544      1642      1593      1759      1525      1640      1752
dram[25]:       2021      2327      2147      2568      2089      1877      1589      1775       900      1454      1115      1247      1120      1544      1714      2023
dram[26]:       1858      2139      2221      2403      2433      1930      1634      1643      1357      1347      1819      1339      1476      1471      1646      1760
dram[27]:       2030      2353      2353      2375      2131      1763      1595      1861      1088      1484      1510      1737      1286      2064      1669      2076
dram[28]:       1992      2139      2340      2227      2244      2039      1698      1601      1525      1449      1336      1375      1153      1535      1638      1847
dram[29]:       2001      2146      2308      2348      2133      1687      1594      1711       630       983      1473      1517      1619      1805      1739      1790
dram[30]:       1915      1823      2041      2139      2138      1770      1541      1680       847      1646       871       993      1720      1576      1640      1845
dram[31]:       2002      2149      2228      2356      2565      1892      1624      1669      1096      1529       892      1395      1619      1687      1667      1940
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84358 n_act=475 n_pre=459 n_ref_event=0 n_req=2783 n_rd=2775 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.03165
n_activity=11414 dram_eff=0.2439
bk0: 200a 86528i bk1: 183a 87044i bk2: 172a 87170i bk3: 175a 87197i bk4: 174a 86936i bk5: 164a 87331i bk6: 144a 87114i bk7: 128a 87236i bk8: 174a 86880i bk9: 179a 86808i bk10: 177a 87189i bk11: 183a 87061i bk12: 186a 86958i bk13: 175a 87559i bk14: 176a 87175i bk15: 185a 86918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829321
Row_Buffer_Locality_read = 0.831712
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.056802
Bank_Level_Parallism_Col = 1.502277
Bank_Level_Parallism_Ready = 1.091595
write_to_read_ratio_blp_rw_average = 0.013690
GrpLevelPara = 1.435684 

BW Util details:
bwutil = 0.031650 
total_CMD = 87961 
util_bw = 2784 
Wasted_Col = 3766 
Wasted_Row = 1742 
Idle = 79669 

BW Util Bottlenecks: 
RCDc_limit = 4683 
RCDWRc_limit = 69 
WTRc_limit = 9 
RTWc_limit = 38 
CCDLc_limit = 647 
rwq = 0 
CCDLc_limit_alone = 647 
WTRc_limit_alone = 9 
RTWc_limit_alone = 38 

Commands details: 
total_CMD = 87961 
n_nop = 84358 
Read = 2775 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 475 
n_pre = 459 
n_ref = 0 
n_req = 2783 
total_req = 2784 

Dual Bus Interface Util: 
issued_total_row = 934 
issued_total_col = 2784 
Row_Bus_Util =  0.010618 
CoL_Bus_Util = 0.031650 
Either_Row_CoL_Bus_Util = 0.040961 
Issued_on_Two_Bus_Simul_Util = 0.001307 
issued_two_Eff = 0.031918 
queue_avg = 0.106740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.10674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84248 n_act=528 n_pre=512 n_ref_event=0 n_req=2807 n_rd=2792 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.03195
n_activity=11276 dram_eff=0.2492
bk0: 190a 86898i bk1: 170a 87116i bk2: 177a 87243i bk3: 185a 86875i bk4: 188a 86985i bk5: 170a 86763i bk6: 148a 86883i bk7: 132a 87029i bk8: 177a 86704i bk9: 180a 87056i bk10: 177a 86822i bk11: 167a 87292i bk12: 182a 86589i bk13: 183a 86809i bk14: 185a 87034i bk15: 181a 87015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811899
Row_Buffer_Locality_read = 0.815903
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 2.215638
Bank_Level_Parallism_Col = 1.575780
Bank_Level_Parallism_Ready = 1.076157
write_to_read_ratio_blp_rw_average = 0.045772
GrpLevelPara = 1.475287 

BW Util details:
bwutil = 0.031946 
total_CMD = 87961 
util_bw = 2810 
Wasted_Col = 4066 
Wasted_Row = 1731 
Idle = 79354 

BW Util Bottlenecks: 
RCDc_limit = 5192 
RCDWRc_limit = 110 
WTRc_limit = 66 
RTWc_limit = 346 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 66 
RTWc_limit_alone = 335 

Commands details: 
total_CMD = 87961 
n_nop = 84248 
Read = 2792 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 2807 
total_req = 2810 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 2810 
Row_Bus_Util =  0.011823 
CoL_Bus_Util = 0.031946 
Either_Row_CoL_Bus_Util = 0.042212 
Issued_on_Two_Bus_Simul_Util = 0.001558 
issued_two_Eff = 0.036897 
queue_avg = 0.160924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.160924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84214 n_act=510 n_pre=494 n_ref_event=0 n_req=2853 n_rd=2836 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.03247
n_activity=11483 dram_eff=0.2487
bk0: 184a 86863i bk1: 166a 87309i bk2: 184a 87163i bk3: 183a 86897i bk4: 196a 86946i bk5: 169a 87209i bk6: 136a 87309i bk7: 125a 87479i bk8: 190a 86555i bk9: 188a 86859i bk10: 193a 86845i bk11: 175a 87027i bk12: 185a 86686i bk13: 182a 87320i bk14: 181a 87013i bk15: 199a 86408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821241
Row_Buffer_Locality_read = 0.825811
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.087288
Bank_Level_Parallism_Col = 1.523201
Bank_Level_Parallism_Ready = 1.072129
write_to_read_ratio_blp_rw_average = 0.041890
GrpLevelPara = 1.442147 

BW Util details:
bwutil = 0.032469 
total_CMD = 87961 
util_bw = 2856 
Wasted_Col = 4062 
Wasted_Row = 1869 
Idle = 79174 

BW Util Bottlenecks: 
RCDc_limit = 5055 
RCDWRc_limit = 126 
WTRc_limit = 65 
RTWc_limit = 289 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 62 
RTWc_limit_alone = 273 

Commands details: 
total_CMD = 87961 
n_nop = 84214 
Read = 2836 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 2853 
total_req = 2856 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 2856 
Row_Bus_Util =  0.011414 
CoL_Bus_Util = 0.032469 
Either_Row_CoL_Bus_Util = 0.042598 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.030157 
queue_avg = 0.110754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.110754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84163 n_act=536 n_pre=520 n_ref_event=0 n_req=2869 n_rd=2850 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.03264
n_activity=11934 dram_eff=0.2406
bk0: 195a 86814i bk1: 170a 87292i bk2: 183a 86983i bk3: 187a 86692i bk4: 169a 87233i bk5: 190a 86780i bk6: 145a 86939i bk7: 132a 87109i bk8: 188a 86719i bk9: 187a 86575i bk10: 184a 86815i bk11: 189a 86777i bk12: 183a 86758i bk13: 185a 87075i bk14: 187a 86963i bk15: 176a 87231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813175
Row_Buffer_Locality_read = 0.817895
Row_Buffer_Locality_write = 0.105263
Bank_Level_Parallism = 2.208498
Bank_Level_Parallism_Col = 1.562264
Bank_Level_Parallism_Ready = 1.076280
write_to_read_ratio_blp_rw_average = 0.053466
GrpLevelPara = 1.448331 

BW Util details:
bwutil = 0.032639 
total_CMD = 87961 
util_bw = 2871 
Wasted_Col = 4211 
Wasted_Row = 1743 
Idle = 79136 

BW Util Bottlenecks: 
RCDc_limit = 5194 
RCDWRc_limit = 126 
WTRc_limit = 96 
RTWc_limit = 410 
CCDLc_limit = 716 
rwq = 0 
CCDLc_limit_alone = 700 
WTRc_limit_alone = 94 
RTWc_limit_alone = 396 

Commands details: 
total_CMD = 87961 
n_nop = 84163 
Read = 2850 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 536 
n_pre = 520 
n_ref = 0 
n_req = 2869 
total_req = 2871 

Dual Bus Interface Util: 
issued_total_row = 1056 
issued_total_col = 2871 
Row_Bus_Util =  0.012005 
CoL_Bus_Util = 0.032639 
Either_Row_CoL_Bus_Util = 0.043178 
Issued_on_Two_Bus_Simul_Util = 0.001467 
issued_two_Eff = 0.033965 
queue_avg = 0.158093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.158093
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84177 n_act=542 n_pre=526 n_ref_event=0 n_req=2859 n_rd=2848 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.03251
n_activity=11497 dram_eff=0.2488
bk0: 187a 86902i bk1: 176a 86857i bk2: 199a 86511i bk3: 192a 86781i bk4: 182a 86984i bk5: 175a 87042i bk6: 140a 86839i bk7: 126a 87249i bk8: 185a 86767i bk9: 170a 87005i bk10: 183a 87012i bk11: 183a 86864i bk12: 195a 86745i bk13: 196a 86569i bk14: 185a 86936i bk15: 174a 87474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810423
Row_Buffer_Locality_read = 0.813553
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.265440
Bank_Level_Parallism_Col = 1.577955
Bank_Level_Parallism_Ready = 1.082168
write_to_read_ratio_blp_rw_average = 0.038368
GrpLevelPara = 1.455055 

BW Util details:
bwutil = 0.032514 
total_CMD = 87961 
util_bw = 2860 
Wasted_Col = 4102 
Wasted_Row = 1733 
Idle = 79266 

BW Util Bottlenecks: 
RCDc_limit = 5302 
RCDWRc_limit = 85 
WTRc_limit = 64 
RTWc_limit = 299 
CCDLc_limit = 748 
rwq = 0 
CCDLc_limit_alone = 738 
WTRc_limit_alone = 64 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 87961 
n_nop = 84177 
Read = 2848 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 2859 
total_req = 2860 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 2860 
Row_Bus_Util =  0.012142 
CoL_Bus_Util = 0.032514 
Either_Row_CoL_Bus_Util = 0.043019 
Issued_on_Two_Bus_Simul_Util = 0.001637 
issued_two_Eff = 0.038055 
queue_avg = 0.126010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12601
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84204 n_act=522 n_pre=506 n_ref_event=0 n_req=2839 n_rd=2831 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.03229
n_activity=11992 dram_eff=0.2368
bk0: 178a 87073i bk1: 189a 86922i bk2: 192a 86842i bk3: 181a 87092i bk4: 166a 87385i bk5: 179a 86953i bk6: 127a 87090i bk7: 143a 86894i bk8: 173a 87167i bk9: 172a 86934i bk10: 195a 86921i bk11: 190a 87126i bk12: 189a 86817i bk13: 193a 86479i bk14: 189a 87025i bk15: 175a 87123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816132
Row_Buffer_Locality_read = 0.817732
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.052508
Bank_Level_Parallism_Col = 1.511618
Bank_Level_Parallism_Ready = 1.077113
write_to_read_ratio_blp_rw_average = 0.015749
GrpLevelPara = 1.417493 

BW Util details:
bwutil = 0.032287 
total_CMD = 87961 
util_bw = 2840 
Wasted_Col = 4118 
Wasted_Row = 1993 
Idle = 79010 

BW Util Bottlenecks: 
RCDc_limit = 5252 
RCDWRc_limit = 51 
WTRc_limit = 17 
RTWc_limit = 92 
CCDLc_limit = 677 
rwq = 0 
CCDLc_limit_alone = 676 
WTRc_limit_alone = 17 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 87961 
n_nop = 84204 
Read = 2831 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 2839 
total_req = 2840 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 2840 
Row_Bus_Util =  0.011687 
CoL_Bus_Util = 0.032287 
Either_Row_CoL_Bus_Util = 0.042712 
Issued_on_Two_Bus_Simul_Util = 0.001262 
issued_two_Eff = 0.029545 
queue_avg = 0.140346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.140346
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84155 n_act=551 n_pre=535 n_ref_event=0 n_req=2851 n_rd=2839 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.03246
n_activity=11740 dram_eff=0.2432
bk0: 169a 87070i bk1: 167a 87250i bk2: 191a 86695i bk3: 176a 87081i bk4: 187a 86833i bk5: 187a 86768i bk6: 144a 86713i bk7: 148a 86641i bk8: 179a 86837i bk9: 171a 86983i bk10: 190a 86841i bk11: 191a 86994i bk12: 182a 87076i bk13: 186a 86848i bk14: 184a 87036i bk15: 187a 86862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806735
Row_Buffer_Locality_read = 0.809440
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.243622
Bank_Level_Parallism_Col = 1.558455
Bank_Level_Parallism_Ready = 1.087215
write_to_read_ratio_blp_rw_average = 0.024915
GrpLevelPara = 1.450243 

BW Util details:
bwutil = 0.032458 
total_CMD = 87961 
util_bw = 2855 
Wasted_Col = 4129 
Wasted_Row = 1796 
Idle = 79181 

BW Util Bottlenecks: 
RCDc_limit = 5415 
RCDWRc_limit = 86 
WTRc_limit = 55 
RTWc_limit = 177 
CCDLc_limit = 705 
rwq = 0 
CCDLc_limit_alone = 700 
WTRc_limit_alone = 54 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 87961 
n_nop = 84155 
Read = 2839 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 2851 
total_req = 2855 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 2855 
Row_Bus_Util =  0.012346 
CoL_Bus_Util = 0.032458 
Either_Row_CoL_Bus_Util = 0.043269 
Issued_on_Two_Bus_Simul_Util = 0.001535 
issued_two_Eff = 0.035470 
queue_avg = 0.107298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.107298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84116 n_act=558 n_pre=542 n_ref_event=0 n_req=2889 n_rd=2871 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.03286
n_activity=12118 dram_eff=0.2385
bk0: 185a 86811i bk1: 198a 86706i bk2: 181a 87119i bk3: 184a 86969i bk4: 173a 86977i bk5: 182a 87226i bk6: 144a 87002i bk7: 141a 86910i bk8: 177a 86910i bk9: 171a 87170i bk10: 194a 86600i bk11: 194a 86487i bk12: 194a 86799i bk13: 181a 86922i bk14: 181a 86991i bk15: 191a 86806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806854
Row_Buffer_Locality_read = 0.810519
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 2.143088
Bank_Level_Parallism_Col = 1.522933
Bank_Level_Parallism_Ready = 1.072318
write_to_read_ratio_blp_rw_average = 0.043562
GrpLevelPara = 1.428691 

BW Util details:
bwutil = 0.032855 
total_CMD = 87961 
util_bw = 2890 
Wasted_Col = 4499 
Wasted_Row = 1878 
Idle = 78694 

BW Util Bottlenecks: 
RCDc_limit = 5522 
RCDWRc_limit = 108 
WTRc_limit = 61 
RTWc_limit = 353 
CCDLc_limit = 715 
rwq = 0 
CCDLc_limit_alone = 706 
WTRc_limit_alone = 61 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 87961 
n_nop = 84116 
Read = 2871 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 558 
n_pre = 542 
n_ref = 0 
n_req = 2889 
total_req = 2890 

Dual Bus Interface Util: 
issued_total_row = 1100 
issued_total_col = 2890 
Row_Bus_Util =  0.012506 
CoL_Bus_Util = 0.032855 
Either_Row_CoL_Bus_Util = 0.043713 
Issued_on_Two_Bus_Simul_Util = 0.001648 
issued_two_Eff = 0.037711 
queue_avg = 0.147179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.147179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84381 n_act=469 n_pre=453 n_ref_event=0 n_req=2768 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.0315
n_activity=11472 dram_eff=0.2415
bk0: 181a 86996i bk1: 187a 87013i bk2: 185a 86875i bk3: 177a 87082i bk4: 164a 87286i bk5: 169a 87279i bk6: 147a 87011i bk7: 134a 86976i bk8: 164a 87197i bk9: 173a 86923i bk10: 168a 87512i bk11: 191a 86911i bk12: 177a 87138i bk13: 172a 87315i bk14: 177a 87228i bk15: 194a 86671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830564
Row_Buffer_Locality_read = 0.832609
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.979766
Bank_Level_Parallism_Col = 1.464324
Bank_Level_Parallism_Ready = 1.090942
write_to_read_ratio_blp_rw_average = 0.014488
GrpLevelPara = 1.387141 

BW Util details:
bwutil = 0.031503 
total_CMD = 87961 
util_bw = 2771 
Wasted_Col = 3943 
Wasted_Row = 1737 
Idle = 79510 

BW Util Bottlenecks: 
RCDc_limit = 4745 
RCDWRc_limit = 60 
WTRc_limit = 29 
RTWc_limit = 68 
CCDLc_limit = 700 
rwq = 0 
CCDLc_limit_alone = 695 
WTRc_limit_alone = 29 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 87961 
n_nop = 84381 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 469 
n_pre = 453 
n_ref = 0 
n_req = 2768 
total_req = 2771 

Dual Bus Interface Util: 
issued_total_row = 922 
issued_total_col = 2771 
Row_Bus_Util =  0.010482 
CoL_Bus_Util = 0.031503 
Either_Row_CoL_Bus_Util = 0.040700 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.031564 
queue_avg = 0.104012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104012
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84282 n_act=486 n_pre=470 n_ref_event=0 n_req=2832 n_rd=2816 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.03224
n_activity=12021 dram_eff=0.2359
bk0: 168a 87413i bk1: 173a 87381i bk2: 196a 86978i bk3: 183a 87112i bk4: 174a 87014i bk5: 173a 87167i bk6: 154a 86776i bk7: 125a 87141i bk8: 166a 87077i bk9: 191a 86601i bk10: 191a 86795i bk11: 180a 87278i bk12: 177a 87114i bk13: 187a 86862i bk14: 197a 86867i bk15: 181a 87097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828390
Row_Buffer_Locality_read = 0.832386
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.992161
Bank_Level_Parallism_Col = 1.469110
Bank_Level_Parallism_Ready = 1.074401
write_to_read_ratio_blp_rw_average = 0.043970
GrpLevelPara = 1.395064 

BW Util details:
bwutil = 0.032242 
total_CMD = 87961 
util_bw = 2836 
Wasted_Col = 4131 
Wasted_Row = 1835 
Idle = 79159 

BW Util Bottlenecks: 
RCDc_limit = 4836 
RCDWRc_limit = 111 
WTRc_limit = 26 
RTWc_limit = 242 
CCDLc_limit = 659 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 25 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 87961 
n_nop = 84282 
Read = 2816 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 486 
n_pre = 470 
n_ref = 0 
n_req = 2832 
total_req = 2836 

Dual Bus Interface Util: 
issued_total_row = 956 
issued_total_col = 2836 
Row_Bus_Util =  0.010868 
CoL_Bus_Util = 0.032242 
Either_Row_CoL_Bus_Util = 0.041825 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.030715 
queue_avg = 0.145553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.145553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84353 n_act=483 n_pre=467 n_ref_event=0 n_req=2792 n_rd=2780 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.0318
n_activity=10880 dram_eff=0.2571
bk0: 173a 87103i bk1: 180a 87244i bk2: 181a 87108i bk3: 174a 87214i bk4: 182a 87064i bk5: 170a 87042i bk6: 142a 87058i bk7: 132a 87108i bk8: 176a 86596i bk9: 169a 87187i bk10: 173a 87283i bk11: 208a 86298i bk12: 177a 87169i bk13: 183a 86995i bk14: 187a 87023i bk15: 173a 87104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827006
Row_Buffer_Locality_read = 0.830576
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.155809
Bank_Level_Parallism_Col = 1.535969
Bank_Level_Parallism_Ready = 1.085806
write_to_read_ratio_blp_rw_average = 0.020883
GrpLevelPara = 1.464189 

BW Util details:
bwutil = 0.031798 
total_CMD = 87961 
util_bw = 2797 
Wasted_Col = 3670 
Wasted_Row = 1684 
Idle = 79810 

BW Util Bottlenecks: 
RCDc_limit = 4714 
RCDWRc_limit = 102 
WTRc_limit = 57 
RTWc_limit = 93 
CCDLc_limit = 633 
rwq = 0 
CCDLc_limit_alone = 631 
WTRc_limit_alone = 56 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 87961 
n_nop = 84353 
Read = 2780 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 483 
n_pre = 467 
n_ref = 0 
n_req = 2792 
total_req = 2797 

Dual Bus Interface Util: 
issued_total_row = 950 
issued_total_col = 2797 
Row_Bus_Util =  0.010800 
CoL_Bus_Util = 0.031798 
Either_Row_CoL_Bus_Util = 0.041018 
Issued_on_Two_Bus_Simul_Util = 0.001580 
issued_two_Eff = 0.038525 
queue_avg = 0.106604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.106604
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84170 n_act=536 n_pre=520 n_ref_event=0 n_req=2849 n_rd=2841 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.03242
n_activity=12182 dram_eff=0.2341
bk0: 181a 86925i bk1: 183a 87083i bk2: 199a 86627i bk3: 182a 87030i bk4: 176a 86980i bk5: 175a 87212i bk6: 145a 86816i bk7: 147a 86629i bk8: 164a 87201i bk9: 180a 86568i bk10: 188a 86890i bk11: 186a 86964i bk12: 181a 86976i bk13: 190a 86800i bk14: 169a 87374i bk15: 195a 87025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811864
Row_Buffer_Locality_read = 0.814150
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.079709
Bank_Level_Parallism_Col = 1.520223
Bank_Level_Parallism_Ready = 1.084853
write_to_read_ratio_blp_rw_average = 0.039136
GrpLevelPara = 1.443905 

BW Util details:
bwutil = 0.032423 
total_CMD = 87961 
util_bw = 2852 
Wasted_Col = 4352 
Wasted_Row = 1992 
Idle = 78765 

BW Util Bottlenecks: 
RCDc_limit = 5410 
RCDWRc_limit = 57 
WTRc_limit = 60 
RTWc_limit = 284 
CCDLc_limit = 627 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 59 
RTWc_limit_alone = 277 

Commands details: 
total_CMD = 87961 
n_nop = 84170 
Read = 2841 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 536 
n_pre = 520 
n_ref = 0 
n_req = 2849 
total_req = 2852 

Dual Bus Interface Util: 
issued_total_row = 1056 
issued_total_col = 2852 
Row_Bus_Util =  0.012005 
CoL_Bus_Util = 0.032423 
Either_Row_CoL_Bus_Util = 0.043099 
Issued_on_Two_Bus_Simul_Util = 0.001330 
issued_two_Eff = 0.030863 
queue_avg = 0.149168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.149168
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84192 n_act=534 n_pre=518 n_ref_event=0 n_req=2853 n_rd=2843 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.03246
n_activity=12192 dram_eff=0.2342
bk0: 186a 86729i bk1: 175a 87220i bk2: 196a 86760i bk3: 187a 86774i bk4: 179a 86989i bk5: 166a 87312i bk6: 147a 86890i bk7: 142a 86952i bk8: 162a 87073i bk9: 184a 86864i bk10: 193a 86596i bk11: 192a 86563i bk12: 196a 86614i bk13: 172a 87402i bk14: 180a 87282i bk15: 186a 87097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812829
Row_Buffer_Locality_read = 0.814984
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 2.106470
Bank_Level_Parallism_Col = 1.539402
Bank_Level_Parallism_Ready = 1.088266
write_to_read_ratio_blp_rw_average = 0.023482
GrpLevelPara = 1.450729 

BW Util details:
bwutil = 0.032458 
total_CMD = 87961 
util_bw = 2855 
Wasted_Col = 4133 
Wasted_Row = 2085 
Idle = 78888 

BW Util Bottlenecks: 
RCDc_limit = 5290 
RCDWRc_limit = 64 
WTRc_limit = 61 
RTWc_limit = 157 
CCDLc_limit = 677 
rwq = 0 
CCDLc_limit_alone = 669 
WTRc_limit_alone = 60 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 87961 
n_nop = 84192 
Read = 2843 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 534 
n_pre = 518 
n_ref = 0 
n_req = 2853 
total_req = 2855 

Dual Bus Interface Util: 
issued_total_row = 1052 
issued_total_col = 2855 
Row_Bus_Util =  0.011960 
CoL_Bus_Util = 0.032458 
Either_Row_CoL_Bus_Util = 0.042849 
Issued_on_Two_Bus_Simul_Util = 0.001569 
issued_two_Eff = 0.036614 
queue_avg = 0.107252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107252
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84349 n_act=475 n_pre=459 n_ref_event=0 n_req=2789 n_rd=2781 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.03172
n_activity=11306 dram_eff=0.2468
bk0: 180a 86808i bk1: 172a 87150i bk2: 183a 87124i bk3: 187a 87096i bk4: 171a 87233i bk5: 183a 86889i bk6: 138a 87047i bk7: 141a 86814i bk8: 156a 87477i bk9: 165a 87005i bk10: 181a 87140i bk11: 195a 86933i bk12: 190a 86984i bk13: 180a 87193i bk14: 193a 86855i bk15: 166a 87338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829688
Row_Buffer_Locality_read = 0.832075
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.041965
Bank_Level_Parallism_Col = 1.503857
Bank_Level_Parallism_Ready = 1.075986
write_to_read_ratio_blp_rw_average = 0.026664
GrpLevelPara = 1.432737 

BW Util details:
bwutil = 0.031719 
total_CMD = 87961 
util_bw = 2790 
Wasted_Col = 3879 
Wasted_Row = 1695 
Idle = 79597 

BW Util Bottlenecks: 
RCDc_limit = 4805 
RCDWRc_limit = 64 
WTRc_limit = 10 
RTWc_limit = 153 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 8 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 87961 
n_nop = 84349 
Read = 2781 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 475 
n_pre = 459 
n_ref = 0 
n_req = 2789 
total_req = 2790 

Dual Bus Interface Util: 
issued_total_row = 934 
issued_total_col = 2790 
Row_Bus_Util =  0.010618 
CoL_Bus_Util = 0.031719 
Either_Row_CoL_Bus_Util = 0.041064 
Issued_on_Two_Bus_Simul_Util = 0.001273 
issued_two_Eff = 0.031008 
queue_avg = 0.148554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.148554
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84281 n_act=503 n_pre=487 n_ref_event=0 n_req=2819 n_rd=2808 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.03206
n_activity=11507 dram_eff=0.2451
bk0: 176a 87373i bk1: 178a 87207i bk2: 182a 87052i bk3: 177a 87123i bk4: 178a 87068i bk5: 169a 87126i bk6: 152a 86845i bk7: 142a 86892i bk8: 169a 86568i bk9: 179a 86734i bk10: 186a 87060i bk11: 178a 86828i bk12: 178a 87216i bk13: 190a 86982i bk14: 192a 86902i bk15: 182a 87056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821568
Row_Buffer_Locality_read = 0.824430
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.110504
Bank_Level_Parallism_Col = 1.521254
Bank_Level_Parallism_Ready = 1.092199
write_to_read_ratio_blp_rw_average = 0.031517
GrpLevelPara = 1.439855 

BW Util details:
bwutil = 0.032060 
total_CMD = 87961 
util_bw = 2820 
Wasted_Col = 3997 
Wasted_Row = 1789 
Idle = 79355 

BW Util Bottlenecks: 
RCDc_limit = 4994 
RCDWRc_limit = 81 
WTRc_limit = 32 
RTWc_limit = 219 
CCDLc_limit = 676 
rwq = 0 
CCDLc_limit_alone = 667 
WTRc_limit_alone = 32 
RTWc_limit_alone = 210 

Commands details: 
total_CMD = 87961 
n_nop = 84281 
Read = 2808 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 503 
n_pre = 487 
n_ref = 0 
n_req = 2819 
total_req = 2820 

Dual Bus Interface Util: 
issued_total_row = 990 
issued_total_col = 2820 
Row_Bus_Util =  0.011255 
CoL_Bus_Util = 0.032060 
Either_Row_CoL_Bus_Util = 0.041837 
Issued_on_Two_Bus_Simul_Util = 0.001478 
issued_two_Eff = 0.035326 
queue_avg = 0.102238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.102238
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84239 n_act=516 n_pre=500 n_ref_event=0 n_req=2817 n_rd=2804 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.03207
n_activity=11434 dram_eff=0.2467
bk0: 189a 86693i bk1: 175a 87028i bk2: 180a 87174i bk3: 186a 87137i bk4: 177a 87060i bk5: 184a 86686i bk6: 138a 87126i bk7: 131a 87147i bk8: 157a 87384i bk9: 185a 86434i bk10: 192a 86711i bk11: 179a 87073i bk12: 179a 87271i bk13: 190a 86696i bk14: 178a 87173i bk15: 184a 86856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816826
Row_Buffer_Locality_read = 0.819900
Row_Buffer_Locality_write = 0.153846
Bank_Level_Parallism = 2.160298
Bank_Level_Parallism_Col = 1.548073
Bank_Level_Parallism_Ready = 1.084722
write_to_read_ratio_blp_rw_average = 0.033528
GrpLevelPara = 1.437528 

BW Util details:
bwutil = 0.032071 
total_CMD = 87961 
util_bw = 2821 
Wasted_Col = 4040 
Wasted_Row = 1723 
Idle = 79377 

BW Util Bottlenecks: 
RCDc_limit = 5080 
RCDWRc_limit = 89 
WTRc_limit = 75 
RTWc_limit = 242 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 700 
WTRc_limit_alone = 71 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 87961 
n_nop = 84239 
Read = 2804 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 2817 
total_req = 2821 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 2821 
Row_Bus_Util =  0.011551 
CoL_Bus_Util = 0.032071 
Either_Row_CoL_Bus_Util = 0.042314 
Issued_on_Two_Bus_Simul_Util = 0.001307 
issued_two_Eff = 0.030897 
queue_avg = 0.141358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.141358
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84336 n_act=476 n_pre=460 n_ref_event=0 n_req=2815 n_rd=2797 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.03204
n_activity=11067 dram_eff=0.2546
bk0: 182a 87186i bk1: 183a 86926i bk2: 176a 87035i bk3: 188a 87123i bk4: 171a 87439i bk5: 173a 87212i bk6: 131a 87240i bk7: 144a 86815i bk8: 162a 87250i bk9: 167a 86898i bk10: 189a 86677i bk11: 188a 86925i bk12: 167a 87369i bk13: 182a 86643i bk14: 186a 87274i bk15: 208a 86463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830906
Row_Buffer_Locality_read = 0.835181
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.154969
Bank_Level_Parallism_Col = 1.563092
Bank_Level_Parallism_Ready = 1.093683
write_to_read_ratio_blp_rw_average = 0.068729
GrpLevelPara = 1.461198 

BW Util details:
bwutil = 0.032037 
total_CMD = 87961 
util_bw = 2818 
Wasted_Col = 3894 
Wasted_Row = 1509 
Idle = 79740 

BW Util Bottlenecks: 
RCDc_limit = 4649 
RCDWRc_limit = 117 
WTRc_limit = 65 
RTWc_limit = 587 
CCDLc_limit = 657 
rwq = 0 
CCDLc_limit_alone = 634 
WTRc_limit_alone = 62 
RTWc_limit_alone = 567 

Commands details: 
total_CMD = 87961 
n_nop = 84336 
Read = 2797 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 476 
n_pre = 460 
n_ref = 0 
n_req = 2815 
total_req = 2818 

Dual Bus Interface Util: 
issued_total_row = 936 
issued_total_col = 2818 
Row_Bus_Util =  0.010641 
CoL_Bus_Util = 0.032037 
Either_Row_CoL_Bus_Util = 0.041211 
Issued_on_Two_Bus_Simul_Util = 0.001467 
issued_two_Eff = 0.035586 
queue_avg = 0.108014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.108014
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84160 n_act=533 n_pre=517 n_ref_event=0 n_req=2870 n_rd=2860 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.03264
n_activity=11868 dram_eff=0.2419
bk0: 184a 87052i bk1: 188a 87105i bk2: 194a 86959i bk3: 188a 86972i bk4: 175a 86930i bk5: 176a 87010i bk6: 132a 87057i bk7: 130a 87120i bk8: 183a 86992i bk9: 183a 86693i bk10: 183a 87001i bk11: 194a 86633i bk12: 192a 86938i bk13: 180a 87128i bk14: 184a 87097i bk15: 194a 86757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814286
Row_Buffer_Locality_read = 0.817133
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.121164
Bank_Level_Parallism_Col = 1.525802
Bank_Level_Parallism_Ready = 1.076280
write_to_read_ratio_blp_rw_average = 0.024609
GrpLevelPara = 1.443440 

BW Util details:
bwutil = 0.032639 
total_CMD = 87961 
util_bw = 2871 
Wasted_Col = 4189 
Wasted_Row = 1804 
Idle = 79097 

BW Util Bottlenecks: 
RCDc_limit = 5314 
RCDWRc_limit = 84 
WTRc_limit = 44 
RTWc_limit = 171 
CCDLc_limit = 638 
rwq = 0 
CCDLc_limit_alone = 633 
WTRc_limit_alone = 42 
RTWc_limit_alone = 168 

Commands details: 
total_CMD = 87961 
n_nop = 84160 
Read = 2860 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 2870 
total_req = 2871 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 2871 
Row_Bus_Util =  0.011937 
CoL_Bus_Util = 0.032639 
Either_Row_CoL_Bus_Util = 0.043212 
Issued_on_Two_Bus_Simul_Util = 0.001364 
issued_two_Eff = 0.031571 
queue_avg = 0.147054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.147054
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84276 n_act=498 n_pre=482 n_ref_event=0 n_req=2820 n_rd=2807 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.03208
n_activity=11485 dram_eff=0.2457
bk0: 183a 86951i bk1: 181a 86912i bk2: 180a 87013i bk3: 172a 87146i bk4: 178a 87110i bk5: 172a 87073i bk6: 138a 87087i bk7: 131a 87066i bk8: 185a 86935i bk9: 176a 87106i bk10: 180a 86801i bk11: 196a 86783i bk12: 182a 87132i bk13: 190a 86751i bk14: 185a 87250i bk15: 178a 87262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823404
Row_Buffer_Locality_read = 0.826861
Row_Buffer_Locality_write = 0.076923
Bank_Level_Parallism = 2.101427
Bank_Level_Parallism_Col = 1.523649
Bank_Level_Parallism_Ready = 1.089298
write_to_read_ratio_blp_rw_average = 0.027430
GrpLevelPara = 1.448492 

BW Util details:
bwutil = 0.032082 
total_CMD = 87961 
util_bw = 2822 
Wasted_Col = 3888 
Wasted_Row = 1769 
Idle = 79482 

BW Util Bottlenecks: 
RCDc_limit = 4868 
RCDWRc_limit = 97 
WTRc_limit = 55 
RTWc_limit = 171 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 659 
WTRc_limit_alone = 51 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 87961 
n_nop = 84276 
Read = 2807 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 2820 
total_req = 2822 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 2822 
Row_Bus_Util =  0.011141 
CoL_Bus_Util = 0.032082 
Either_Row_CoL_Bus_Util = 0.041894 
Issued_on_Two_Bus_Simul_Util = 0.001330 
issued_two_Eff = 0.031750 
queue_avg = 0.105729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.105729
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84361 n_act=480 n_pre=464 n_ref_event=0 n_req=2759 n_rd=2748 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.03138
n_activity=11476 dram_eff=0.2405
bk0: 178a 87031i bk1: 180a 86978i bk2: 181a 87422i bk3: 192a 86483i bk4: 155a 87386i bk5: 161a 87359i bk6: 136a 86985i bk7: 127a 87142i bk8: 176a 86925i bk9: 187a 86771i bk10: 185a 86937i bk11: 190a 86874i bk12: 182a 86925i bk13: 170a 87239i bk14: 177a 87263i bk15: 171a 87216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826024
Row_Buffer_Locality_read = 0.828966
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.010873
Bank_Level_Parallism_Col = 1.501227
Bank_Level_Parallism_Ready = 1.079710
write_to_read_ratio_blp_rw_average = 0.024348
GrpLevelPara = 1.424847 

BW Util details:
bwutil = 0.031378 
total_CMD = 87961 
util_bw = 2760 
Wasted_Col = 3957 
Wasted_Row = 1836 
Idle = 79408 

BW Util Bottlenecks: 
RCDc_limit = 4884 
RCDWRc_limit = 85 
WTRc_limit = 64 
RTWc_limit = 163 
CCDLc_limit = 598 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 61 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 87961 
n_nop = 84361 
Read = 2748 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 480 
n_pre = 464 
n_ref = 0 
n_req = 2759 
total_req = 2760 

Dual Bus Interface Util: 
issued_total_row = 944 
issued_total_col = 2760 
Row_Bus_Util =  0.010732 
CoL_Bus_Util = 0.031378 
Either_Row_CoL_Bus_Util = 0.040927 
Issued_on_Two_Bus_Simul_Util = 0.001182 
issued_two_Eff = 0.028889 
queue_avg = 0.137118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.137118
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84328 n_act=474 n_pre=458 n_ref_event=0 n_req=2821 n_rd=2814 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.03207
n_activity=11239 dram_eff=0.251
bk0: 173a 87296i bk1: 170a 87394i bk2: 182a 86887i bk3: 190a 86882i bk4: 188a 86824i bk5: 171a 87341i bk6: 146a 86687i bk7: 130a 87269i bk8: 178a 86811i bk9: 177a 86975i bk10: 185a 86907i bk11: 180a 87252i bk12: 186a 86959i bk13: 179a 87187i bk14: 192a 87201i bk15: 187a 87209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831975
Row_Buffer_Locality_read = 0.833689
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.105289
Bank_Level_Parallism_Col = 1.516576
Bank_Level_Parallism_Ready = 1.085431
write_to_read_ratio_blp_rw_average = 0.009696
GrpLevelPara = 1.424291 

BW Util details:
bwutil = 0.032071 
total_CMD = 87961 
util_bw = 2821 
Wasted_Col = 3628 
Wasted_Row = 1681 
Idle = 79831 

BW Util Bottlenecks: 
RCDc_limit = 4745 
RCDWRc_limit = 51 
WTRc_limit = 13 
RTWc_limit = 28 
CCDLc_limit = 641 
rwq = 0 
CCDLc_limit_alone = 639 
WTRc_limit_alone = 13 
RTWc_limit_alone = 26 

Commands details: 
total_CMD = 87961 
n_nop = 84328 
Read = 2814 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 474 
n_pre = 458 
n_ref = 0 
n_req = 2821 
total_req = 2821 

Dual Bus Interface Util: 
issued_total_row = 932 
issued_total_col = 2821 
Row_Bus_Util =  0.010596 
CoL_Bus_Util = 0.032071 
Either_Row_CoL_Bus_Util = 0.041302 
Issued_on_Two_Bus_Simul_Util = 0.001364 
issued_two_Eff = 0.033031 
queue_avg = 0.100044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.100044
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84413 n_act=454 n_pre=438 n_ref_event=0 n_req=2762 n_rd=2753 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.03143
n_activity=10832 dram_eff=0.2553
bk0: 183a 86842i bk1: 176a 87258i bk2: 179a 87121i bk3: 181a 87256i bk4: 172a 87053i bk5: 166a 87289i bk6: 143a 86698i bk7: 121a 87415i bk8: 175a 87191i bk9: 177a 87045i bk10: 162a 87446i bk11: 187a 86842i bk12: 193a 86768i bk13: 173a 87278i bk14: 191a 86842i bk15: 174a 87243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835626
Row_Buffer_Locality_read = 0.838358
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.049406
Bank_Level_Parallism_Col = 1.521249
Bank_Level_Parallism_Ready = 1.086799
write_to_read_ratio_blp_rw_average = 0.020417
GrpLevelPara = 1.443818 

BW Util details:
bwutil = 0.031434 
total_CMD = 87961 
util_bw = 2765 
Wasted_Col = 3623 
Wasted_Row = 1688 
Idle = 79885 

BW Util Bottlenecks: 
RCDc_limit = 4529 
RCDWRc_limit = 77 
WTRc_limit = 40 
RTWc_limit = 114 
CCDLc_limit = 591 
rwq = 0 
CCDLc_limit_alone = 588 
WTRc_limit_alone = 40 
RTWc_limit_alone = 111 

Commands details: 
total_CMD = 87961 
n_nop = 84413 
Read = 2753 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 454 
n_pre = 438 
n_ref = 0 
n_req = 2762 
total_req = 2765 

Dual Bus Interface Util: 
issued_total_row = 892 
issued_total_col = 2765 
Row_Bus_Util =  0.010141 
CoL_Bus_Util = 0.031434 
Either_Row_CoL_Bus_Util = 0.040336 
Issued_on_Two_Bus_Simul_Util = 0.001239 
issued_two_Eff = 0.030722 
queue_avg = 0.134150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.13415
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84276 n_act=505 n_pre=489 n_ref_event=0 n_req=2827 n_rd=2814 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.03216
n_activity=11088 dram_eff=0.2551
bk0: 173a 87184i bk1: 181a 87142i bk2: 181a 87269i bk3: 185a 86876i bk4: 173a 87165i bk5: 182a 87130i bk6: 135a 87032i bk7: 134a 87034i bk8: 188a 86897i bk9: 171a 86960i bk10: 182a 86859i bk11: 177a 87043i bk12: 189a 86870i bk13: 182a 87133i bk14: 189a 86636i bk15: 192a 86668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821365
Row_Buffer_Locality_read = 0.825160
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.173732
Bank_Level_Parallism_Col = 1.520830
Bank_Level_Parallism_Ready = 1.083068
write_to_read_ratio_blp_rw_average = 0.035632
GrpLevelPara = 1.433298 

BW Util details:
bwutil = 0.032162 
total_CMD = 87961 
util_bw = 2829 
Wasted_Col = 3993 
Wasted_Row = 1599 
Idle = 79540 

BW Util Bottlenecks: 
RCDc_limit = 4965 
RCDWRc_limit = 106 
WTRc_limit = 78 
RTWc_limit = 241 
CCDLc_limit = 718 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 75 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 87961 
n_nop = 84276 
Read = 2814 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 505 
n_pre = 489 
n_ref = 0 
n_req = 2827 
total_req = 2829 

Dual Bus Interface Util: 
issued_total_row = 994 
issued_total_col = 2829 
Row_Bus_Util =  0.011300 
CoL_Bus_Util = 0.032162 
Either_Row_CoL_Bus_Util = 0.041894 
Issued_on_Two_Bus_Simul_Util = 0.001569 
issued_two_Eff = 0.037449 
queue_avg = 0.112948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.112948
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84185 n_act=529 n_pre=513 n_ref_event=0 n_req=2855 n_rd=2843 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.03247
n_activity=11753 dram_eff=0.243
bk0: 179a 86859i bk1: 174a 87200i bk2: 202a 86413i bk3: 175a 87087i bk4: 181a 86997i bk5: 178a 87000i bk6: 131a 87074i bk7: 125a 87291i bk8: 182a 86688i bk9: 178a 86948i bk10: 188a 87097i bk11: 190a 86868i bk12: 191a 86938i bk13: 185a 86975i bk14: 198a 86923i bk15: 186a 86907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814711
Row_Buffer_Locality_read = 0.817798
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.204067
Bank_Level_Parallism_Col = 1.558389
Bank_Level_Parallism_Ready = 1.086485
write_to_read_ratio_blp_rw_average = 0.022430
GrpLevelPara = 1.452776 

BW Util details:
bwutil = 0.032469 
total_CMD = 87961 
util_bw = 2856 
Wasted_Col = 3963 
Wasted_Row = 1786 
Idle = 79356 

BW Util Bottlenecks: 
RCDc_limit = 5199 
RCDWRc_limit = 91 
WTRc_limit = 22 
RTWc_limit = 139 
CCDLc_limit = 674 
rwq = 0 
CCDLc_limit_alone = 667 
WTRc_limit_alone = 21 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 87961 
n_nop = 84185 
Read = 2843 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 2855 
total_req = 2856 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 2856 
Row_Bus_Util =  0.011846 
CoL_Bus_Util = 0.032469 
Either_Row_CoL_Bus_Util = 0.042928 
Issued_on_Two_Bus_Simul_Util = 0.001387 
issued_two_Eff = 0.032309 
queue_avg = 0.139357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.139357
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84237 n_act=524 n_pre=508 n_ref_event=0 n_req=2824 n_rd=2816 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.03213
n_activity=11728 dram_eff=0.241
bk0: 182a 87131i bk1: 177a 87092i bk2: 193a 86601i bk3: 182a 86867i bk4: 180a 86948i bk5: 171a 86994i bk6: 139a 87025i bk7: 128a 87328i bk8: 167a 87353i bk9: 181a 86793i bk10: 198a 86670i bk11: 189a 86742i bk12: 177a 87061i bk13: 189a 86848i bk14: 182a 86909i bk15: 181a 87190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814448
Row_Buffer_Locality_read = 0.816761
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.123193
Bank_Level_Parallism_Col = 1.526549
Bank_Level_Parallism_Ready = 1.090234
write_to_read_ratio_blp_rw_average = 0.031011
GrpLevelPara = 1.429670 

BW Util details:
bwutil = 0.032128 
total_CMD = 87961 
util_bw = 2826 
Wasted_Col = 4132 
Wasted_Row = 1825 
Idle = 79178 

BW Util Bottlenecks: 
RCDc_limit = 5209 
RCDWRc_limit = 63 
WTRc_limit = 24 
RTWc_limit = 195 
CCDLc_limit = 659 
rwq = 0 
CCDLc_limit_alone = 651 
WTRc_limit_alone = 24 
RTWc_limit_alone = 187 

Commands details: 
total_CMD = 87961 
n_nop = 84237 
Read = 2816 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 2824 
total_req = 2826 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 2826 
Row_Bus_Util =  0.011732 
CoL_Bus_Util = 0.032128 
Either_Row_CoL_Bus_Util = 0.042337 
Issued_on_Two_Bus_Simul_Util = 0.001523 
issued_two_Eff = 0.035983 
queue_avg = 0.118666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.118666
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84292 n_act=492 n_pre=476 n_ref_event=0 n_req=2799 n_rd=2793 n_rd_L2_A=0 n_write=0 n_wr_bk=6 bw_util=0.03182
n_activity=11650 dram_eff=0.2403
bk0: 172a 87218i bk1: 174a 87064i bk2: 183a 87278i bk3: 176a 87259i bk4: 185a 86822i bk5: 193a 86526i bk6: 135a 86935i bk7: 127a 87121i bk8: 173a 87212i bk9: 174a 87047i bk10: 185a 86866i bk11: 189a 86841i bk12: 188a 86881i bk13: 184a 87083i bk14: 176a 87303i bk15: 179a 87007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824223
Row_Buffer_Locality_read = 0.825994
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.057860
Bank_Level_Parallism_Col = 1.532256
Bank_Level_Parallism_Ready = 1.081815
write_to_read_ratio_blp_rw_average = 0.012933
GrpLevelPara = 1.441109 

BW Util details:
bwutil = 0.031821 
total_CMD = 87961 
util_bw = 2799 
Wasted_Col = 3891 
Wasted_Row = 1917 
Idle = 79354 

BW Util Bottlenecks: 
RCDc_limit = 4954 
RCDWRc_limit = 51 
WTRc_limit = 10 
RTWc_limit = 96 
CCDLc_limit = 654 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 10 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 87961 
n_nop = 84292 
Read = 2793 
Write = 0 
L2_Alloc = 0 
L2_WB = 6 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 2799 
total_req = 2799 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 2799 
Row_Bus_Util =  0.011005 
CoL_Bus_Util = 0.031821 
Either_Row_CoL_Bus_Util = 0.041712 
Issued_on_Two_Bus_Simul_Util = 0.001114 
issued_two_Eff = 0.026710 
queue_avg = 0.148350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.14835
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84234 n_act=520 n_pre=504 n_ref_event=0 n_req=2834 n_rd=2821 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.03225
n_activity=11425 dram_eff=0.2483
bk0: 181a 86995i bk1: 186a 86830i bk2: 167a 87352i bk3: 197a 86906i bk4: 167a 87323i bk5: 165a 87410i bk6: 132a 87128i bk7: 132a 87198i bk8: 171a 86851i bk9: 188a 86728i bk10: 202a 86616i bk11: 199a 86502i bk12: 167a 87081i bk13: 190a 86842i bk14: 195a 86802i bk15: 182a 87201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816514
Row_Buffer_Locality_read = 0.819568
Row_Buffer_Locality_write = 0.153846
Bank_Level_Parallism = 2.134838
Bank_Level_Parallism_Col = 1.533234
Bank_Level_Parallism_Ready = 1.099048
write_to_read_ratio_blp_rw_average = 0.027666
GrpLevelPara = 1.438576 

BW Util details:
bwutil = 0.032253 
total_CMD = 87961 
util_bw = 2837 
Wasted_Col = 4092 
Wasted_Row = 1711 
Idle = 79321 

BW Util Bottlenecks: 
RCDc_limit = 5151 
RCDWRc_limit = 85 
WTRc_limit = 64 
RTWc_limit = 227 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 63 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 87961 
n_nop = 84234 
Read = 2821 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 520 
n_pre = 504 
n_ref = 0 
n_req = 2834 
total_req = 2837 

Dual Bus Interface Util: 
issued_total_row = 1024 
issued_total_col = 2837 
Row_Bus_Util =  0.011642 
CoL_Bus_Util = 0.032253 
Either_Row_CoL_Bus_Util = 0.042371 
Issued_on_Two_Bus_Simul_Util = 0.001523 
issued_two_Eff = 0.035954 
queue_avg = 0.109810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.10981
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84185 n_act=521 n_pre=505 n_ref_event=0 n_req=2866 n_rd=2855 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.03261
n_activity=11316 dram_eff=0.2534
bk0: 172a 87043i bk1: 176a 87133i bk2: 180a 87344i bk3: 185a 86658i bk4: 175a 87055i bk5: 192a 86707i bk6: 140a 86940i bk7: 138a 87006i bk8: 180a 86997i bk9: 166a 87350i bk10: 202a 86407i bk11: 199a 86854i bk12: 184a 86936i bk13: 185a 86930i bk14: 197a 86540i bk15: 184a 87221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818214
Row_Buffer_Locality_read = 0.821016
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.225183
Bank_Level_Parallism_Col = 1.563604
Bank_Level_Parallism_Ready = 1.071827
write_to_read_ratio_blp_rw_average = 0.054684
GrpLevelPara = 1.482479 

BW Util details:
bwutil = 0.032605 
total_CMD = 87961 
util_bw = 2868 
Wasted_Col = 4102 
Wasted_Row = 1623 
Idle = 79368 

BW Util Bottlenecks: 
RCDc_limit = 5170 
RCDWRc_limit = 76 
WTRc_limit = 53 
RTWc_limit = 416 
CCDLc_limit = 660 
rwq = 0 
CCDLc_limit_alone = 648 
WTRc_limit_alone = 53 
RTWc_limit_alone = 404 

Commands details: 
total_CMD = 87961 
n_nop = 84185 
Read = 2855 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 2866 
total_req = 2868 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 2868 
Row_Bus_Util =  0.011664 
CoL_Bus_Util = 0.032605 
Either_Row_CoL_Bus_Util = 0.042928 
Issued_on_Two_Bus_Simul_Util = 0.001342 
issued_two_Eff = 0.031250 
queue_avg = 0.174532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.174532
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84277 n_act=504 n_pre=488 n_ref_event=0 n_req=2844 n_rd=2835 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.03233
n_activity=11479 dram_eff=0.2478
bk0: 182a 86999i bk1: 181a 87266i bk2: 195a 86864i bk3: 188a 86903i bk4: 179a 87142i bk5: 172a 87142i bk6: 123a 87288i bk7: 129a 87306i bk8: 184a 86440i bk9: 175a 86989i bk10: 177a 87207i bk11: 199a 86542i bk12: 186a 86877i bk13: 203a 86635i bk14: 178a 87371i bk15: 184a 86959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822785
Row_Buffer_Locality_read = 0.825397
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.159386
Bank_Level_Parallism_Col = 1.520542
Bank_Level_Parallism_Ready = 1.086849
write_to_read_ratio_blp_rw_average = 0.030399
GrpLevelPara = 1.424680 

BW Util details:
bwutil = 0.032333 
total_CMD = 87961 
util_bw = 2844 
Wasted_Col = 3986 
Wasted_Row = 1640 
Idle = 79491 

BW Util Bottlenecks: 
RCDc_limit = 4999 
RCDWRc_limit = 74 
WTRc_limit = 29 
RTWc_limit = 224 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 683 
WTRc_limit_alone = 29 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 87961 
n_nop = 84277 
Read = 2835 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 504 
n_pre = 488 
n_ref = 0 
n_req = 2844 
total_req = 2844 

Dual Bus Interface Util: 
issued_total_row = 992 
issued_total_col = 2844 
Row_Bus_Util =  0.011278 
CoL_Bus_Util = 0.032333 
Either_Row_CoL_Bus_Util = 0.041882 
Issued_on_Two_Bus_Simul_Util = 0.001728 
issued_two_Eff = 0.041260 
queue_avg = 0.119280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.11928
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84427 n_act=452 n_pre=436 n_ref_event=0 n_req=2752 n_rd=2743 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.03129
n_activity=11138 dram_eff=0.2471
bk0: 189a 86771i bk1: 168a 87284i bk2: 178a 87203i bk3: 171a 87523i bk4: 160a 87449i bk5: 168a 87020i bk6: 138a 86966i bk7: 139a 87125i bk8: 172a 87159i bk9: 171a 87088i bk10: 178a 87016i bk11: 188a 86923i bk12: 181a 86958i bk13: 187a 87038i bk14: 186a 87121i bk15: 169a 87303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835756
Row_Buffer_Locality_read = 0.838498
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.999629
Bank_Level_Parallism_Col = 1.496170
Bank_Level_Parallism_Ready = 1.071584
write_to_read_ratio_blp_rw_average = 0.015055
GrpLevelPara = 1.436004 

BW Util details:
bwutil = 0.031287 
total_CMD = 87961 
util_bw = 2752 
Wasted_Col = 3696 
Wasted_Row = 1644 
Idle = 79869 

BW Util Bottlenecks: 
RCDc_limit = 4551 
RCDWRc_limit = 74 
WTRc_limit = 23 
RTWc_limit = 82 
CCDLc_limit = 573 
rwq = 0 
CCDLc_limit_alone = 572 
WTRc_limit_alone = 23 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 87961 
n_nop = 84427 
Read = 2743 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 452 
n_pre = 436 
n_ref = 0 
n_req = 2752 
total_req = 2752 

Dual Bus Interface Util: 
issued_total_row = 888 
issued_total_col = 2752 
Row_Bus_Util =  0.010095 
CoL_Bus_Util = 0.031287 
Either_Row_CoL_Bus_Util = 0.040177 
Issued_on_Two_Bus_Simul_Util = 0.001205 
issued_two_Eff = 0.029994 
queue_avg = 0.138038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.138038
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84339 n_act=485 n_pre=469 n_ref_event=0 n_req=2778 n_rd=2771 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.03158
n_activity=11301 dram_eff=0.2458
bk0: 173a 87239i bk1: 191a 86948i bk2: 177a 86995i bk3: 190a 86949i bk4: 182a 87182i bk5: 165a 87106i bk6: 127a 87085i bk7: 128a 87139i bk8: 164a 87213i bk9: 177a 87031i bk10: 181a 86852i bk11: 196a 86822i bk12: 187a 86851i bk13: 177a 87200i bk14: 178a 87069i bk15: 178a 87144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825414
Row_Buffer_Locality_read = 0.827138
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.102269
Bank_Level_Parallism_Col = 1.513704
Bank_Level_Parallism_Ready = 1.087113
write_to_read_ratio_blp_rw_average = 0.009919
GrpLevelPara = 1.428504 

BW Util details:
bwutil = 0.031582 
total_CMD = 87961 
util_bw = 2778 
Wasted_Col = 3780 
Wasted_Row = 1685 
Idle = 79718 

BW Util Bottlenecks: 
RCDc_limit = 4856 
RCDWRc_limit = 52 
WTRc_limit = 13 
RTWc_limit = 46 
CCDLc_limit = 677 
rwq = 0 
CCDLc_limit_alone = 677 
WTRc_limit_alone = 13 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 87961 
n_nop = 84339 
Read = 2771 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 485 
n_pre = 469 
n_ref = 0 
n_req = 2778 
total_req = 2778 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 2778 
Row_Bus_Util =  0.010846 
CoL_Bus_Util = 0.031582 
Either_Row_CoL_Bus_Util = 0.041177 
Issued_on_Two_Bus_Simul_Util = 0.001251 
issued_two_Eff = 0.030370 
queue_avg = 0.105967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.105967
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87961 n_nop=84307 n_act=475 n_pre=459 n_ref_event=0 n_req=2821 n_rd=2810 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.03212
n_activity=11271 dram_eff=0.2506
bk0: 187a 87213i bk1: 179a 87079i bk2: 176a 87315i bk3: 187a 86796i bk4: 179a 87314i bk5: 173a 87174i bk6: 135a 87038i bk7: 116a 87585i bk8: 176a 86953i bk9: 175a 86826i bk10: 184a 87100i bk11: 201a 86716i bk12: 183a 86950i bk13: 181a 86930i bk14: 191a 87161i bk15: 187a 86888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831620
Row_Buffer_Locality_read = 0.834875
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.050550
Bank_Level_Parallism_Col = 1.518812
Bank_Level_Parallism_Ready = 1.076814
write_to_read_ratio_blp_rw_average = 0.029643
GrpLevelPara = 1.431126 

BW Util details:
bwutil = 0.032117 
total_CMD = 87961 
util_bw = 2825 
Wasted_Col = 3793 
Wasted_Row = 1750 
Idle = 79593 

BW Util Bottlenecks: 
RCDc_limit = 4718 
RCDWRc_limit = 91 
WTRc_limit = 33 
RTWc_limit = 153 
CCDLc_limit = 658 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 32 
RTWc_limit_alone = 146 

Commands details: 
total_CMD = 87961 
n_nop = 84307 
Read = 2810 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 475 
n_pre = 459 
n_ref = 0 
n_req = 2821 
total_req = 2825 

Dual Bus Interface Util: 
issued_total_row = 934 
issued_total_col = 2825 
Row_Bus_Util =  0.010618 
CoL_Bus_Util = 0.032117 
Either_Row_CoL_Bus_Util = 0.041541 
Issued_on_Two_Bus_Simul_Util = 0.001194 
issued_two_Eff = 0.028736 
queue_avg = 0.150419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.150419

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7569, Miss = 1549, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 7533, Miss = 1518, Miss_rate = 0.202, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 7478, Miss = 1533, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 7530, Miss = 1569, Miss_rate = 0.208, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 7470, Miss = 1623, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 7556, Miss = 1556, Miss_rate = 0.206, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 7557, Miss = 1583, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 7686, Miss = 1616, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 7682, Miss = 1603, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 7608, Miss = 1543, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 7481, Miss = 1573, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 12108, Miss = 1569, Miss_rate = 0.130, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 7443, Miss = 1542, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 7584, Miss = 1617, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 7634, Miss = 1626, Miss_rate = 0.213, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 7627, Miss = 1589, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 7406, Miss = 1498, Miss_rate = 0.202, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 7487, Miss = 1546, Miss_rate = 0.206, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[18]: Access = 7770, Miss = 1571, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 7527, Miss = 1572, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 7530, Miss = 1532, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 7541, Miss = 1576, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 7504, Miss = 1576, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7588, Miss = 1587, Miss_rate = 0.209, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7570, Miss = 1591, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 7636, Miss = 1548, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 7497, Miss = 1491, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 7527, Miss = 1598, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 7540, Miss = 1577, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 7479, Miss = 1528, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 7585, Miss = 1558, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 7609, Miss = 1568, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[32]: Access = 7505, Miss = 1601, Miss_rate = 0.213, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[33]: Access = 7610, Miss = 1530, Miss_rate = 0.201, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[34]: Access = 7510, Miss = 1594, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[35]: Access = 7530, Miss = 1571, Miss_rate = 0.209, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[36]: Access = 7541, Miss = 1573, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[37]: Access = 7446, Miss = 1561, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[38]: Access = 7513, Miss = 1521, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[39]: Access = 7467, Miss = 1520, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[40]: Access = 7562, Miss = 1532, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[41]: Access = 7470, Miss = 1602, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[42]: Access = 7464, Miss = 1523, Miss_rate = 0.204, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[43]: Access = 7539, Miss = 1528, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 7563, Miss = 1607, Miss_rate = 0.212, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[45]: Access = 7481, Miss = 1547, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 7594, Miss = 1594, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[47]: Access = 7397, Miss = 1562, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 7489, Miss = 1600, Miss_rate = 0.214, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[49]: Access = 7422, Miss = 1552, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[50]: Access = 7380, Miss = 1535, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[51]: Access = 7537, Miss = 1541, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 7766, Miss = 1610, Miss_rate = 0.207, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[53]: Access = 7592, Miss = 1568, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[54]: Access = 7618, Miss = 1567, Miss_rate = 0.206, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 7671, Miss = 1612, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[56]: Access = 7538, Miss = 1577, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[57]: Access = 7552, Miss = 1590, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[58]: Access = 7473, Miss = 1499, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[59]: Access = 7402, Miss = 1554, Miss_rate = 0.210, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[60]: Access = 7498, Miss = 1515, Miss_rate = 0.202, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[61]: Access = 7393, Miss = 1559, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[62]: Access = 7537, Miss = 1589, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[63]: Access = 7460, Miss = 1546, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 486862
L2_total_cache_misses = 100106
L2_total_cache_miss_rate = 0.2056
L2_total_cache_pending_hits = 217
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 217
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 402202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84877
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=486862
icnt_total_pkts_simt_to_mem=486862
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 486862
Req_Network_cycles = 117148
Req_Network_injected_packets_per_cycle =       4.1560 
Req_Network_conflicts_per_cycle =       2.5549
Req_Network_conflicts_per_cycle_util =       7.9493
Req_Bank_Level_Parallism =      12.9309
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4907
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0649

Reply_Network_injected_packets_num = 486862
Reply_Network_cycles = 117148
Reply_Network_injected_packets_per_cycle =        4.1560
Reply_Network_conflicts_per_cycle =        8.1221
Reply_Network_conflicts_per_cycle_util =      24.9237
Reply_Bank_Level_Parallism =      12.7531
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4972
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0519
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 49 sec (2029 sec)
gpgpu_simulation_rate = 98519 (inst/sec)
gpgpu_simulation_rate = 57 (cycle/sec)
gpgpu_silicon_slowdown = 19859649x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 22837
gpu_sim_insn = 17259646
gpu_ipc =     755.7755
gpu_tot_sim_cycle = 139985
gpu_tot_sim_insn = 217155822
gpu_tot_ipc =    1551.2793
gpu_tot_issued_cta = 23448
gpu_occupancy = 28.4295% 
gpu_tot_occupancy = 21.0472% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1686
partiton_level_parallism_total  =       4.1580
partiton_level_parallism_util =       5.4545
partiton_level_parallism_util_total  =      10.5629
L2_BW  =     151.0029 GB/Sec
L2_BW_total  =     150.6200 GB/Sec
gpu_total_sim_rate=83650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8951, Miss = 6934, Miss_rate = 0.775, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8707, Miss = 6829, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8791, Miss = 6836, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7988, Miss = 6477, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8825, Miss = 6836, Miss_rate = 0.775, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8483, Miss = 6719, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 9185, Miss = 7049, Miss_rate = 0.767, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8357, Miss = 6634, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 9020, Miss = 6972, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8554, Miss = 6754, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8571, Miss = 6818, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8248, Miss = 6683, Miss_rate = 0.810, Pending_hits = 1, Reservation_fails = 220
	L1D_cache_core[12]: Access = 8617, Miss = 6841, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8623, Miss = 6851, Miss_rate = 0.795, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 9052, Miss = 7077, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 8711, Miss = 6892, Miss_rate = 0.791, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[16]: Access = 7954, Miss = 6540, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 8808, Miss = 6919, Miss_rate = 0.786, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[18]: Access = 9332, Miss = 7145, Miss_rate = 0.766, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 9325, Miss = 7155, Miss_rate = 0.767, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[20]: Access = 8167, Miss = 6615, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 8518, Miss = 6788, Miss_rate = 0.797, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[22]: Access = 8195, Miss = 6644, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 8210, Miss = 6645, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 8774, Miss = 6912, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[25]: Access = 8212, Miss = 6671, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 9350, Miss = 7172, Miss_rate = 0.767, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[27]: Access = 9046, Miss = 7064, Miss_rate = 0.781, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[28]: Access = 9423, Miss = 7249, Miss_rate = 0.769, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[29]: Access = 8248, Miss = 6651, Miss_rate = 0.806, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[30]: Access = 8363, Miss = 6738, Miss_rate = 0.806, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[31]: Access = 8820, Miss = 6926, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8465, Miss = 6786, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 8985, Miss = 6989, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 8487, Miss = 6776, Miss_rate = 0.798, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[35]: Access = 8625, Miss = 6833, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 9231, Miss = 7106, Miss_rate = 0.770, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[37]: Access = 8369, Miss = 6749, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 8411, Miss = 6714, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 8682, Miss = 6893, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 4346
	L1D_cache_core[40]: Access = 8302, Miss = 6680, Miss_rate = 0.805, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[41]: Access = 8812, Miss = 6923, Miss_rate = 0.786, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[42]: Access = 7983, Miss = 6551, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 9345, Miss = 7183, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 8270, Miss = 6705, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 7841, Miss = 6470, Miss_rate = 0.825, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[46]: Access = 8758, Miss = 6897, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[47]: Access = 8785, Miss = 6933, Miss_rate = 0.789, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8776, Miss = 6902, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8890, Miss = 6985, Miss_rate = 0.786, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8130, Miss = 6620, Miss_rate = 0.814, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8839, Miss = 6951, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 9174, Miss = 7103, Miss_rate = 0.774, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[53]: Access = 9188, Miss = 7097, Miss_rate = 0.772, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[54]: Access = 9266, Miss = 7144, Miss_rate = 0.771, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[55]: Access = 9915, Miss = 7453, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 9740, Miss = 7407, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 9255, Miss = 7206, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 49058
	L1D_cache_core[58]: Access = 9325, Miss = 7253, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 60908
	L1D_cache_core[59]: Access = 8897, Miss = 7033, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 66987
	L1D_cache_core[60]: Access = 9642, Miss = 7375, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 26907
	L1D_cache_core[61]: Access = 8235, Miss = 6586, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 8135, Miss = 6559, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 8599, Miss = 6771, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 8676, Miss = 6812, Miss_rate = 0.785, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[65]: Access = 8489, Miss = 6697, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 8556, Miss = 6746, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 7868, Miss = 6396, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 8873, Miss = 6906, Miss_rate = 0.778, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[69]: Access = 9292, Miss = 7093, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 8531, Miss = 6721, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[71]: Access = 8689, Miss = 6794, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 9163, Miss = 7046, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 7881, Miss = 6433, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 8971, Miss = 6973, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 8457, Miss = 6710, Miss_rate = 0.793, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[76]: Access = 8145, Miss = 6569, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 8683, Miss = 6818, Miss_rate = 0.785, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[78]: Access = 8288, Miss = 6609, Miss_rate = 0.797, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[79]: Access = 8747, Miss = 6833, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 696094
	L1D_total_cache_misses = 548825
	L1D_total_cache_miss_rate = 0.7884
	L1D_total_cache_pending_hits = 45
	L1D_total_cache_reservation_fails = 208426
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 146510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 286725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 44
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 547313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148825

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 208426
ctas_completed 23448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
651, 505, 505, 494, 494, 505, 516, 505, 640, 516, 505, 505, 494, 505, 505, 505, 145, 134, 145, 145, 290, 156, 134, 134, 280, 145, 301, 145, 134, 145, 145, 134, 233, 67, 56, 78, 56, 67, 56, 56, 67, 56, 78, 67, 56, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 258325856
gpgpu_n_tot_w_icount = 8072683
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 433235
gpgpu_n_mem_write_global = 148825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12178778
gpgpu_n_store_insn = 191920
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 72032256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3157
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5747229	W0_Idle:42385295	W0_Scoreboard:56223905	W1:762925	W2:153612	W3:22650	W4:5146	W5:968	W6:143	W7:55	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7127184
single_issue_nums: WS0:2018508	WS1:2017950	WS2:2017264	WS3:2018961	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3465880 {8:433235,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5953000 {40:148825,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17329400 {40:433235,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1190600 {8:148825,}
maxmflatency = 12669 
max_icnt2mem_latency = 12494 
maxmrqlatency = 219 
max_icnt2sh_latency = 344 
averagemflatency = 935 
avg_icnt2mem_latency = 730 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 38 
mrq_lat_table:38335 	17323 	12129 	11253 	10234 	2435 	316 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	218098 	254485 	18750 	21327 	20411 	38017 	10972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	201134 	182200 	83187 	4321 	9729 	17066 	16741 	21471 	35947 	10264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	201424 	55960 	37207 	44672 	76339 	146550 	19517 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	49 	2 	8 	11 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      7002      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956     10802      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7320      7236      5454      5470     15270      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      7546      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458     11701      5688      5945      5956      7236      6217 
dram[7]:      6469     11314      6731      6746      6982      8093      7224      7241      5446      5462      5679      5682      5932     13153      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475     15163      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      7567      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459     10631      5687      7052      5956      6193      6207 
dram[11]:      6490      7236      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227     11834      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5692      5454     14382      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245     11161      5466      8812      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      9412      6699      9240      6972      7208      7233      5595      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6713      6195 
dram[18]:      6434      6457     10634      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      9100      6996      6995      7224      7232      5462      5478      5683      5686      5926      6779      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      7302      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683     12645      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935     16097      6184      6207 
dram[25]:      6474      6489      6819      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      8759      6187      6205 
dram[27]:      9014      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:     11191      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      8906      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7374      7317      5446      5462      5692     13049      6210      5943      6189      6211 
dram[31]:      6465      6484      6718     15964      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]:  4.244898  5.818182  5.931035  6.884615  5.111111  8.000000  4.656250  5.037037  4.717949  4.609756  6.884615  6.096774  5.500000 14.076923  6.500000  5.937500 
dram[1]:  5.131579  6.407407  8.227273  5.000000  6.193548  4.275000  3.700000  4.000000  4.333333  5.967742  5.114286  7.863636  4.250000  4.945946  6.678571  5.903226 
dram[2]:  5.000000  7.727273  7.000000  5.138889  5.764706  7.041667  5.666667  7.588235  4.276596  5.457143  5.236842  6.535714  4.454545  8.363636  5.484848  3.654546 
dram[3]:  5.131579  8.142858  5.500000  4.923077  7.083333  4.923077  4.388889  4.862069  4.674418  4.700000  4.925000  4.923077  4.609756  7.560000  5.305555  7.240000 
dram[4]:  5.222222  4.842105  4.145833  5.105263  5.818182  5.966667  3.589744  5.478261  5.342857  6.653846  5.903226  5.250000  4.761905  4.234043  5.285714 12.571428 
dram[5]:  5.903226  5.351351  5.216216  6.166667  8.789474  5.142857  4.093750  3.972973  6.407407  4.833333  5.416667  6.785714  5.243243  3.830189  5.588235  6.961538 
dram[6]:  5.827586  7.260870  4.465117  5.900000  5.342857  4.658536  3.465116  3.363636  5.575758  5.548387  5.342105  5.818182  6.266667  4.820513  5.757576  5.081081 
dram[7]:  4.634146  4.902439  6.241379  6.000000  5.088235  6.962963  4.500000  3.918919  5.342857  6.703704  4.377778  4.500000  4.780488  5.314286  5.666667  4.780488 
dram[8]:  5.200000  5.787879  5.222222  6.807693  6.720000  7.391304  4.314286  3.861111  6.384615  5.166667 10.625000  5.131579  6.535714  8.476191  6.961538  4.431818 
dram[9]:  9.052631  9.100000  6.212121  6.310345  5.437500  6.555555  3.875000  4.629630  5.862069  4.212766  5.567567  7.708333  6.428571  5.444445  4.975000  6.033333 
dram[10]:  6.137931  7.826087  6.535714  7.000000  5.666667  5.666667  4.800000  4.400000  4.186047  6.840000  7.360000  3.821429  5.935484  5.969697  6.000000  6.285714 
dram[11]:  5.314286  6.193548  4.145833  5.666667  5.085714  7.200000  3.820513  3.340909  6.880000  4.111111  5.108108  5.647059  5.545455  5.555555  9.000000  6.093750 
dram[12]:  4.465117  7.160000  4.902439  5.270270  5.625000  7.608696  3.972973  4.114286  5.965517  5.054054  4.212766  4.333333  4.270833  9.555555  7.500000  6.413793 
dram[13]:  4.736842  6.518518  6.161290  6.533333  6.840000  5.222222  4.088235  3.536585  9.470589  5.896552  6.310345  5.685714  5.628572  7.240000  5.131579  8.285714 
dram[14]:  8.800000  7.440000  6.066667  6.275862  5.718750  6.259259  3.897436  3.842105  4.047619  4.923077  5.848485  4.891892  7.115385  5.968750  5.076923  6.344828 
dram[15]:  4.595238  5.900000  6.750000  6.448276  5.838710  4.600000  5.068965  4.678571  7.950000  3.750000  4.477273  6.200000  7.320000  4.761905  6.428571  5.000000 
dram[16]:  7.750000  5.909091  5.470588  6.785714  9.555555  7.000000  5.240000  3.650000  8.631579  5.545455  4.674418  5.333333  8.047619  5.289474  8.130435  4.333333 
dram[17]:  5.558824  6.433333  5.657143  5.243243  4.615385  5.294117  4.533333  4.655172  5.545455  4.743590  5.967742  4.477273  5.764706  6.275862  6.032258  5.025000 
dram[18]:  5.545455  5.545455  5.781250  6.880000  6.137931  6.068965  4.562500  4.125000  5.470588  6.000000  4.894737  4.951220  6.500000  4.800000  7.307693  7.739130 
dram[19]:  5.687500  5.515152 10.647058  3.716981  8.210526  8.300000  4.000000  4.366667  5.515152  4.750000  5.371428  5.333333  5.054054  6.518518  7.440000  6.769231 
dram[20]:  7.250000  8.947369  5.026316  5.500000  5.052631  8.190476  3.244444  5.652174  4.725000  5.593750  5.500000  7.230769  5.600000  7.458333  7.680000  7.480000 
dram[21]:  4.842105  7.333333  6.172414  7.750000  5.548387  7.545455  3.348837  7.117647  6.428571  6.103448  9.588235  5.361111  4.829268  8.523809  5.179487  7.120000 
dram[22]:  6.960000  6.703704  7.541667  4.894737  6.321429  6.482759  4.250000  4.181818  5.378378  5.454545  5.108108  5.875000  5.416667  6.642857  4.255319  4.785714 
dram[23]:  4.945946  6.740741  3.980392  6.068965  5.382353  5.393939  4.400000  5.681818  4.634146  5.727273  6.031250  5.184210  5.657143  5.666667  5.368421  5.277778 
dram[24]:  6.200000  6.321429  4.000000  5.166667  5.257143  5.548387  3.971429  5.818182  7.772727  4.700000  4.857143  4.853659  5.562500  5.416667  5.352941  6.888889 
dram[25]:  6.880000  6.137931  7.666667  6.888889  4.825000  4.191489  3.750000  4.703704  6.592593  5.903226  5.314286  5.277778  4.974359  7.076923  8.045455  5.411765 
dram[26]:  5.323529  4.974359  7.521739  5.638889  7.772727  9.388889  4.400000  4.714286  5.000000  4.780488  4.577778  4.040000  6.035714  4.974359  4.878049  7.280000 
dram[27]:  5.085714  6.357143  8.181818  4.820513  5.500000  4.642857  4.235294  4.666667  5.787879  8.350000  4.265306  5.435897  5.812500  5.588235  4.500000  7.384615 
dram[28]:  5.222222  7.583333  5.513514  5.794117  6.133333  6.178571  5.521739  6.090909  3.816327  5.303030  6.888889  4.767442  4.923077  5.047619  8.523809  5.676471 
dram[29]:  4.418605  7.166667  6.592593 12.785714  9.555555  5.375000  4.312500  4.964286  6.392857  5.593750  5.806452  5.588235  5.081081  6.032258  6.266667  7.863636 
dram[30]:  6.960000  5.457143  5.424242  5.657143  6.586207  6.111111  4.129032  4.433333  5.896552  5.774194  5.400000  5.205128  4.950000  7.000000  5.666667  6.379310 
dram[31]:  7.640000  6.000000  7.869565  4.609756  7.956522  6.555555  4.090909  9.307693  5.424242  4.918919  6.096774  4.809524  5.333333  5.470588  6.931035  5.305555 
average row locality = 92056/16631 = 5.535205
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       208       191       172       179       182       168       148       136       182       187       177       187       186       183       180       189 
dram[1]:       194       170       181       185       192       170       148       132       177       184       177       171       186       183       185       181 
dram[2]:       188       170       188       183       196       169       136       129       198       188       197       179       193       182       181       199 
dram[3]:       195       170       195       191       169       190       157       140       200       187       192       189       187       185       191       180 
dram[4]:       187       184       199       192       190       179       140       126       185       170       183       187       199       196       185       174 
dram[5]:       182       197       192       185       166       179       131       147       173       172       195       190       193       201       189       179 
dram[6]:       169       167       191       176       187       191       148       148       183       171       198       191       186       186       188       187 
dram[7]:       189       198       181       192       173       186       144       145       181       179       194       194       194       185       185       195 
dram[8]:       181       191       185       177       168       169       151       138       164       185       168       195       181       176       181       194 
dram[9]:       172       181       204       183       174       177       154       125       166       195       203       184       177       191       197       181 
dram[10]:       177       180       181       174       186       170       142       132       176       169       181       212       181       195       191       173 
dram[11]:       185       191       199       186       176       179       149       147       172       184       188       190       181       198       169       195 
dram[12]:       190       179       200       195       179       174       147       142       170       184       197       192       204       172       180       186 
dram[13]:       180       176       191       195       171       187       138       145       160       169       181       199       194       180       193       174 
dram[14]:       176       186       182       181       182       169       152       146       169       191       190       178       182       190       196       182 
dram[15]:       193       175       188       186       181       184       146       131       157       193       192       183       183       198       178       188 
dram[16]:       186       195       184       188       171       173       131       144       162       179       197       192       167       198       186       208 
dram[17]:       188       192       198       192       179       180       136       134       183       183       183       194       196       180       184       198 
dram[18]:       183       181       184       172       178       176       146       131       185       184       184       200       182       190       189       178 
dram[19]:       182       180       181       196       155       165       136       131       180       187       185       190       186       174       185       175 
dram[20]:       173       170       190       198       192       171       146       130       186       177       185       188       194       179       192       187 
dram[21]:       183       176       179       185       172       166       143       121       179       177       162       191       197       177       199       178 
dram[22]:       173       181       181       185       177       186       135       138       196       179       186       185       193       186       197       196 
dram[23]:       183       182       202       175       181       178       131       125       186       186       192       194       195       185       202       190 
dram[24]:       186       177       201       186       184       171       139       128       171       185       202       197       177       193       182       185 
dram[25]:       172       178       183       184       193       197       135       127       177       182       185       189       192       184       176       183 
dram[26]:       181       194       171       201       171       169       132       132       171       196       202       199       167       190       199       182 
dram[27]:       176       176       180       185       175       192       144       138       188       166       206       211       184       189       197       192 
dram[28]:       186       181       203       196       183       172       127       133       184       175       185       203       190       211       178       192 
dram[29]:       189       172       178       179       172       172       138       139       176       179       178       188       185       187       186       173 
dram[30]:       173       191       177       198       190       165       127       132       168       177       189       200       195       181       186       182 
dram[31]:       191       179       180       187       183       177       135       120       176       179       188       201       187       185       199       191 
total dram reads = 91435
bank skew: 212/120 = 1.77
chip skew: 2918/2785 = 1.05
number of total write accesses:
dram[0]:         0         1         0         0         2         0         1         0         3         2         2         2         1         0         2         1 
dram[1]:         1         4         0         0         0         1         0         0         5         1         4         2         1         0         2         2 
dram[2]:         2         0         1         3         0         0         0         0         4         4         3         4         4         2         0         2 
dram[3]:         0         1         3         1         1         2         1         2         1         1         5         3         2         5         0         1 
dram[4]:         1         0         0         4         3         0         0         0         2         4         0         2         1         3         0         2 
dram[5]:         1         1         1         0         2         1         0         0         0         2         0         0         1         3         1         2 
dram[6]:         0         0         1         2         0         0         1         0         2         1         6         2         2         2         2         1 
dram[7]:         1         3         0         0         0         2         0         0         7         2         3         4         2         1         2         2 
dram[8]:         1         0         4         0         0         1         0         1         4         1         2         0         2         2         0         1 
dram[9]:         0         1         3         0         0         0         1         0         4         3         3         1         4         7         3         0 
dram[10]:         2         0         2         2         2         0         3         0         4         4         5         4         3         2         1         5 
dram[11]:         3         1         0         1         2         1         0         0         0         1         1         3         2         3         2         0 
dram[12]:         2         0         1         0         2         1         0         3         4         3         1         4         1         0         0         0 
dram[13]:         0         0         0         1         0         1         1         0         1         2         2         0         4         1         2         0 
dram[14]:         0         0         0         1         1         0         0         0         2         1         3         3         3         1         2         2 
dram[15]:         0         3         1         1         0         0         2         0         2         2         7         4         0         3         3         2 
dram[16]:         0         0         2         2         1         2         0         3         2         4         5         0         3         4         1         0 
dram[17]:         1         1         0         3         1         0         0         1         0         2         2         4         0         3         4         3 
dram[18]:         0         2         2         0         0         0         0         1         1         3         2         3         0         2         2         0 
dram[19]:         0         3         0         2         1         1         0         0         2         3         4         2         1         2         1         1 
dram[20]:         1         0         1         0         0         1         0         0         3         2         2         0         2         0         0         0 
dram[21]:         1         0         0         1         0         0         1         0         2         0         2         3         1         2         4         0 
dram[22]:         1         0         0         1         0         2         1         0         4         1         3         3         2         0         4         7 
dram[23]:         0         0         1         1         2         0         1         0         4         3         1         4         4         2         2         0 
dram[24]:         0         0         4         0         0         1         0         0         0         4         3         2         1         3         0         1 
dram[25]:         0         0         1         3         0         0         0         0         1         1         1         1         2         0         1         1 
dram[26]:         0         0         2         2         0         0         0         0         4         0         6         3         3         4         1         0 
dram[27]:         3         3         0         4         1         5         0         2         3         1         4         1         2         1         1         0 
dram[28]:         3         1         3         1         1         1         0         1         3         0         1         2         2         1         1         1 
dram[29]:         1         0         0         0         0         0         0         0         3         0         2         2         3         0         2         0 
dram[30]:         1         0         3         0         1         0         1         1         3         2         0         3         4         1         1         3 
dram[31]:         0         1         1         2         0         0         0         2         4         3         2         2         6         2         2         0 
total dram writes = 731
min_bank_accesses = 0!
chip skew: 39/12 = 3.25
average mf latency per bank:
dram[0]:       4840      5677      7427      7401      7634      8371      5231      4317      2603      2576      2852      2580      4392      4082      5373      4622
dram[1]:       5356      6224      6908      7573      7439      8081      5670      4923      2815      2768      2722      3006      4124      4583      5222      5559
dram[2]:       5949      7121      7172      7143      7459      7478      5425      4728      2504      3144      2793      3052      4050      4818      6058      4768
dram[3]:       5584      6549      6811      7212      7992      7751      5648      5002      2534      2702      2930      3054      4214      4948      5162      5448
dram[4]:       5765      6756      6925      7579      7003      7563      5164      4947      2809      2878      3016      3068      4565      3986      5369      5647
dram[5]:       5945      6238    422889      7698      8004      6722      5566      5055      3151      2855      2926      3236      4039      4236      5583      5446
dram[6]:       6289      6987      7369      7358      7575      6766      4862      4822      2691      2676      2885      2935      4622      4174      5565      5654
dram[7]:       5693      6230      6684      7479      8197      7276      5068      4798      2632      2807      2808      2762      4216      4480      5033      5197
dram[8]:       5690      5655      6402      7446      8305      8451      4971      4455      3347      2595      3646      3005      4606      4593      5620      4905
dram[9]:       5641      6317      6415      7753      8041      7417      4844      4537      3235      2460      2746      3090      4676      4391      4602      5417
dram[10]:       5726      6216      7038      8487      7876      8521      5800      5212      2738      2852      2975      3075      4900      4178      5338      5683
dram[11]:       5377      5660      6844      7541      7845      7441      4549      4167      3101      2621      3304      3003      4216      4368      5480      4801
dram[12]:       5598      5893      6862      6954      7525      7350      5448      4799      3081      2865      3081      3155      4553      4948      5825      5032
dram[13]:       5580      6432      6740      6839      8197      7168      4961      3738      2621      2298      3131      2829      4185      4747      4934      5180
dram[14]:       6426      6064      7590      7170      8039      8218      5905      4697      2718      2354      3196      3064      4813      4925      5538      5124
dram[15]:       5467      5988      7117      7644      7406      6809      5700      5681      2723      2419      2658      2972      4437      4385      4765      4913
dram[16]:       6848      5999      6372      6488      7426      8256      5283      5041      3114      3085      2978      3423      4781      4227      6213      5817
dram[17]:       6173      6257      6710      6379      7365      8111      4438      4583      2901      2753      2438      2676      4167      4140      5727      6291
dram[18]:       6442      6220      6836      6461      7537      8523      5464      6040      3102      2746      3060      3290      4323      4379      5315      5719
dram[19]:       5618      6105      7921      5814      8152      8394      5044      5108      2905      2749      3028      3009      4231      4609      5080      5866
dram[20]:       6383      6137      6569      6293      7035      7950      4954      5332      2717      2857      2918      3039      4142      4548      5798      5549
dram[21]:       5898      6710      7239      6590      8330      8157      4029      5323      2799      3018      3192      2957      3997      4641      5101      5319
dram[22]:       6383      6042      7111      5786      7431      7193      4944      4764      2513      2702      2697      2891      4300      4224      5295      5197
dram[23]:       5858      6259      5712      7579      7017      7819      4916      5850      2790      2683      3043      2578      4164      4647      5536      5487
dram[24]:       6293      6583      6458      5774      7351      8540      4939      5724      2680      2593      2762      2818      4234      4266      5711      6080
dram[25]:       5982      6698      6272      7227      6423      6890      4563      5269      2412      2493      2767      3059      4188      4575      5576      5679
dram[26]:       6317      6067      7228      6364      8147      8226      5182      4943      2871      2626      3259      2926      4912      4409      5376      5922
dram[27]:       6309      6310      7859      7219      6735      7648      5024      5251      2508      2920      2751      2833      4414      4840      5630      5604
dram[28]:       5212      5858      5863      6292      7120      8077      5014      5111      2688      2697      2647      2939      4188      4141      5690      4860
dram[29]:       5442      6058      6873      7077      7489      7377      5203      5310      2656      2722      2875      2951      4003      5325      5038      5440
dram[30]:       6251      5777      6225      6098      7235      8380      5094      4948      2663      2431      2576      2627      4153      4663      5198      5897
dram[31]:       5543      6330      7006      6888      7682      8579      4726      5815      2505      2691      2700      2746      4365      4385      5010      5546
maximum mf latency per bank:
dram[0]:      12340     11992     10935     12290     10179     11878     12635     12628      6093      5320      5616      5571     12203      6061      9518      9585
dram[1]:      11026     10313     10822     11080     10407     10018     12631     11751      6052      5571      5757      5759     11656      6841      9115      9231
dram[2]:      12326     12291     10983     11360     10384     12341     12649     12599      5959      5968      5759      5393     12020      6717      9970      8345
dram[3]:      12310     10307     10814     10526     10271     12310     12601     12576      5709      5763      6082      5364     11694      9255      9981     10112
dram[4]:      10929     12281     12354     11623     11022     12574     12617     10690      5964      5635      5713     12320     11575      7933     10026     11390
dram[5]:      11153     11674     12629     10814     10350     11021     12646     11648      5737      5906      5680     12397     11854      8579     10276      9237
dram[6]:      12216     11971     11696     11069     10532     12530     12643      9768      5830      5713      5761      5674      9349      9549      9979     10780
dram[7]:      11027     10628     11222     10721     10931     10442     12665     12534      5319      5793      6173      5274     12359      6504      8171     11289
dram[8]:      12299     12228     12228     11848     10457     12594     12651     12605      6030      5393      5931      5726     12340     10313      8095     10931
dram[9]:      11732     10410     10914     10885     10473     12575     12669     12441      6077      5463      6215      6126     12306      7181      9755      7995
dram[10]:      12297     12264     11256     11753     10484     12566     12593     12608      5288      5766      5828      5722     12294      9383      8897      9713
dram[11]:      11695     11508     12309     10943     10449     12515     11658     12576      6036      5468      6443      5798     11860      7153      7134      9771
dram[12]:      10065     11712     11321     11700     10742     10566     12611     12623      5706      5428      6212      5846     12366      8919      9904     10781
dram[13]:      10801     12553     12459     10808     10404     11274     12578     12587      5537      5192      6364      5433     12215      6373      8702     10073
dram[14]:      10965     12298     11110     11676     10441     12623     12614     12621      6039      5562      5755      6235     12397      8783      9467      9579
dram[15]:      12016     10305     10808     10720     10431     12570     12650     12602      5950      5254      6445      5579     11591      7786      7295     10408
dram[16]:      12604     11903     10775     10675     12093     11399     12324     11655      5620      6215      5977      6874      9783      9628     10276     10366
dram[17]:      12582     12634     12330     12597     12242     11541     11730     11571      5017      5670      4818      6172     12628      9328      9451     11021
dram[18]:      12333     12630     12334     10748     10598     11454     12536     12362      6043      5704      5465      5896      9853     10066     10080     10125
dram[19]:      12661     12626     10126     11661     10344     12528     12323     12533      5000      6005     11690      6545     12297      8459      9488      9313
dram[20]:      12636     12599     11687     11464     12284     11167     12322     11458      5604      5201      5486      6557      9710      9325     10429     10361
dram[21]:      12621     12623     10690     12628     12204     11582     10785     12227      5684      6010      5585      5823      9692      9810     10543      8543
dram[22]:      12637     11359     12648     10190     12326     11622     12324     11456      5599      6092      5671      6013      9423      9648      9409     10030
dram[23]:      11794     12609     11806     12597     12296     11847     12324     11679      5685      6090      5942      5439      8260      9284      9968     10025
dram[24]:      11964      9932     12639     10804     12317     11685     12316     11694      5162      5805     12054      5863      8969      9737      9812     10333
dram[25]:      11057     12545     11744     12555     12367     11827     12348     11778      5116      4785     12076      6125      8736      9394      8979      9832
dram[26]:      12619     10479     10626     12604     12035     11632     12353     11664      5681      5281     10995      6620      9918      9630      9430     10369
dram[27]:      11838     12549     11626     12589     10297     11976     12332     11916      5127      5945     12062      6435      9316      9706      9410      9890
dram[28]:      10924     12215     12279     12234     12315     11290     12283     11621      6118      6027      8478      6079      9199      9686     10126     10126
dram[29]:      12224     12599     10118     11335     11051     11403     12357     11922      5734      5312     11734      6615      9710      9520      8196      9541
dram[30]:      11065     10348     10971     11344     12327     11661     12332     11627      5445      5514      6436      5983      9645      9686      9662     10259
dram[31]:      12625     12578     10281     10050     12350     11913      9990     11988      4803      5594     12357      6111      9394      8163     10188     10323
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101375 n_act=497 n_pre=481 n_ref_event=0 n_req=2871 n_rd=2855 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02732
n_activity=12502 dram_eff=0.2297
bk0: 208a 103649i bk1: 191a 104117i bk2: 172a 104318i bk3: 179a 104318i bk4: 182a 104015i bk5: 168a 104452i bk6: 148a 104215i bk7: 136a 104330i bk8: 182a 104000i bk9: 187a 103904i bk10: 177a 104337i bk11: 187a 104185i bk12: 186a 104073i bk13: 183a 104680i bk14: 180a 104296i bk15: 189a 104020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826890
Row_Buffer_Locality_read = 0.831173
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.996617
Bank_Level_Parallism_Col = 1.479881
Bank_Level_Parallism_Ready = 1.089485
write_to_read_ratio_blp_rw_average = 0.023348
GrpLevelPara = 1.416692 

BW Util details:
bwutil = 0.027324 
total_CMD = 105109 
util_bw = 2872 
Wasted_Col = 4039 
Wasted_Row = 1957 
Idle = 96241 

BW Util Bottlenecks: 
RCDc_limit = 4860 
RCDWRc_limit = 130 
WTRc_limit = 14 
RTWc_limit = 60 
CCDLc_limit = 689 
rwq = 0 
CCDLc_limit_alone = 689 
WTRc_limit_alone = 14 
RTWc_limit_alone = 60 

Commands details: 
total_CMD = 105109 
n_nop = 101375 
Read = 2855 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 497 
n_pre = 481 
n_ref = 0 
n_req = 2871 
total_req = 2872 

Dual Bus Interface Util: 
issued_total_row = 978 
issued_total_col = 2872 
Row_Bus_Util =  0.009305 
CoL_Bus_Util = 0.027324 
Either_Row_CoL_Bus_Util = 0.035525 
Issued_on_Two_Bus_Simul_Util = 0.001104 
issued_two_Eff = 0.031066 
queue_avg = 0.093218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0932175
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101348 n_act=538 n_pre=522 n_ref_event=0 n_req=2836 n_rd=2816 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02701
n_activity=11845 dram_eff=0.2397
bk0: 194a 104000i bk1: 170a 104243i bk2: 181a 104366i bk3: 185a 104023i bk4: 192a 104109i bk5: 170a 103911i bk6: 148a 104031i bk7: 132a 104177i bk8: 177a 103852i bk9: 184a 104179i bk10: 177a 103970i bk11: 171a 104413i bk12: 186a 103713i bk13: 183a 103957i bk14: 185a 104161i bk15: 181a 104142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810296
Row_Buffer_Locality_read = 0.815341
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 2.183286
Bank_Level_Parallism_Col = 1.564797
Bank_Level_Parallism_Ready = 1.075731
write_to_read_ratio_blp_rw_average = 0.050305
GrpLevelPara = 1.466247 

BW Util details:
bwutil = 0.027010 
total_CMD = 105109 
util_bw = 2839 
Wasted_Col = 4178 
Wasted_Row = 1838 
Idle = 96254 

BW Util Bottlenecks: 
RCDc_limit = 5263 
RCDWRc_limit = 146 
WTRc_limit = 70 
RTWc_limit = 346 
CCDLc_limit = 654 
rwq = 0 
CCDLc_limit_alone = 643 
WTRc_limit_alone = 70 
RTWc_limit_alone = 335 

Commands details: 
total_CMD = 105109 
n_nop = 101348 
Read = 2816 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 2836 
total_req = 2839 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 2839 
Row_Bus_Util =  0.010085 
CoL_Bus_Util = 0.027010 
Either_Row_CoL_Bus_Util = 0.035782 
Issued_on_Two_Bus_Simul_Util = 0.001313 
issued_two_Eff = 0.036692 
queue_avg = 0.135222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.135222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101287 n_act=524 n_pre=508 n_ref_event=0 n_req=2900 n_rd=2876 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02764
n_activity=12194 dram_eff=0.2382
bk0: 188a 103935i bk1: 170a 104430i bk2: 188a 104264i bk3: 183a 104022i bk4: 196a 104094i bk5: 169a 104357i bk6: 136a 104457i bk7: 129a 104600i bk8: 198a 103678i bk9: 188a 104007i bk10: 197a 103965i bk11: 179a 104148i bk12: 193a 103766i bk13: 182a 104447i bk14: 181a 104161i bk15: 199a 103556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819310
Row_Buffer_Locality_read = 0.825452
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.051515
Bank_Level_Parallism_Col = 1.511403
Bank_Level_Parallism_Ready = 1.071945
write_to_read_ratio_blp_rw_average = 0.050303
GrpLevelPara = 1.430572 

BW Util details:
bwutil = 0.027638 
total_CMD = 105109 
util_bw = 2905 
Wasted_Col = 4228 
Wasted_Row = 2010 
Idle = 95966 

BW Util Bottlenecks: 
RCDc_limit = 5147 
RCDWRc_limit = 177 
WTRc_limit = 72 
RTWc_limit = 323 
CCDLc_limit = 672 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 69 
RTWc_limit_alone = 303 

Commands details: 
total_CMD = 105109 
n_nop = 101287 
Read = 2876 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 2900 
total_req = 2905 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 2905 
Row_Bus_Util =  0.009818 
CoL_Bus_Util = 0.027638 
Either_Row_CoL_Bus_Util = 0.036362 
Issued_on_Two_Bus_Simul_Util = 0.001094 
issued_two_Eff = 0.030089 
queue_avg = 0.094844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0948444
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101205 n_act=551 n_pre=535 n_ref_event=0 n_req=2945 n_rd=2918 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02804
n_activity=12867 dram_eff=0.229
bk0: 195a 103962i bk1: 170a 104440i bk2: 195a 104085i bk3: 191a 103815i bk4: 169a 104360i bk5: 190a 103886i bk6: 157a 104034i bk7: 140a 104229i bk8: 200a 103836i bk9: 187a 103723i bk10: 192a 103912i bk11: 189a 103925i bk12: 187a 103881i bk13: 185a 104223i bk14: 191a 104084i bk15: 180a 104355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812903
Row_Buffer_Locality_read = 0.819054
Row_Buffer_Locality_write = 0.148148
Bank_Level_Parallism = 2.154869
Bank_Level_Parallism_Col = 1.543353
Bank_Level_Parallism_Ready = 1.074313
write_to_read_ratio_blp_rw_average = 0.058745
GrpLevelPara = 1.432694 

BW Util details:
bwutil = 0.028038 
total_CMD = 105109 
util_bw = 2947 
Wasted_Col = 4398 
Wasted_Row = 1908 
Idle = 95856 

BW Util Bottlenecks: 
RCDc_limit = 5302 
RCDWRc_limit = 179 
WTRc_limit = 96 
RTWc_limit = 410 
CCDLc_limit = 748 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 94 
RTWc_limit_alone = 396 

Commands details: 
total_CMD = 105109 
n_nop = 101205 
Read = 2918 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 2945 
total_req = 2947 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 2947 
Row_Bus_Util =  0.010332 
CoL_Bus_Util = 0.028038 
Either_Row_CoL_Bus_Util = 0.037142 
Issued_on_Two_Bus_Simul_Util = 0.001227 
issued_two_Eff = 0.033043 
queue_avg = 0.137001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.137001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101269 n_act=551 n_pre=535 n_ref_event=0 n_req=2894 n_rd=2876 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02757
n_activity=12061 dram_eff=0.2403
bk0: 187a 104029i bk1: 184a 103978i bk2: 199a 103659i bk3: 192a 103904i bk4: 190a 104082i bk5: 179a 104163i bk6: 140a 103987i bk7: 126a 104397i bk8: 185a 103915i bk9: 170a 104153i bk10: 183a 104160i bk11: 187a 103986i bk12: 199a 103866i bk13: 196a 103696i bk14: 185a 104084i bk15: 174a 104622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809606
Row_Buffer_Locality_read = 0.813630
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.228836
Bank_Level_Parallism_Col = 1.566109
Bank_Level_Parallism_Ready = 1.081090
write_to_read_ratio_blp_rw_average = 0.044077
GrpLevelPara = 1.445727 

BW Util details:
bwutil = 0.027571 
total_CMD = 105109 
util_bw = 2898 
Wasted_Col = 4215 
Wasted_Row = 1841 
Idle = 96155 

BW Util Bottlenecks: 
RCDc_limit = 5362 
RCDWRc_limit = 121 
WTRc_limit = 64 
RTWc_limit = 299 
CCDLc_limit = 765 
rwq = 0 
CCDLc_limit_alone = 755 
WTRc_limit_alone = 64 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 105109 
n_nop = 101269 
Read = 2876 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 2894 
total_req = 2898 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 2898 
Row_Bus_Util =  0.010332 
CoL_Bus_Util = 0.027571 
Either_Row_CoL_Bus_Util = 0.036534 
Issued_on_Two_Bus_Simul_Util = 0.001370 
issued_two_Eff = 0.037500 
queue_avg = 0.107774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107774
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101280 n_act=535 n_pre=519 n_ref_event=0 n_req=2884 n_rd=2871 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.02746
n_activity=12869 dram_eff=0.2243
bk0: 182a 104176i bk1: 197a 104022i bk2: 192a 103990i bk3: 185a 104216i bk4: 166a 104510i bk5: 179a 104080i bk6: 131a 104211i bk7: 147a 104015i bk8: 173a 104315i bk9: 172a 104082i bk10: 195a 104069i bk11: 190a 104274i bk12: 193a 103941i bk13: 201a 103600i bk14: 189a 104152i bk15: 179a 104247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814494
Row_Buffer_Locality_read = 0.817485
Row_Buffer_Locality_write = 0.153846
Bank_Level_Parallism = 2.012681
Bank_Level_Parallism_Col = 1.498056
Bank_Level_Parallism_Ready = 1.075884
write_to_read_ratio_blp_rw_average = 0.022097
GrpLevelPara = 1.406453 

BW Util details:
bwutil = 0.027457 
total_CMD = 105109 
util_bw = 2886 
Wasted_Col = 4271 
Wasted_Row = 2148 
Idle = 95804 

BW Util Bottlenecks: 
RCDc_limit = 5347 
RCDWRc_limit = 96 
WTRc_limit = 17 
RTWc_limit = 92 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 689 
WTRc_limit_alone = 17 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 105109 
n_nop = 101280 
Read = 2871 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 2884 
total_req = 2886 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 2886 
Row_Bus_Util =  0.010028 
CoL_Bus_Util = 0.027457 
Either_Row_CoL_Bus_Util = 0.036429 
Issued_on_Two_Bus_Simul_Util = 0.001056 
issued_two_Eff = 0.028989 
queue_avg = 0.119400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.1194
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101247 n_act=562 n_pre=546 n_ref_event=0 n_req=2885 n_rd=2867 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02749
n_activity=12368 dram_eff=0.2336
bk0: 169a 104218i bk1: 167a 104398i bk2: 191a 103801i bk3: 176a 104229i bk4: 187a 103981i bk5: 191a 103892i bk6: 148a 103836i bk7: 148a 103789i bk8: 183a 103958i bk9: 171a 104131i bk10: 198a 103941i bk11: 191a 104142i bk12: 186a 104199i bk13: 186a 103975i bk14: 188a 104118i bk15: 187a 104010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805199
Row_Buffer_Locality_read = 0.809208
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.208232
Bank_Level_Parallism_Col = 1.548378
Bank_Level_Parallism_Ready = 1.086535
write_to_read_ratio_blp_rw_average = 0.032660
GrpLevelPara = 1.440375 

BW Util details:
bwutil = 0.027486 
total_CMD = 105109 
util_bw = 2889 
Wasted_Col = 4257 
Wasted_Row = 1916 
Idle = 96047 

BW Util Bottlenecks: 
RCDc_limit = 5487 
RCDWRc_limit = 131 
WTRc_limit = 55 
RTWc_limit = 192 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 54 
RTWc_limit_alone = 184 

Commands details: 
total_CMD = 105109 
n_nop = 101247 
Read = 2867 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 2885 
total_req = 2889 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 2889 
Row_Bus_Util =  0.010541 
CoL_Bus_Util = 0.027486 
Either_Row_CoL_Bus_Util = 0.036743 
Issued_on_Two_Bus_Simul_Util = 0.001284 
issued_two_Eff = 0.034956 
queue_avg = 0.090715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0907154
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101178 n_act=574 n_pre=558 n_ref_event=0 n_req=2942 n_rd=2915 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02801
n_activity=12967 dram_eff=0.227
bk0: 189a 103911i bk1: 198a 103812i bk2: 181a 104267i bk3: 192a 104092i bk4: 173a 104125i bk5: 186a 104304i bk6: 144a 104150i bk7: 145a 104056i bk8: 181a 104031i bk9: 179a 104287i bk10: 194a 103748i bk11: 194a 103635i bk12: 194a 103926i bk13: 185a 104023i bk14: 185a 104115i bk15: 195a 103888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804895
Row_Buffer_Locality_read = 0.810635
Row_Buffer_Locality_write = 0.185185
Bank_Level_Parallism = 2.095729
Bank_Level_Parallism_Col = 1.507829
Bank_Level_Parallism_Ready = 1.071332
write_to_read_ratio_blp_rw_average = 0.053721
GrpLevelPara = 1.415092 

BW Util details:
bwutil = 0.028009 
total_CMD = 105109 
util_bw = 2944 
Wasted_Col = 4695 
Wasted_Row = 2055 
Idle = 95415 

BW Util Bottlenecks: 
RCDc_limit = 5618 
RCDWRc_limit = 180 
WTRc_limit = 61 
RTWc_limit = 376 
CCDLc_limit = 741 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 61 
RTWc_limit_alone = 365 

Commands details: 
total_CMD = 105109 
n_nop = 101178 
Read = 2915 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 574 
n_pre = 558 
n_ref = 0 
n_req = 2942 
total_req = 2944 

Dual Bus Interface Util: 
issued_total_row = 1132 
issued_total_col = 2944 
Row_Bus_Util =  0.010770 
CoL_Bus_Util = 0.028009 
Either_Row_CoL_Bus_Util = 0.037399 
Issued_on_Two_Bus_Simul_Util = 0.001380 
issued_two_Eff = 0.036886 
queue_avg = 0.125784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.125784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101447 n_act=484 n_pre=468 n_ref_event=0 n_req=2820 n_rd=2804 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02686
n_activity=12370 dram_eff=0.2282
bk0: 181a 104123i bk1: 191a 104137i bk2: 185a 103987i bk3: 177a 104230i bk4: 168a 104407i bk5: 169a 104406i bk6: 151a 104134i bk7: 138a 104103i bk8: 164a 104345i bk9: 185a 104024i bk10: 168a 104639i bk11: 195a 104032i bk12: 181a 104259i bk13: 176a 104439i bk14: 181a 104352i bk15: 194a 103798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828369
Row_Buffer_Locality_read = 0.832382
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.938836
Bank_Level_Parallism_Col = 1.451033
Bank_Level_Parallism_Ready = 1.089621
write_to_read_ratio_blp_rw_average = 0.024806
GrpLevelPara = 1.374944 

BW Util details:
bwutil = 0.026858 
total_CMD = 105109 
util_bw = 2823 
Wasted_Col = 4117 
Wasted_Row = 1905 
Idle = 96264 

BW Util Bottlenecks: 
RCDc_limit = 4841 
RCDWRc_limit = 123 
WTRc_limit = 29 
RTWc_limit = 80 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 29 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 105109 
n_nop = 101447 
Read = 2804 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 484 
n_pre = 468 
n_ref = 0 
n_req = 2820 
total_req = 2823 

Dual Bus Interface Util: 
issued_total_row = 952 
issued_total_col = 2823 
Row_Bus_Util =  0.009057 
CoL_Bus_Util = 0.026858 
Either_Row_CoL_Bus_Util = 0.034840 
Issued_on_Two_Bus_Simul_Util = 0.001075 
issued_two_Eff = 0.030857 
queue_avg = 0.089022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0890219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101348 n_act=498 n_pre=482 n_ref_event=0 n_req=2888 n_rd=2864 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.02753
n_activity=12778 dram_eff=0.2265
bk0: 172a 104534i bk1: 181a 104481i bk2: 204a 104099i bk3: 183a 104260i bk4: 174a 104162i bk5: 177a 104290i bk6: 154a 103903i bk7: 125a 104289i bk8: 166a 104225i bk9: 195a 103722i bk10: 203a 103915i bk11: 184a 104399i bk12: 177a 104261i bk13: 191a 103954i bk14: 197a 103971i bk15: 181a 104245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827562
Row_Buffer_Locality_read = 0.832402
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.955910
Bank_Level_Parallism_Col = 1.455287
Bank_Level_Parallism_Ready = 1.072909
write_to_read_ratio_blp_rw_average = 0.052296
GrpLevelPara = 1.383603 

BW Util details:
bwutil = 0.027533 
total_CMD = 105109 
util_bw = 2894 
Wasted_Col = 4307 
Wasted_Row = 1962 
Idle = 95946 

BW Util Bottlenecks: 
RCDc_limit = 4931 
RCDWRc_limit = 147 
WTRc_limit = 33 
RTWc_limit = 272 
CCDLc_limit = 683 
rwq = 0 
CCDLc_limit_alone = 677 
WTRc_limit_alone = 32 
RTWc_limit_alone = 267 

Commands details: 
total_CMD = 105109 
n_nop = 101348 
Read = 2864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 2888 
total_req = 2894 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 2894 
Row_Bus_Util =  0.009324 
CoL_Bus_Util = 0.027533 
Either_Row_CoL_Bus_Util = 0.035782 
Issued_on_Two_Bus_Simul_Util = 0.001075 
issued_two_Eff = 0.030045 
queue_avg = 0.124604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.124604
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101404 n_act=501 n_pre=485 n_ref_event=0 n_req=2847 n_rd=2820 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.0272
n_activity=11702 dram_eff=0.2443
bk0: 177a 104170i bk1: 180a 104392i bk2: 181a 104235i bk3: 174a 104339i bk4: 186a 104162i bk5: 170a 104190i bk6: 142a 104183i bk7: 132a 104256i bk8: 176a 103744i bk9: 169a 104335i bk10: 181a 104377i bk11: 212a 103422i bk12: 181a 104227i bk13: 195a 104096i bk14: 191a 104143i bk15: 173a 104227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824025
Row_Buffer_Locality_read = 0.830496
Row_Buffer_Locality_write = 0.148148
Bank_Level_Parallism = 2.105061
Bank_Level_Parallism_Col = 1.519169
Bank_Level_Parallism_Ready = 1.084295
write_to_read_ratio_blp_rw_average = 0.039407
GrpLevelPara = 1.447839 

BW Util details:
bwutil = 0.027200 
total_CMD = 105109 
util_bw = 2859 
Wasted_Col = 3873 
Wasted_Row = 1863 
Idle = 96514 

BW Util Bottlenecks: 
RCDc_limit = 4794 
RCDWRc_limit = 199 
WTRc_limit = 62 
RTWc_limit = 108 
CCDLc_limit = 661 
rwq = 0 
CCDLc_limit_alone = 655 
WTRc_limit_alone = 61 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 105109 
n_nop = 101404 
Read = 2820 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 2847 
total_req = 2859 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 2859 
Row_Bus_Util =  0.009381 
CoL_Bus_Util = 0.027200 
Either_Row_CoL_Bus_Util = 0.035249 
Issued_on_Two_Bus_Simul_Util = 0.001332 
issued_two_Eff = 0.037787 
queue_avg = 0.092228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0922281
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101232 n_act=551 n_pre=535 n_ref_event=0 n_req=2905 n_rd=2889 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02768
n_activity=13038 dram_eff=0.2231
bk0: 185a 104046i bk1: 191a 104183i bk2: 199a 103775i bk3: 186a 104133i bk4: 176a 104107i bk5: 179a 104312i bk6: 149a 103964i bk7: 147a 103777i bk8: 172a 104324i bk9: 184a 103689i bk10: 188a 104038i bk11: 190a 104088i bk12: 181a 104101i bk13: 198a 103898i bk14: 169a 104480i bk15: 195a 104173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810327
Row_Buffer_Locality_read = 0.814469
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 2.041432
Bank_Level_Parallism_Col = 1.506580
Bank_Level_Parallism_Ready = 1.083190
write_to_read_ratio_blp_rw_average = 0.048899
GrpLevelPara = 1.432608 

BW Util details:
bwutil = 0.027676 
total_CMD = 105109 
util_bw = 2909 
Wasted_Col = 4531 
Wasted_Row = 2142 
Idle = 95527 

BW Util Bottlenecks: 
RCDc_limit = 5504 
RCDWRc_limit = 118 
WTRc_limit = 60 
RTWc_limit = 317 
CCDLc_limit = 644 
rwq = 0 
CCDLc_limit_alone = 636 
WTRc_limit_alone = 59 
RTWc_limit_alone = 310 

Commands details: 
total_CMD = 105109 
n_nop = 101232 
Read = 2889 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 2905 
total_req = 2909 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 2909 
Row_Bus_Util =  0.010332 
CoL_Bus_Util = 0.027676 
Either_Row_CoL_Bus_Util = 0.036886 
Issued_on_Two_Bus_Simul_Util = 0.001123 
issued_two_Eff = 0.030436 
queue_avg = 0.127563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.127563
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101251 n_act=550 n_pre=534 n_ref_event=0 n_req=2909 n_rd=2891 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02771
n_activity=13025 dram_eff=0.2236
bk0: 190a 103829i bk1: 179a 104341i bk2: 200a 103863i bk3: 195a 103896i bk4: 179a 104114i bk5: 174a 104408i bk6: 147a 104038i bk7: 142a 104077i bk8: 170a 104172i bk9: 184a 104012i bk10: 197a 103717i bk11: 192a 103686i bk12: 204a 103713i bk13: 172a 104550i bk14: 180a 104430i bk15: 186a 104245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810932
Row_Buffer_Locality_read = 0.815289
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.055048
Bank_Level_Parallism_Col = 1.521133
Bank_Level_Parallism_Ready = 1.086509
write_to_read_ratio_blp_rw_average = 0.033502
GrpLevelPara = 1.435463 

BW Util details:
bwutil = 0.027714 
total_CMD = 105109 
util_bw = 2913 
Wasted_Col = 4329 
Wasted_Row = 2277 
Idle = 95590 

BW Util Bottlenecks: 
RCDc_limit = 5386 
RCDWRc_limit = 136 
WTRc_limit = 61 
RTWc_limit = 157 
CCDLc_limit = 705 
rwq = 0 
CCDLc_limit_alone = 697 
WTRc_limit_alone = 60 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 105109 
n_nop = 101251 
Read = 2891 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 2909 
total_req = 2913 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 2913 
Row_Bus_Util =  0.010313 
CoL_Bus_Util = 0.027714 
Either_Row_CoL_Bus_Util = 0.036705 
Issued_on_Two_Bus_Simul_Util = 0.001322 
issued_two_Eff = 0.036029 
queue_avg = 0.093960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0939596
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101407 n_act=491 n_pre=475 n_ref_event=0 n_req=2847 n_rd=2833 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.0271
n_activity=12156 dram_eff=0.2343
bk0: 180a 103956i bk1: 176a 104272i bk2: 191a 104248i bk3: 195a 104195i bk4: 171a 104381i bk5: 187a 103979i bk6: 138a 104174i bk7: 145a 103935i bk8: 160a 104599i bk9: 169a 104128i bk10: 181a 104288i bk11: 199a 104054i bk12: 194a 104087i bk13: 180a 104320i bk14: 193a 103982i bk15: 174a 104461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827538
Row_Buffer_Locality_read = 0.831627
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.998176
Bank_Level_Parallism_Col = 1.488604
Bank_Level_Parallism_Ready = 1.074438
write_to_read_ratio_blp_rw_average = 0.034758
GrpLevelPara = 1.419932 

BW Util details:
bwutil = 0.027096 
total_CMD = 105109 
util_bw = 2848 
Wasted_Col = 4066 
Wasted_Row = 1860 
Idle = 96335 

BW Util Bottlenecks: 
RCDc_limit = 4924 
RCDWRc_limit = 115 
WTRc_limit = 10 
RTWc_limit = 172 
CCDLc_limit = 627 
rwq = 0 
CCDLc_limit_alone = 624 
WTRc_limit_alone = 8 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 105109 
n_nop = 101407 
Read = 2833 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 491 
n_pre = 475 
n_ref = 0 
n_req = 2847 
total_req = 2848 

Dual Bus Interface Util: 
issued_total_row = 966 
issued_total_col = 2848 
Row_Bus_Util =  0.009190 
CoL_Bus_Util = 0.027096 
Either_Row_CoL_Bus_Util = 0.035221 
Issued_on_Two_Bus_Simul_Util = 0.001066 
issued_two_Eff = 0.030254 
queue_avg = 0.126583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.126583
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101351 n_act=517 n_pre=501 n_ref_event=0 n_req=2870 n_rd=2852 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02731
n_activity=12270 dram_eff=0.234
bk0: 176a 104521i bk1: 186a 104328i bk2: 182a 104200i bk3: 181a 104223i bk4: 182a 104168i bk5: 169a 104274i bk6: 152a 103993i bk7: 146a 104013i bk8: 169a 103716i bk9: 191a 103855i bk10: 190a 104160i bk11: 178a 103976i bk12: 182a 104319i bk13: 190a 104088i bk14: 196a 104005i bk15: 182a 104204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819861
Row_Buffer_Locality_read = 0.824334
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.071269
Bank_Level_Parallism_Col = 1.508408
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.040296
GrpLevelPara = 1.427255 

BW Util details:
bwutil = 0.027315 
total_CMD = 105109 
util_bw = 2871 
Wasted_Col = 4163 
Wasted_Row = 1932 
Idle = 96143 

BW Util Bottlenecks: 
RCDc_limit = 5087 
RCDWRc_limit = 135 
WTRc_limit = 32 
RTWc_limit = 234 
CCDLc_limit = 698 
rwq = 0 
CCDLc_limit_alone = 685 
WTRc_limit_alone = 32 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 105109 
n_nop = 101351 
Read = 2852 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 2870 
total_req = 2871 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 2871 
Row_Bus_Util =  0.009685 
CoL_Bus_Util = 0.027315 
Either_Row_CoL_Bus_Util = 0.035753 
Issued_on_Two_Bus_Simul_Util = 0.001246 
issued_two_Eff = 0.034859 
queue_avg = 0.087490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0874901
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101283 n_act=536 n_pre=520 n_ref_event=0 n_req=2879 n_rd=2856 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.02746
n_activity=12639 dram_eff=0.2283
bk0: 193a 103814i bk1: 175a 104155i bk2: 188a 104276i bk3: 186a 104264i bk4: 181a 104183i bk5: 184a 103834i bk6: 146a 104225i bk7: 131a 104295i bk8: 157a 104511i bk9: 193a 103556i bk10: 192a 103836i bk11: 183a 104196i bk12: 183a 104394i bk13: 198a 103772i bk14: 178a 104298i bk15: 188a 103935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813824
Row_Buffer_Locality_read = 0.819678
Row_Buffer_Locality_write = 0.086957
Bank_Level_Parallism = 2.093373
Bank_Level_Parallism_Col = 1.526361
Bank_Level_Parallism_Ready = 1.082814
write_to_read_ratio_blp_rw_average = 0.046029
GrpLevelPara = 1.420196 

BW Util details:
bwutil = 0.027457 
total_CMD = 105109 
util_bw = 2886 
Wasted_Col = 4270 
Wasted_Row = 1958 
Idle = 95995 

BW Util Bottlenecks: 
RCDc_limit = 5200 
RCDWRc_limit = 179 
WTRc_limit = 75 
RTWc_limit = 242 
CCDLc_limit = 732 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 71 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 105109 
n_nop = 101283 
Read = 2856 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 536 
n_pre = 520 
n_ref = 0 
n_req = 2879 
total_req = 2886 

Dual Bus Interface Util: 
issued_total_row = 1056 
issued_total_col = 2886 
Row_Bus_Util =  0.010047 
CoL_Bus_Util = 0.027457 
Either_Row_CoL_Bus_Util = 0.036400 
Issued_on_Two_Bus_Simul_Util = 0.001104 
issued_two_Eff = 0.030319 
queue_avg = 0.120389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.120389
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101389 n_act=488 n_pre=472 n_ref_event=0 n_req=2886 n_rd=2861 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.0275
n_activity=11943 dram_eff=0.242
bk0: 186a 104310i bk1: 195a 104045i bk2: 184a 104135i bk3: 188a 104271i bk4: 171a 104566i bk5: 173a 104335i bk6: 131a 104388i bk7: 144a 103940i bk8: 162a 104398i bk9: 179a 104018i bk10: 197a 103798i bk11: 192a 104046i bk12: 167a 104496i bk13: 198a 103765i bk14: 186a 104422i bk15: 208a 103611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830908
Row_Buffer_Locality_read = 0.836421
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 2.105471
Bank_Level_Parallism_Col = 1.545266
Bank_Level_Parallism_Ready = 1.091349
write_to_read_ratio_blp_rw_average = 0.074393
GrpLevelPara = 1.446598 

BW Util details:
bwutil = 0.027495 
total_CMD = 105109 
util_bw = 2890 
Wasted_Col = 4047 
Wasted_Row = 1653 
Idle = 96519 

BW Util Bottlenecks: 
RCDc_limit = 4733 
RCDWRc_limit = 161 
WTRc_limit = 65 
RTWc_limit = 599 
CCDLc_limit = 678 
rwq = 0 
CCDLc_limit_alone = 655 
WTRc_limit_alone = 62 
RTWc_limit_alone = 579 

Commands details: 
total_CMD = 105109 
n_nop = 101389 
Read = 2861 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 488 
n_pre = 472 
n_ref = 0 
n_req = 2886 
total_req = 2890 

Dual Bus Interface Util: 
issued_total_row = 960 
issued_total_col = 2890 
Row_Bus_Util =  0.009133 
CoL_Bus_Util = 0.027495 
Either_Row_CoL_Bus_Util = 0.035392 
Issued_on_Two_Bus_Simul_Util = 0.001237 
issued_two_Eff = 0.034946 
queue_avg = 0.092418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0924184
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101222 n_act=549 n_pre=533 n_ref_event=0 n_req=2921 n_rd=2900 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.02783
n_activity=12746 dram_eff=0.2295
bk0: 188a 104152i bk1: 192a 104205i bk2: 198a 104080i bk3: 192a 104070i bk4: 179a 104030i bk5: 180a 104131i bk6: 136a 104205i bk7: 134a 104242i bk8: 183a 104140i bk9: 183a 103841i bk10: 183a 104149i bk11: 194a 103781i bk12: 196a 104059i bk13: 180a 104253i bk14: 184a 104222i bk15: 198a 103857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812051
Row_Buffer_Locality_read = 0.816552
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 2.067677
Bank_Level_Parallism_Col = 1.508171
Bank_Level_Parallism_Ready = 1.074872
write_to_read_ratio_blp_rw_average = 0.034068
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.027828 
total_CMD = 105109 
util_bw = 2925 
Wasted_Col = 4389 
Wasted_Row = 1995 
Idle = 95800 

BW Util Bottlenecks: 
RCDc_limit = 5422 
RCDWRc_limit = 147 
WTRc_limit = 44 
RTWc_limit = 171 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 662 
WTRc_limit_alone = 42 
RTWc_limit_alone = 168 

Commands details: 
total_CMD = 105109 
n_nop = 101222 
Read = 2900 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 2921 
total_req = 2925 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 2925 
Row_Bus_Util =  0.010294 
CoL_Bus_Util = 0.027828 
Either_Row_CoL_Bus_Util = 0.036981 
Issued_on_Two_Bus_Simul_Util = 0.001142 
issued_two_Eff = 0.030872 
queue_avg = 0.126830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.12683
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101369 n_act=506 n_pre=490 n_ref_event=0 n_req=2858 n_rd=2843 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.02722
n_activity=11965 dram_eff=0.2391
bk0: 183a 104099i bk1: 181a 104060i bk2: 184a 104111i bk3: 172a 104294i bk4: 178a 104258i bk5: 176a 104195i bk6: 146a 104233i bk7: 131a 104193i bk8: 185a 104083i bk9: 184a 104225i bk10: 184a 103922i bk11: 200a 103904i bk12: 182a 104280i bk13: 190a 103899i bk14: 189a 104371i bk15: 178a 104410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822953
Row_Buffer_Locality_read = 0.826943
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 2.070250
Bank_Level_Parallism_Col = 1.512433
Bank_Level_Parallism_Ready = 1.088081
write_to_read_ratio_blp_rw_average = 0.029838
GrpLevelPara = 1.438886 

BW Util details:
bwutil = 0.027219 
total_CMD = 105109 
util_bw = 2861 
Wasted_Col = 4000 
Wasted_Row = 1865 
Idle = 96383 

BW Util Bottlenecks: 
RCDc_limit = 4940 
RCDWRc_limit = 115 
WTRc_limit = 55 
RTWc_limit = 171 
CCDLc_limit = 687 
rwq = 0 
CCDLc_limit_alone = 681 
WTRc_limit_alone = 51 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 105109 
n_nop = 101369 
Read = 2843 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 2858 
total_req = 2861 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 2861 
Row_Bus_Util =  0.009476 
CoL_Bus_Util = 0.027219 
Either_Row_CoL_Bus_Util = 0.035582 
Issued_on_Two_Bus_Simul_Util = 0.001113 
issued_two_Eff = 0.031283 
queue_avg = 0.091324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0913242
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101425 n_act=497 n_pre=481 n_ref_event=0 n_req=2808 n_rd=2788 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02674
n_activity=12287 dram_eff=0.2288
bk0: 182a 104152i bk1: 180a 104103i bk2: 181a 104570i bk3: 196a 103581i bk4: 155a 104513i bk5: 165a 104446i bk6: 136a 104133i bk7: 131a 104263i bk8: 180a 104046i bk9: 187a 103898i bk10: 185a 104085i bk11: 190a 104022i bk12: 186a 104025i bk13: 174a 104318i bk14: 185a 104383i bk15: 175a 104337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823006
Row_Buffer_Locality_read = 0.828192
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 1.960408
Bank_Level_Parallism_Col = 1.482876
Bank_Level_Parallism_Ready = 1.078264
write_to_read_ratio_blp_rw_average = 0.036647
GrpLevelPara = 1.409359 

BW Util details:
bwutil = 0.026744 
total_CMD = 105109 
util_bw = 2811 
Wasted_Col = 4177 
Wasted_Row = 2029 
Idle = 96092 

BW Util Bottlenecks: 
RCDc_limit = 4992 
RCDWRc_limit = 156 
WTRc_limit = 66 
RTWc_limit = 176 
CCDLc_limit = 627 
rwq = 0 
CCDLc_limit_alone = 624 
WTRc_limit_alone = 63 
RTWc_limit_alone = 176 

Commands details: 
total_CMD = 105109 
n_nop = 101425 
Read = 2788 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 497 
n_pre = 481 
n_ref = 0 
n_req = 2808 
total_req = 2811 

Dual Bus Interface Util: 
issued_total_row = 978 
issued_total_col = 2811 
Row_Bus_Util =  0.009305 
CoL_Bus_Util = 0.026744 
Either_Row_CoL_Bus_Util = 0.035049 
Issued_on_Two_Bus_Simul_Util = 0.000999 
issued_two_Eff = 0.028502 
queue_avg = 0.118448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.118448
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101405 n_act=485 n_pre=469 n_ref_event=0 n_req=2870 n_rd=2858 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.0273
n_activity=11855 dram_eff=0.2421
bk0: 173a 104423i bk1: 170a 104542i bk2: 190a 103988i bk3: 198a 104003i bk4: 192a 103945i bk5: 171a 104468i bk6: 146a 103835i bk7: 130a 104417i bk8: 186a 103889i bk9: 177a 104123i bk10: 185a 104055i bk11: 188a 104373i bk12: 194a 104048i bk13: 179a 104335i bk14: 192a 104349i bk15: 187a 104357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831010
Row_Buffer_Locality_read = 0.834150
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.067724
Bank_Level_Parallism_Col = 1.504256
Bank_Level_Parallism_Ready = 1.084321
write_to_read_ratio_blp_rw_average = 0.019708
GrpLevelPara = 1.414642 

BW Util details:
bwutil = 0.027305 
total_CMD = 105109 
util_bw = 2870 
Wasted_Col = 3776 
Wasted_Row = 1800 
Idle = 96663 

BW Util Bottlenecks: 
RCDc_limit = 4817 
RCDWRc_limit = 94 
WTRc_limit = 13 
RTWc_limit = 61 
CCDLc_limit = 660 
rwq = 0 
CCDLc_limit_alone = 658 
WTRc_limit_alone = 13 
RTWc_limit_alone = 59 

Commands details: 
total_CMD = 105109 
n_nop = 101405 
Read = 2858 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 485 
n_pre = 469 
n_ref = 0 
n_req = 2870 
total_req = 2870 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 2870 
Row_Bus_Util =  0.009076 
CoL_Bus_Util = 0.027305 
Either_Row_CoL_Bus_Util = 0.035240 
Issued_on_Two_Bus_Simul_Util = 0.001142 
issued_two_Eff = 0.032397 
queue_avg = 0.085644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0856444
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101504 n_act=464 n_pre=448 n_ref_event=0 n_req=2798 n_rd=2785 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02666
n_activity=11452 dram_eff=0.2447
bk0: 183a 103969i bk1: 176a 104406i bk2: 179a 104269i bk3: 185a 104377i bk4: 172a 104201i bk5: 166a 104437i bk6: 143a 103825i bk7: 121a 104563i bk8: 179a 104312i bk9: 177a 104193i bk10: 162a 104594i bk11: 191a 103963i bk12: 197a 103889i bk13: 177a 104399i bk14: 199a 103942i bk15: 178a 104367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834167
Row_Buffer_Locality_read = 0.837702
Row_Buffer_Locality_write = 0.076923
Bank_Level_Parallism = 2.013635
Bank_Level_Parallism_Col = 1.508560
Bank_Level_Parallism_Ready = 1.085653
write_to_read_ratio_blp_rw_average = 0.024632
GrpLevelPara = 1.433014 

BW Util details:
bwutil = 0.026658 
total_CMD = 105109 
util_bw = 2802 
Wasted_Col = 3751 
Wasted_Row = 1808 
Idle = 96748 

BW Util Bottlenecks: 
RCDc_limit = 4613 
RCDWRc_limit = 104 
WTRc_limit = 40 
RTWc_limit = 114 
CCDLc_limit = 608 
rwq = 0 
CCDLc_limit_alone = 605 
WTRc_limit_alone = 40 
RTWc_limit_alone = 111 

Commands details: 
total_CMD = 105109 
n_nop = 101504 
Read = 2785 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 464 
n_pre = 448 
n_ref = 0 
n_req = 2798 
total_req = 2802 

Dual Bus Interface Util: 
issued_total_row = 912 
issued_total_col = 2802 
Row_Bus_Util =  0.008677 
CoL_Bus_Util = 0.026658 
Either_Row_CoL_Bus_Util = 0.034298 
Issued_on_Two_Bus_Simul_Util = 0.001037 
issued_two_Eff = 0.030236 
queue_avg = 0.114633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.114633
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101305 n_act=528 n_pre=512 n_ref_event=0 n_req=2899 n_rd=2874 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02762
n_activity=12258 dram_eff=0.2368
bk0: 173a 104311i bk1: 181a 104290i bk2: 181a 104417i bk3: 185a 104024i bk4: 177a 104286i bk5: 186a 104209i bk6: 135a 104159i bk7: 138a 104157i bk8: 196a 103989i bk9: 179a 104080i bk10: 186a 103981i bk11: 185a 104141i bk12: 193a 103970i bk13: 186a 104254i bk14: 197a 103713i bk15: 196a 103726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817868
Row_Buffer_Locality_read = 0.824983
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.104468
Bank_Level_Parallism_Col = 1.501150
Bank_Level_Parallism_Ready = 1.081640
write_to_read_ratio_blp_rw_average = 0.049466
GrpLevelPara = 1.417481 

BW Util details:
bwutil = 0.027619 
total_CMD = 105109 
util_bw = 2903 
Wasted_Col = 4246 
Wasted_Row = 1849 
Idle = 96111 

BW Util Bottlenecks: 
RCDc_limit = 5093 
RCDWRc_limit = 214 
WTRc_limit = 88 
RTWc_limit = 241 
CCDLc_limit = 748 
rwq = 0 
CCDLc_limit_alone = 738 
WTRc_limit_alone = 85 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 105109 
n_nop = 101305 
Read = 2874 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 2899 
total_req = 2903 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 2903 
Row_Bus_Util =  0.009894 
CoL_Bus_Util = 0.027619 
Either_Row_CoL_Bus_Util = 0.036191 
Issued_on_Two_Bus_Simul_Util = 0.001322 
issued_two_Eff = 0.036540 
queue_avg = 0.098602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0986024
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101238 n_act=549 n_pre=533 n_ref_event=0 n_req=2910 n_rd=2887 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.0277
n_activity=12766 dram_eff=0.2281
bk0: 183a 103980i bk1: 182a 104321i bk2: 202a 103540i bk3: 175a 104214i bk4: 181a 104103i bk5: 178a 104148i bk6: 131a 104222i bk7: 125a 104439i bk8: 186a 103811i bk9: 186a 104050i bk10: 192a 104179i bk11: 194a 103966i bk12: 195a 104025i bk13: 185a 104102i bk14: 202a 104005i bk15: 190a 104028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811340
Row_Buffer_Locality_read = 0.817458
Row_Buffer_Locality_write = 0.043478
Bank_Level_Parallism = 2.138585
Bank_Level_Parallism_Col = 1.535926
Bank_Level_Parallism_Ready = 1.084821
write_to_read_ratio_blp_rw_average = 0.040721
GrpLevelPara = 1.434437 

BW Util details:
bwutil = 0.027705 
total_CMD = 105109 
util_bw = 2912 
Wasted_Col = 4215 
Wasted_Row = 2001 
Idle = 95981 

BW Util Bottlenecks: 
RCDc_limit = 5305 
RCDWRc_limit = 188 
WTRc_limit = 22 
RTWc_limit = 187 
CCDLc_limit = 695 
rwq = 0 
CCDLc_limit_alone = 685 
WTRc_limit_alone = 21 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 105109 
n_nop = 101238 
Read = 2887 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 2910 
total_req = 2912 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 2912 
Row_Bus_Util =  0.010294 
CoL_Bus_Util = 0.027705 
Either_Row_CoL_Bus_Util = 0.036828 
Issued_on_Two_Bus_Simul_Util = 0.001170 
issued_two_Eff = 0.031775 
queue_avg = 0.119295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.119295
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101292 n_act=542 n_pre=526 n_ref_event=0 n_req=2879 n_rd=2864 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02743
n_activity=12633 dram_eff=0.2282
bk0: 186a 104252i bk1: 177a 104240i bk2: 201a 103631i bk3: 186a 103988i bk4: 184a 104069i bk5: 171a 104121i bk6: 139a 104173i bk7: 128a 104476i bk8: 171a 104474i bk9: 185a 103914i bk10: 202a 103748i bk11: 197a 103863i bk12: 177a 104209i bk13: 193a 103948i bk14: 182a 104057i bk15: 185a 104290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811740
Row_Buffer_Locality_read = 0.815992
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.066846
Bank_Level_Parallism_Col = 1.508390
Bank_Level_Parallism_Ready = 1.088796
write_to_read_ratio_blp_rw_average = 0.040979
GrpLevelPara = 1.415245 

BW Util details:
bwutil = 0.027429 
total_CMD = 105109 
util_bw = 2883 
Wasted_Col = 4363 
Wasted_Row = 2029 
Idle = 95834 

BW Util Bottlenecks: 
RCDc_limit = 5341 
RCDWRc_limit = 126 
WTRc_limit = 24 
RTWc_limit = 210 
CCDLc_limit = 692 
rwq = 0 
CCDLc_limit_alone = 684 
WTRc_limit_alone = 24 
RTWc_limit_alone = 202 

Commands details: 
total_CMD = 105109 
n_nop = 101292 
Read = 2864 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 2879 
total_req = 2883 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 2883 
Row_Bus_Util =  0.010161 
CoL_Bus_Util = 0.027429 
Either_Row_CoL_Bus_Util = 0.036315 
Issued_on_Two_Bus_Simul_Util = 0.001275 
issued_two_Eff = 0.035106 
queue_avg = 0.103283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.103283
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101364 n_act=505 n_pre=489 n_ref_event=0 n_req=2848 n_rd=2837 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.02711
n_activity=12374 dram_eff=0.2302
bk0: 172a 104366i bk1: 178a 104185i bk2: 183a 104405i bk3: 184a 104336i bk4: 193a 103945i bk5: 197a 103647i bk6: 135a 104083i bk7: 127a 104269i bk8: 177a 104333i bk9: 182a 104168i bk10: 185a 104014i bk11: 189a 103989i bk12: 192a 103981i bk13: 184a 104231i bk14: 176a 104451i bk15: 183a 104110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822683
Row_Buffer_Locality_read = 0.825872
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.019549
Bank_Level_Parallism_Col = 1.518552
Bank_Level_Parallism_Ready = 1.080379
write_to_read_ratio_blp_rw_average = 0.019599
GrpLevelPara = 1.429982 

BW Util details:
bwutil = 0.027105 
total_CMD = 105109 
util_bw = 2849 
Wasted_Col = 4042 
Wasted_Row = 2061 
Idle = 96157 

BW Util Bottlenecks: 
RCDc_limit = 5046 
RCDWRc_limit = 96 
WTRc_limit = 10 
RTWc_limit = 96 
CCDLc_limit = 674 
rwq = 0 
CCDLc_limit_alone = 673 
WTRc_limit_alone = 10 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 105109 
n_nop = 101364 
Read = 2837 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 505 
n_pre = 489 
n_ref = 0 
n_req = 2848 
total_req = 2849 

Dual Bus Interface Util: 
issued_total_row = 994 
issued_total_col = 2849 
Row_Bus_Util =  0.009457 
CoL_Bus_Util = 0.027105 
Either_Row_CoL_Bus_Util = 0.035630 
Issued_on_Two_Bus_Simul_Util = 0.000932 
issued_two_Eff = 0.026168 
queue_avg = 0.126383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.126383
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101309 n_act=534 n_pre=518 n_ref_event=0 n_req=2879 n_rd=2857 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.02742
n_activity=12225 dram_eff=0.2357
bk0: 181a 104143i bk1: 194a 103954i bk2: 171a 104431i bk3: 201a 104006i bk4: 171a 104444i bk5: 169a 104531i bk6: 132a 104276i bk7: 132a 104346i bk8: 171a 103999i bk9: 196a 103852i bk10: 202a 103764i bk11: 199a 103650i bk12: 167a 104229i bk13: 190a 103923i bk14: 199a 103902i bk15: 182a 104349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814519
Row_Buffer_Locality_read = 0.819391
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 2.088771
Bank_Level_Parallism_Col = 1.518390
Bank_Level_Parallism_Ready = 1.097502
write_to_read_ratio_blp_rw_average = 0.036271
GrpLevelPara = 1.426367 

BW Util details:
bwutil = 0.027419 
total_CMD = 105109 
util_bw = 2882 
Wasted_Col = 4254 
Wasted_Row = 1876 
Idle = 96097 

BW Util Bottlenecks: 
RCDc_limit = 5235 
RCDWRc_limit = 148 
WTRc_limit = 64 
RTWc_limit = 227 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 63 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 105109 
n_nop = 101309 
Read = 2857 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 534 
n_pre = 518 
n_ref = 0 
n_req = 2879 
total_req = 2882 

Dual Bus Interface Util: 
issued_total_row = 1052 
issued_total_col = 2882 
Row_Bus_Util =  0.010009 
CoL_Bus_Util = 0.027419 
Either_Row_CoL_Bus_Util = 0.036153 
Issued_on_Two_Bus_Simul_Util = 0.001275 
issued_two_Eff = 0.035263 
queue_avg = 0.094388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0943877
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101236 n_act=539 n_pre=523 n_ref_event=0 n_req=2924 n_rd=2899 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02788
n_activity=12279 dram_eff=0.2386
bk0: 176a 104111i bk1: 176a 104258i bk2: 180a 104492i bk3: 185a 103785i bk4: 175a 104182i bk5: 192a 103788i bk6: 144a 104087i bk7: 138a 104133i bk8: 188a 104118i bk9: 166a 104498i bk10: 206a 103528i bk11: 211a 103933i bk12: 184a 104063i bk13: 189a 104030i bk14: 197a 103688i bk15: 192a 104344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815663
Row_Buffer_Locality_read = 0.821663
Row_Buffer_Locality_write = 0.120000
Bank_Level_Parallism = 2.167145
Bank_Level_Parallism_Col = 1.545919
Bank_Level_Parallism_Ready = 1.070648
write_to_read_ratio_blp_rw_average = 0.072025
GrpLevelPara = 1.467566 

BW Util details:
bwutil = 0.027876 
total_CMD = 105109 
util_bw = 2930 
Wasted_Col = 4309 
Wasted_Row = 1819 
Idle = 96051 

BW Util Bottlenecks: 
RCDc_limit = 5240 
RCDWRc_limit = 183 
WTRc_limit = 55 
RTWc_limit = 446 
CCDLc_limit = 683 
rwq = 0 
CCDLc_limit_alone = 669 
WTRc_limit_alone = 55 
RTWc_limit_alone = 432 

Commands details: 
total_CMD = 105109 
n_nop = 101236 
Read = 2899 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 2924 
total_req = 2930 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 2930 
Row_Bus_Util =  0.010104 
CoL_Bus_Util = 0.027876 
Either_Row_CoL_Bus_Util = 0.036847 
Issued_on_Two_Bus_Simul_Util = 0.001132 
issued_two_Eff = 0.030726 
queue_avg = 0.148322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.148322
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101312 n_act=522 n_pre=506 n_ref_event=0 n_req=2918 n_rd=2899 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02779
n_activity=12492 dram_eff=0.2338
bk0: 186a 104055i bk1: 181a 104393i bk2: 203a 103962i bk3: 196a 104024i bk4: 183a 104243i bk5: 172a 104269i bk6: 127a 104435i bk7: 133a 104429i bk8: 184a 103588i bk9: 175a 104137i bk10: 185a 104328i bk11: 203a 103663i bk12: 190a 103977i bk13: 211a 103758i bk14: 178a 104498i bk15: 192a 104076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821110
Row_Buffer_Locality_read = 0.825802
Row_Buffer_Locality_write = 0.105263
Bank_Level_Parallism = 2.098183
Bank_Level_Parallism_Col = 1.501226
Bank_Level_Parallism_Ready = 1.084902
write_to_read_ratio_blp_rw_average = 0.042346
GrpLevelPara = 1.409320 

BW Util details:
bwutil = 0.027790 
total_CMD = 105109 
util_bw = 2921 
Wasted_Col = 4212 
Wasted_Row = 1840 
Idle = 96136 

BW Util Bottlenecks: 
RCDc_limit = 5119 
RCDWRc_limit = 146 
WTRc_limit = 29 
RTWc_limit = 239 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 29 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 105109 
n_nop = 101312 
Read = 2899 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 2918 
total_req = 2921 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 2921 
Row_Bus_Util =  0.009780 
CoL_Bus_Util = 0.027790 
Either_Row_CoL_Bus_Util = 0.036124 
Issued_on_Two_Bus_Simul_Util = 0.001446 
issued_two_Eff = 0.040032 
queue_avg = 0.103730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10373
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101501 n_act=463 n_pre=447 n_ref_event=0 n_req=2804 n_rd=2791 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02668
n_activity=11730 dram_eff=0.239
bk0: 189a 103898i bk1: 172a 104405i bk2: 178a 104351i bk3: 179a 104644i bk4: 172a 104566i bk5: 172a 104141i bk6: 138a 104114i bk7: 139a 104273i bk8: 176a 104280i bk9: 179a 104206i bk10: 178a 104164i bk11: 188a 104071i bk12: 185a 104057i bk13: 187a 104186i bk14: 186a 104248i bk15: 173a 104425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834879
Row_Buffer_Locality_read = 0.838409
Row_Buffer_Locality_write = 0.076923
Bank_Level_Parallism = 1.966548
Bank_Level_Parallism_Col = 1.484947
Bank_Level_Parallism_Ready = 1.070613
write_to_read_ratio_blp_rw_average = 0.018984
GrpLevelPara = 1.426133 

BW Util details:
bwutil = 0.026677 
total_CMD = 105109 
util_bw = 2804 
Wasted_Col = 3832 
Wasted_Row = 1764 
Idle = 96709 

BW Util Bottlenecks: 
RCDc_limit = 4643 
RCDWRc_limit = 101 
WTRc_limit = 25 
RTWc_limit = 82 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 599 
WTRc_limit_alone = 25 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 105109 
n_nop = 101501 
Read = 2791 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 463 
n_pre = 447 
n_ref = 0 
n_req = 2804 
total_req = 2804 

Dual Bus Interface Util: 
issued_total_row = 910 
issued_total_col = 2804 
Row_Bus_Util =  0.008658 
CoL_Bus_Util = 0.026677 
Either_Row_CoL_Bus_Util = 0.034326 
Issued_on_Two_Bus_Simul_Util = 0.001008 
issued_two_Eff = 0.029379 
queue_avg = 0.119010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.11901
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101367 n_act=507 n_pre=491 n_ref_event=0 n_req=2853 n_rd=2831 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02716
n_activity=12545 dram_eff=0.2276
bk0: 173a 104366i bk1: 191a 104096i bk2: 177a 104077i bk3: 198a 104069i bk4: 190a 104282i bk5: 165a 104254i bk6: 127a 104212i bk7: 132a 104266i bk8: 168a 104277i bk9: 177a 104179i bk10: 189a 103973i bk11: 200a 103903i bk12: 195a 103903i bk13: 181a 104321i bk14: 186a 104172i bk15: 182a 104246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822292
Row_Buffer_Locality_read = 0.827269
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 2.037926
Bank_Level_Parallism_Col = 1.498956
Bank_Level_Parallism_Ready = 1.085464
write_to_read_ratio_blp_rw_average = 0.030902
GrpLevelPara = 1.417214 

BW Util details:
bwutil = 0.027162 
total_CMD = 105109 
util_bw = 2855 
Wasted_Col = 4043 
Wasted_Row = 1935 
Idle = 96276 

BW Util Bottlenecks: 
RCDc_limit = 4972 
RCDWRc_limit = 158 
WTRc_limit = 13 
RTWc_limit = 118 
CCDLc_limit = 702 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 13 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 105109 
n_nop = 101367 
Read = 2831 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 507 
n_pre = 491 
n_ref = 0 
n_req = 2853 
total_req = 2855 

Dual Bus Interface Util: 
issued_total_row = 998 
issued_total_col = 2855 
Row_Bus_Util =  0.009495 
CoL_Bus_Util = 0.027162 
Either_Row_CoL_Bus_Util = 0.035601 
Issued_on_Two_Bus_Simul_Util = 0.001056 
issued_two_Eff = 0.029663 
queue_avg = 0.091686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0916858
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=105109 n_nop=101359 n_act=493 n_pre=477 n_ref_event=0 n_req=2879 n_rd=2858 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02745
n_activity=12239 dram_eff=0.2357
bk0: 191a 104336i bk1: 179a 104206i bk2: 180a 104436i bk3: 187a 103902i bk4: 183a 104435i bk5: 177a 104295i bk6: 135a 104186i bk7: 120a 104705i bk8: 176a 104080i bk9: 179a 103947i bk10: 188a 104221i bk11: 201a 103841i bk12: 187a 104031i bk13: 185a 104051i bk14: 199a 104283i bk15: 191a 104009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828760
Row_Buffer_Locality_read = 0.833800
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.992216
Bank_Level_Parallism_Col = 1.498208
Bank_Level_Parallism_Ready = 1.075217
write_to_read_ratio_blp_rw_average = 0.038917
GrpLevelPara = 1.414004 

BW Util details:
bwutil = 0.027448 
total_CMD = 105109 
util_bw = 2885 
Wasted_Col = 4017 
Wasted_Row = 1962 
Idle = 96245 

BW Util Bottlenecks: 
RCDc_limit = 4850 
RCDWRc_limit = 154 
WTRc_limit = 33 
RTWc_limit = 153 
CCDLc_limit = 687 
rwq = 0 
CCDLc_limit_alone = 679 
WTRc_limit_alone = 32 
RTWc_limit_alone = 146 

Commands details: 
total_CMD = 105109 
n_nop = 101359 
Read = 2858 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 493 
n_pre = 477 
n_ref = 0 
n_req = 2879 
total_req = 2885 

Dual Bus Interface Util: 
issued_total_row = 970 
issued_total_col = 2885 
Row_Bus_Util =  0.009229 
CoL_Bus_Util = 0.027448 
Either_Row_CoL_Bus_Util = 0.035677 
Issued_on_Two_Bus_Simul_Util = 0.000999 
issued_two_Eff = 0.028000 
queue_avg = 0.128933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.128933

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8776, Miss = 1645, Miss_rate = 0.187, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 8779, Miss = 1599, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 8725, Miss = 1587, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 8749, Miss = 1636, Miss_rate = 0.187, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 8712, Miss = 1706, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8792, Miss = 1626, Miss_rate = 0.185, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 8809, Miss = 1672, Miss_rate = 0.190, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 8955, Miss = 1711, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 8901, Miss = 1666, Miss_rate = 0.187, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 8878, Miss = 1598, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 8700, Miss = 1648, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 29330, Miss = 1624, Miss_rate = 0.055, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 8677, Miss = 1581, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 8837, Miss = 1706, Miss_rate = 0.193, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 8881, Miss = 1718, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 8901, Miss = 1654, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 8595, Miss = 1547, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 8729, Miss = 1614, Miss_rate = 0.185, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[18]: Access = 8996, Miss = 1647, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 8755, Miss = 1640, Miss_rate = 0.187, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 8779, Miss = 1616, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 8792, Miss = 1673, Miss_rate = 0.190, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 8734, Miss = 1617, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8825, Miss = 1678, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 8785, Miss = 1688, Miss_rate = 0.192, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 8905, Miss = 1602, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 8674, Miss = 1524, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 8748, Miss = 1691, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 8799, Miss = 1639, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 8702, Miss = 1585, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 8827, Miss = 1626, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 8837, Miss = 1646, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[32]: Access = 8757, Miss = 1671, Miss_rate = 0.191, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[33]: Access = 8869, Miss = 1630, Miss_rate = 0.184, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[34]: Access = 8771, Miss = 1694, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[35]: Access = 8805, Miss = 1620, Miss_rate = 0.184, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[36]: Access = 8797, Miss = 1631, Miss_rate = 0.185, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[37]: Access = 8702, Miss = 1625, Miss_rate = 0.187, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[38]: Access = 8744, Miss = 1585, Miss_rate = 0.181, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[39]: Access = 8677, Miss = 1586, Miss_rate = 0.183, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[40]: Access = 8808, Miss = 1590, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[41]: Access = 8714, Miss = 1662, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[42]: Access = 8727, Miss = 1558, Miss_rate = 0.179, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[43]: Access = 8763, Miss = 1585, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8786, Miss = 1711, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[45]: Access = 8660, Miss = 1617, Miss_rate = 0.187, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 8860, Miss = 1660, Miss_rate = 0.187, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[47]: Access = 8629, Miss = 1644, Miss_rate = 0.191, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[48]: Access = 8705, Miss = 1666, Miss_rate = 0.191, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[49]: Access = 8665, Miss = 1624, Miss_rate = 0.187, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[50]: Access = 8598, Miss = 1570, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[51]: Access = 8771, Miss = 1627, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 9037, Miss = 1710, Miss_rate = 0.189, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[53]: Access = 8822, Miss = 1619, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[54]: Access = 8898, Miss = 1602, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 8950, Miss = 1717, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[56]: Access = 8785, Miss = 1665, Miss_rate = 0.190, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[57]: Access = 8788, Miss = 1676, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[58]: Access = 8686, Miss = 1565, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[59]: Access = 8630, Miss = 1632, Miss_rate = 0.189, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[60]: Access = 8701, Miss = 1612, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[61]: Access = 8600, Miss = 1638, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[62]: Access = 8763, Miss = 1674, Miss_rate = 0.191, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[63]: Access = 8708, Miss = 1593, Miss_rate = 0.183, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 582060
L2_total_cache_misses = 104669
L2_total_cache_miss_rate = 0.1798
L2_total_cache_pending_hits = 217
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 341583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 217
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135591
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 433452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148825
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=582060
icnt_total_pkts_simt_to_mem=582060
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 582060
Req_Network_cycles = 139985
Req_Network_injected_packets_per_cycle =       4.1580 
Req_Network_conflicts_per_cycle =      10.9939
Req_Network_conflicts_per_cycle_util =      27.9288
Req_Bank_Level_Parallism =      10.5629
Req_Network_in_buffer_full_per_cycle =       1.2384
Req_Network_in_buffer_avg_util =      36.4479
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0650

Reply_Network_injected_packets_num = 582060
Reply_Network_cycles = 139985
Reply_Network_injected_packets_per_cycle =        4.1580
Reply_Network_conflicts_per_cycle =        8.2625
Reply_Network_conflicts_per_cycle_util =      20.7630
Reply_Bank_Level_Parallism =      10.4488
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3588
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0520
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 16 sec (2596 sec)
gpgpu_simulation_rate = 83650 (inst/sec)
gpgpu_simulation_rate = 53 (cycle/sec)
gpgpu_silicon_slowdown = 21358490x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 28518
gpu_sim_insn = 22547686
gpu_ipc =     790.6475
gpu_tot_sim_cycle = 168503
gpu_tot_sim_insn = 239703508
gpu_tot_ipc =    1422.5474
gpu_tot_issued_cta = 25402
gpu_occupancy = 33.5330% 
gpu_tot_occupancy = 25.0174% 
max_total_param_size = 0
gpu_stall_dramfull = 480317
gpu_stall_icnt2sh    = 13
partiton_level_parallism =      20.1275
partiton_level_parallism_total  =       6.8608
partiton_level_parallism_util =      27.0524
partiton_level_parallism_util_total  =      15.1471
L2_BW  =     729.0998 GB/Sec
L2_BW_total  =     248.5238 GB/Sec
gpu_total_sim_rate=67770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 21946, Miss = 13215, Miss_rate = 0.602, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 21822, Miss = 13169, Miss_rate = 0.603, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[2]: Access = 21763, Miss = 13099, Miss_rate = 0.602, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 21387, Miss = 12939, Miss_rate = 0.605, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 22977, Miss = 13687, Miss_rate = 0.596, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 22294, Miss = 13380, Miss_rate = 0.600, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[6]: Access = 21227, Miss = 12888, Miss_rate = 0.607, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 22241, Miss = 13349, Miss_rate = 0.600, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[8]: Access = 21997, Miss = 13245, Miss_rate = 0.602, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[9]: Access = 22433, Miss = 13466, Miss_rate = 0.600, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[10]: Access = 22480, Miss = 13590, Miss_rate = 0.605, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20363, Miss = 12549, Miss_rate = 0.616, Pending_hits = 2, Reservation_fails = 220
	L1D_cache_core[12]: Access = 23481, Miss = 13992, Miss_rate = 0.596, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[13]: Access = 21554, Miss = 13115, Miss_rate = 0.608, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[14]: Access = 23150, Miss = 13904, Miss_rate = 0.601, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[15]: Access = 21293, Miss = 12991, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[16]: Access = 22527, Miss = 13582, Miss_rate = 0.603, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 21227, Miss = 12922, Miss_rate = 0.609, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 22916, Miss = 13701, Miss_rate = 0.598, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[19]: Access = 23692, Miss = 14125, Miss_rate = 0.596, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[20]: Access = 21929, Miss = 13268, Miss_rate = 0.605, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[21]: Access = 20749, Miss = 12711, Miss_rate = 0.613, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[22]: Access = 20523, Miss = 12599, Miss_rate = 0.614, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[23]: Access = 21180, Miss = 12943, Miss_rate = 0.611, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[24]: Access = 21763, Miss = 13190, Miss_rate = 0.606, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[25]: Access = 21401, Miss = 13025, Miss_rate = 0.609, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[26]: Access = 21854, Miss = 13257, Miss_rate = 0.607, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[27]: Access = 21953, Miss = 13342, Miss_rate = 0.608, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[28]: Access = 22474, Miss = 13576, Miss_rate = 0.604, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[29]: Access = 21790, Miss = 13232, Miss_rate = 0.607, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[30]: Access = 22868, Miss = 13707, Miss_rate = 0.599, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[31]: Access = 21985, Miss = 13327, Miss_rate = 0.606, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[32]: Access = 22875, Miss = 13745, Miss_rate = 0.601, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[33]: Access = 21136, Miss = 12880, Miss_rate = 0.609, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[34]: Access = 20860, Miss = 12737, Miss_rate = 0.611, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[35]: Access = 22851, Miss = 13725, Miss_rate = 0.601, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[36]: Access = 22340, Miss = 13427, Miss_rate = 0.601, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[37]: Access = 20734, Miss = 12763, Miss_rate = 0.616, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[38]: Access = 21959, Miss = 13256, Miss_rate = 0.604, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[39]: Access = 20998, Miss = 12900, Miss_rate = 0.614, Pending_hits = 3, Reservation_fails = 4346
	L1D_cache_core[40]: Access = 21070, Miss = 12874, Miss_rate = 0.611, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[41]: Access = 23357, Miss = 13939, Miss_rate = 0.597, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[42]: Access = 20844, Miss = 12780, Miss_rate = 0.613, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[43]: Access = 23054, Miss = 13785, Miss_rate = 0.598, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[44]: Access = 21630, Miss = 13165, Miss_rate = 0.609, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[45]: Access = 21885, Miss = 13243, Miss_rate = 0.605, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[46]: Access = 23034, Miss = 13768, Miss_rate = 0.598, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[47]: Access = 21113, Miss = 12933, Miss_rate = 0.613, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[48]: Access = 23257, Miss = 13870, Miss_rate = 0.596, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[49]: Access = 21889, Miss = 13232, Miss_rate = 0.605, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[50]: Access = 21426, Miss = 13048, Miss_rate = 0.609, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[51]: Access = 21753, Miss = 13200, Miss_rate = 0.607, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[52]: Access = 21583, Miss = 13109, Miss_rate = 0.607, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[53]: Access = 22831, Miss = 13679, Miss_rate = 0.599, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[54]: Access = 21901, Miss = 13274, Miss_rate = 0.606, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[55]: Access = 23478, Miss = 14016, Miss_rate = 0.597, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[56]: Access = 23436, Miss = 14036, Miss_rate = 0.599, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[57]: Access = 21355, Miss = 13073, Miss_rate = 0.612, Pending_hits = 7, Reservation_fails = 49058
	L1D_cache_core[58]: Access = 22222, Miss = 13476, Miss_rate = 0.606, Pending_hits = 4, Reservation_fails = 60908
	L1D_cache_core[59]: Access = 22021, Miss = 13379, Miss_rate = 0.608, Pending_hits = 2, Reservation_fails = 66987
	L1D_cache_core[60]: Access = 22051, Miss = 13387, Miss_rate = 0.607, Pending_hits = 9, Reservation_fails = 26907
	L1D_cache_core[61]: Access = 25948, Miss = 15104, Miss_rate = 0.582, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[62]: Access = 26207, Miss = 15297, Miss_rate = 0.584, Pending_hits = 12, Reservation_fails = 116
	L1D_cache_core[63]: Access = 26822, Miss = 15575, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[64]: Access = 26991, Miss = 15673, Miss_rate = 0.581, Pending_hits = 16, Reservation_fails = 492
	L1D_cache_core[65]: Access = 21618, Miss = 13059, Miss_rate = 0.604, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[66]: Access = 22719, Miss = 13600, Miss_rate = 0.599, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[67]: Access = 20393, Miss = 12478, Miss_rate = 0.612, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[68]: Access = 23873, Miss = 14158, Miss_rate = 0.593, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[69]: Access = 21011, Miss = 12812, Miss_rate = 0.610, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[70]: Access = 21560, Miss = 12958, Miss_rate = 0.601, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[71]: Access = 20959, Miss = 12718, Miss_rate = 0.607, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[72]: Access = 22742, Miss = 13650, Miss_rate = 0.600, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[73]: Access = 21302, Miss = 12933, Miss_rate = 0.607, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[74]: Access = 21261, Miss = 12916, Miss_rate = 0.607, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[75]: Access = 21754, Miss = 13127, Miss_rate = 0.603, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[76]: Access = 21572, Miss = 13039, Miss_rate = 0.604, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[77]: Access = 22501, Miss = 13517, Miss_rate = 0.601, Pending_hits = 17, Reservation_fails = 0
	L1D_cache_core[78]: Access = 22072, Miss = 13268, Miss_rate = 0.601, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[79]: Access = 22537, Miss = 13511, Miss_rate = 0.600, Pending_hits = 10, Reservation_fails = 0
	L1D_total_cache_accesses = 1776024
	L1D_total_cache_misses = 1071177
	L1D_total_cache_miss_rate = 0.6031
	L1D_total_cache_pending_hits = 568
	L1D_total_cache_reservation_fails = 209034
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 619454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 367002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 354856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 513
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 344896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1342338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434199

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 348
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 208686
ctas_completed 25402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
671, 744, 525, 660, 514, 525, 536, 525, 774, 536, 525, 681, 514, 639, 525, 650, 165, 331, 342, 165, 310, 176, 425, 154, 446, 415, 321, 300, 320, 321, 331, 154, 367, 285, 76, 98, 232, 87, 76, 242, 87, 253, 285, 222, 295, 87, 87, 243, 
gpgpu_n_tot_thrd_icount = 362855808
gpgpu_n_tot_w_icount = 11339244
gpgpu_n_stall_shd_mem = 49879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721858
gpgpu_n_mem_write_global = 434199
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13991376
gpgpu_n_store_insn = 498683
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79035392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 49683
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6322330	W0_Idle:45189837	W0_Scoreboard:101962441	W1:2562847	W2:777956	W3:191708	W4:44506	W5:8303	W6:1101	W7:443	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752380
single_issue_nums: WS0:2838107	WS1:2828438	WS2:2842737	WS3:2829962	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774864 {8:721858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17367960 {40:434199,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28874320 {40:721858,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3473592 {8:434199,}
maxmflatency = 12669 
max_icnt2mem_latency = 12494 
maxmrqlatency = 1369 
max_icnt2sh_latency = 577 
averagemflatency = 920 
avg_icnt2mem_latency = 588 
avg_mrq_latency = 102 
avg_icnt2sh_latency = 33 
mrq_lat_table:58713 	26604 	15824 	16205 	19800 	19126 	25548 	37320 	32240 	6074 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	280555 	359885 	292965 	101237 	71311 	39132 	10972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	255737 	212517 	120264 	59890 	213080 	172304 	51406 	24648 	35947 	10264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	447156 	173301 	118063 	84068 	100708 	170332 	45881 	15853 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	55 	20 	14 	21 	12 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6446      6458      6699      6719      6958      6964      7201      7213      5442      7002      5671      5684      5953      5960      6203      6208 
dram[1]:      6474      6496      6727      6741      6995      7007      7215      7244      5450      5466      5675      5678      5934      5968      6199      6200 
dram[2]:      6442      6464      6698      6713      6943      6964      7211      7216      5443      5459      7260      5683      5956     10802      6203      6211 
dram[3]:      6462      6486      6722      6737      6976      6994      7320      7236      5454      5470     15270      5680      5942      5961      6197      6200 
dram[4]:      6440      6454      6707      6718      6944      6960      7207      7232      5439      5455      5675      5687      5940      5953      6203      6215 
dram[5]:      7546      6485      6733      6750      6978      6999      7228      7248      5446      5462      5683      5680      5935      5957      6211      6212 
dram[6]:      6450      6456      6702      6713      6943      6962      7205      7217      5442      5458     11701      5688      5945      5956      7236      6217 
dram[7]:      6469     11314      6731      6746      6982      8093      7224      7241      5446      5462      5679      5682      5932     13153      6211      6205 
dram[8]:      6454      6473      6701      6717      6954      6962      7204      7220      5475     15163      5688      5690      5943      5953      6191      6204 
dram[9]:      6492      6481      6715      6733      6986      6990      7223      7248      5494      5470      5688      5682      5934      5956      7567      6196 
dram[10]:      6442      6478      6694      6721      6952      6978      7205      7217      5474      5459     10631      5687      7052      5956      6193      6207 
dram[11]:      6490      7236      6715      6731      6976      6995      7225      7241      5490      5474      5682      5683      5938      5949      6191      6197 
dram[12]:      6441      6460      6706      6719      6950      6964      7203      7227     11834      5454      5687      5688      5934      5949      6193      6208 
dram[13]:      6480      6494      6727      6739      6963      6988      7240      7248      5485      5463      5682      5686      5936      5943      6204      6205 
dram[14]:      5852      6458      6701      6727      6944      6970      7205      7219      5692      5454     14382      5690      5936      5961      6196      6213 
dram[15]:      6473      6489      6713      6738      6958      6995      7235      7245     11161      5466      8812      5684      5934      5945      6189      6205 
dram[16]:      6433      6458      9412      6699      9240      6972      7208      7233      5595      5466      5682      5690      5942      5959      6192      6200 
dram[17]:      6457      6482      6713      6725      6987      6999      7228      7243      5458      5474      5684      5686      5923      5963      6713      6195 
dram[18]:      6434      6457     10634      6706      6951      6970      7215      7223      5451      5467      5679      5691      5944      5961      6188      6201 
dram[19]:      6461      6476      6711      9100      6996      6995      7224      7232      5462      5478      5683      5686      5926      6779      6195      6192 
dram[20]:      6438      6449      6701      6714      6958      6967      7213      7232      5447      5463      5679      5692      5931      5951      6192      6203 
dram[21]:      6461      6470      6718      6741      6986      6999      7240      7249      5454      5470      5687      5692      5918      5948      6207      6201 
dram[22]:      6433      6453      6697      6710      6950      6964      7213      7240      7302      5466      5682      5694      5935      5957      6192      6203 
dram[23]:      6453      6462      6721      6734      6987      6995      7225      7240      5454      5470      5683     12645      5919      5944      6196      6197 
dram[24]:      6440      6454      6690      6706      6960      6970      7211      7221      5447      5463      5687      5695      5935     16097      6184      6207 
dram[25]:      6474      6489      6819      6727      6991      7003      7231      7243      5462      5478      5687      5688      5927      5951      6187      6192 
dram[26]:      6430      6469      6685      6701      6959      6976      7209      7224      5450      5466      5679      5695      5936      8759      6187      6205 
dram[27]:      9014      6466      6701      6735      6979      7008      7233      7245      5466      5483      5686      5691      5935      5947      6184      6195 
dram[28]:     11191      6460      6689      6719      6954      6970      7219      7229      5443      5459      5683      5696      5927      5940      6262      6208 
dram[29]:      6461      6476      6722      6734      6966      6996      7248      7252      5454      5470      5694      5691      8906      5945      6196      6197 
dram[30]:      6430      6445      6687      6717      6951      6967      7374      7317      5446      5462      5692     13049      6210      5943      6189      6211 
dram[31]:      6465      6484      6718     15964      6970      6983      7237      7256      5458      5474      5694      5695      5926      5939      6192      6197 
average row accesses per activate:
dram[0]:  2.426724  2.535545  2.354067  2.221198  2.457547  2.343137  2.028571  2.036697  2.165289  2.220779  2.533654  2.349558  2.399123  2.690217  2.375000  2.530806 
dram[1]:  2.434978  2.341014  2.586387  2.319149  2.504630  2.348485  1.982684  1.995122  2.334802  2.257384  2.298643  2.480769  2.246809  2.334783  2.345454  2.473451 
dram[2]:  2.456621  2.613260  2.487685  2.353982  2.472477  2.502645  2.092896  2.115183  2.408889  2.530303  2.281938  2.469194  2.472222  2.780749  2.263393  2.310484 
dram[3]:  2.358974  2.632850  2.488372  2.376744  2.516129  2.401869  2.091787  1.937198  2.400901  2.233051  2.538813  2.386792  2.264574  2.649485  2.296137  2.571429 
dram[4]:  2.414747  2.337838  2.257642  2.397260  2.420815  2.418367  2.000000  2.194444  2.271493  2.397059  2.334884  2.316742  2.471963  2.284483  2.316964  2.657754 
dram[5]:  2.553846  2.535211  2.410138  2.554974  2.439394  2.339535  1.972222  2.095694  2.275862  2.538889  2.348416  2.415842  2.382775  2.224066  2.401869  2.567839 
dram[6]:  2.473684  2.549505  2.334746  2.376190  2.369369  2.454976  1.942222  1.834043  2.312796  2.192982  2.457944  2.392857  2.410628  2.302439  2.400000  2.384279 
dram[7]:  2.316514  2.568807  2.410000  2.570732  2.305825  2.584158  1.930876  2.100457  2.542105  2.629834  2.436123  2.302128  2.309417  2.470046  2.532408  2.355556 
dram[8]:  2.416268  2.409302  2.392523  2.505102  2.358140  2.465969  1.966387  1.909953  2.443850  2.280000  2.576087  2.437788  2.410891  2.465000  2.467337  2.417778 
dram[9]:  2.529100  2.516129  2.663265  2.525253  2.403941  2.359606  2.101942  2.041237  2.386935  2.576355  2.442308  2.415842  2.497608  2.427966  2.479070  2.544118 
dram[10]:  2.475728  2.661538  2.520737  2.422330  2.422535  2.447761  2.172775  2.019418  2.116183  2.761905  2.466667  2.424603  2.383562  2.497758  2.373913  2.269406 
dram[11]:  2.423424  2.455882  2.273859  2.567568  2.405941  2.500000  1.937198  1.951965  2.486486  2.328358  2.615385  2.531401  2.505155  2.459330  2.514286  2.455399 
dram[12]:  2.379147  2.361905  2.361607  2.385650  2.373832  2.353234  2.073395  2.026786  2.237864  2.393365  2.276786  2.279279  2.260331  2.625000  2.553299  2.714286 
dram[13]:  2.571429  2.450980  2.353774  2.509091  2.457895  2.285714  2.067308  1.831818  2.489362  2.204878  2.681081  2.427230  2.389671  2.451777  2.398148  2.807229 
dram[14]:  2.615789  2.566503  2.464115  2.536585  2.743017  2.307692  1.982301  2.049020  2.113122  2.211454  2.515695  2.439394  2.223684  2.368421  2.546729  2.441048 
dram[15]:  2.469298  2.317536  2.376812  2.567308  2.403756  2.296943  2.117949  1.967290  2.195349  2.188524  2.280702  2.455357  2.385650  2.281512  2.334821  2.259574 
dram[16]:  2.678756  2.463964  2.394366  2.373333  2.331658  2.526042  2.134409  1.939815  2.653179  2.455357  2.476596  2.290909  2.465608  2.320175  2.588235  2.508547 
dram[17]:  2.426667  2.623810  2.480769  2.490196  2.346535  2.359447  2.038095  2.067633  2.312195  2.293269  2.399015  2.372727  2.347032  2.551724  2.481651  2.588517 
dram[18]:  2.443396  2.380734  2.413461  2.343750  2.317073  2.467592  2.092486  2.078947  2.163090  2.434146  2.304721  2.386364  2.330579  2.317181  2.645833  2.450495 
dram[19]:  2.615385  2.285106  2.507538  2.247934  2.420765  2.469388  1.967442  2.065116  2.222708  2.281125  2.442308  2.441860  2.189189  2.485714  2.512195  2.524324 
dram[20]:  2.476415  2.507854  2.284444  2.654822  2.328947  2.502618  1.937500  2.113990  2.282511  2.339450  2.514151  2.452830  2.371041  2.440758  2.694737  2.488987 
dram[21]:  2.566503  2.536458  2.485849  2.524039  2.437838  2.427083  1.927660  2.136364  2.454545  2.220657  2.361111  2.447964  2.325991  2.447917  2.600000  2.380488 
dram[22]:  2.483253  2.423963  2.531401  2.288703  2.427185  2.435407  2.062500  2.100457  2.321429  2.397380  2.465116  2.373913  2.383178  2.518868  2.314049  2.502222 
dram[23]:  2.436364  2.443350  2.395833  2.301310  2.352113  2.170403  2.165803  2.138298  2.347032  2.239234  2.458537  2.360577  2.492891  2.459184  2.347032  2.417431 
dram[24]:  2.581281  2.467337  2.398104  2.308036  2.381188  2.239437  2.004545  1.927184  2.464865  2.411765  2.397380  2.327586  2.413146  2.384615  2.459716  2.486726 
dram[25]:  2.472081  2.285068  2.520202  2.582474  2.343478  2.298755  1.919283  2.040201  2.573771  2.401961  2.213675  2.411215  2.397321  2.386266  2.554974  2.391705 
dram[26]:  2.366379  2.366812  2.582474  2.502165  2.370000  2.561798  2.146789  2.010363  2.420561  2.529412  2.309623  2.341880  2.477833  2.371560  2.439655  2.531101 
dram[27]:  2.423077  2.481482  2.473430  2.327660  2.276786  2.321586  2.020202  2.241206  2.218182  2.483696  2.296296  2.363248  2.380952  2.321101  2.305310  2.278761 
dram[28]:  2.509434  2.569231  2.537037  2.478469  2.473684  2.316038  2.072626  2.349727  2.214876  2.242718  2.432432  2.470588  2.377778  2.458333  2.624339  2.632076 
dram[29]:  2.449541  2.490476  2.463415  2.744048  2.557377  2.331776  2.034653  2.113301  2.482412  2.281385  2.377990  2.381818  2.442211  2.377358  2.755000  2.541063 
dram[30]:  2.601990  2.330544  2.485294  2.413333  2.578680  2.256158  2.111650  2.033981  2.270936  2.447236  2.320833  2.527523  2.290043  2.420091  2.412322  2.509901 
dram[31]:  2.611702  2.540404  2.557789  2.256522  2.782857  2.370732  2.201970  2.057292  2.465000  2.309091  2.451613  2.281385  2.492611  2.403756  2.595000  2.385650 
average row locality = 257515/108524 = 2.372885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       468       443       406       397       431       397       346       360       434       417       429       438       444       404       410       440 
dram[1]:       455       411       407       453       456       387       373       325       436       443       416       405       431       437       425       459 
dram[2]:       444       383       421       442       455       386       313       327       460       412       425       419       441       432       421       477 
dram[3]:       458       441       444       422       384       422       361       331       450       441       451       419       413       415       437       439 
dram[4]:       429       424       438       437       445       396       374       316       419       396       420       412       429       448       422       406 
dram[5]:       409       445       437       415       407       423       353       368       385       376       434       403       409       452       415       422 
dram[6]:       419       423       453       421       440       430       366       350       403       412       434       432       411       387       428       433 
dram[7]:       420       457       397       428       400       434       345       380       394       396       449       446       423       434       451       437 
dram[8]:       415       425       420       403       418       390       377       329       376       433       388       429       397       391       402       452 
dram[9]:       392       447       437       409       406       402       352       323       392       438       416       394       429       473       433       422 
dram[10]:       415       414       452       408       433       404       338       336       425       375       424       505       430       461       445       404 
dram[11]:       447       408       462       464       397       405       329       375       373       390       453       436       397       420       419       433 
dram[12]:       406       408       440       441       419       394       368       367       378       423       420       416       458       428       407       420 
dram[13]:       451       405       428       464       387       426       352       334       385       364       410       423       424       393       432       376 
dram[14]:       405       431       427       429       401       403       370       347       390       419       465       396       412       399       447       457 
dram[15]:       459       391       398       442       418       451       333       339       386       446       430       450       438       446       433       432 
dram[16]:       423       458       416       446       390       404       316       347       371       446       472       420       387       441       426       483 
dram[17]:       449       463       430       420       395       427       348       354       394       382       401       438       432       422       445       437 
dram[18]:       422       431       407       426       393       442       291       316       432       408       452       429       466       436       413       398 
dram[19]:       446       439       403       454       358       393       343       363       415       472       403       422       407       418       426       383 
dram[20]:       426       393       426       436       452       401       387       335       419       416       444       432       426       417       421       458 
dram[21]:       433       392       432       430       377       382       374       301       424       387       411       448       441       387       435       403 
dram[22]:       424       433       425       456       409       415       351       378       432       450       437       443       420       435       463       468 
dram[23]:       426       405       487       429       429       406       338       329       427       395       403       406       433       396       430       434 
dram[24]:       428       405       420       430       400       392       352       320       376       412       459       450       426       431       428       454 
dram[25]:       399       416       406       416       457       471       354       324       388       398       424       419       445       443       394       413 
dram[26]:       444       446       402       476       386       372       382       321       427       469       454       453       417       423       462       433 
dram[27]:       411       431       411       452       425       447       327       367       410       378       465       453       445       419       423       419 
dram[28]:       440       407       445       430       390       403       303       345       451       378       443       450       442       447       404       456 
dram[29]:       442       431       412       384       391       418       339       349       415       435       409       428       400       404       455       432 
dram[30]:       423       458       412       441       422       374       357       347       382       399       457       460       442       431       408       412 
dram[31]:       400       414       416       429       411       402       370       321       415       427       435       436       418       427       431       440 
total dram reads = 211833
bank skew: 505/291 = 1.74
chip skew: 6839/6445 = 1.06
number of total write accesses:
dram[0]:       156       167       156       148       175       151       141       135       153       162       167       165       171       170       184       157 
dram[1]:       159       163       159       166       164       148       157       136       160       160       145       194       164       182       162       179 
dram[2]:       169       158       164       155       159       141       121       125       138       168       151       183       160       168       148       172 
dram[3]:       171       184       168       163       152       180       137       117       147       139       176       162       153       195       167       191 
dram[4]:       167       178       148       177       164       147       119       134       153       161       141       176       187       141       166       166 
dram[5]:       155       176       168       137       144       134       124       124       145       142       153       154       151       149       178       160 
dram[6]:       184       172       190       139       166       158       113       135       154       157       161       183       159       142       172       203 
dram[7]:       161       192       146       183       142       157       125       139       157       132       198       175       171       187       172       173 
dram[8]:       155       174       163       167       167       153       166       126       152       135       149       178       150       168       165       156 
dram[9]:       151       178       166       171       147       133       131       106       171       137       177       170       170       189       172       169 
dram[10]:       167       193       160       173       155       170       130       144       151       161       163       201       149       172       181       170 
dram[11]:       154       172       160       202       174       152       120       123       160       137       172       157       148       172       178       156 
dram[12]:       173       168       161       149       169       146       143       147       155       143       142       162       151       166       189       165 
dram[13]:       192       173       127       156       149       150       130       112       134       146       152       166       161       175       165       157 
dram[14]:       169       162       166       152       170       138       147       124       132       136       151       140       170       166       157       179 
dram[15]:       199       170       167       177       166       126       138       146       156       147       159       172       166       180       166       180 
dram[16]:       191       158       157       172       131       157       144       115       168       189       202       151       143       158       190       207 
dram[17]:       179       165       171       162       150       155       133       127       144       163       156       165       152       169       173       190 
dram[18]:       176       164       176       191       152       171       123       139       142       152       157       171       167       162       168       176 
dram[19]:       161       169       180       170       153       165       135       133       163       169       173       189       139       183       156       150 
dram[20]:       182       156       159       158       158       145       146       127       168       165       159       149       160       184       170       193 
dram[21]:       181       187       170       182       152       160       125       119       153       145       177       174       149       144       170       156 
dram[22]:       180       160       173       154       153       161       141       145       177       170       170       177       164       177       169       171 
dram[23]:       196       160       157       181       129       142       145       125       151       143       178       161       172       148       160       163 
dram[24]:       167       171       152       143       141       149       157       142       127       138       171       163       161       181       163       194 
dram[25]:       162       160       164       156       167       148       129       146       137       149       166       174       162       198       188       182 
dram[26]:       183       189       172       185       173       154       155       110       166       171       181       174       153       165       189       185 
dram[27]:       164       191       185       170       146       161       132       159       131       148       163       194       178       163       190       180 
dram[28]:       160       173       186       156       146       159       113       149       142       147       158       156       160       156       172       204 
dram[29]:       166       165       165       158       148       137       121       139       144       168       156       174       152       176       172       161 
dram[30]:       174       185       165       176       161       150       135       126       135       145       176       156       154       183       178       165 
dram[31]:       157       160       166       152       153       155       141       129       134       147       153       170       158       141       164       162 
total dram writes = 81793
bank skew: 207/106 = 1.95
chip skew: 2705/2394 = 1.13
average mf latency per bank:
dram[0]:       3354      3637      4200      4432      4377      4525      3758      3314      2943      2817      2647      2752      3322      3132      3402      3376
dram[1]:       3335      3688      3989      4055      4012      4544      3530      3630      2746      2807      2729      2653      3039      3046      3361      3375
dram[2]:       3354      3916      3876      3810      3939      4112      3620      3288      2643      2787      2579      2527      2852      3233      3587      3004
dram[3]:       3441      3507      3931      4158      4260      4202      3887      3762      2841      2796      2587      2668      3252      3341      3207      3288
dram[4]:       3347      3654      3866      3937      3776      4167      3428      3169      2711      2626      2644      2483      3032      2879      3268      3410
dram[5]:       3370      3444    136348      4135      3997      3603      3250      3397      2733      2523      2564      2594      2871      2919      3195      3206
dram[6]:       3532      3636      3770      4075      4007      3891      3393      3458      2607      2645      2678      2595      3148      3139      3442      3295
dram[7]:       3521      3570      4069      4176      4489      4136      3669      3375      2714      2982      2598      2672      3085      3027      3160      3402
dram[8]:       3192      3188      3527      3716      3842      4247      3043      3195      2791      2469      2758      2547      3027      2915      3226      3019
dram[9]:       3258      3287      3558      3964      4037      4019      3361      3129      2557      2406      2440      2467      2789      2706      3002      3214
dram[10]:       3534      3561      3874      4338      4245      4327      3780      3495      2651      2847      2729      2790      3351      3000      3335      3475
dram[11]:       3116      3285      3762      3620      3984      3883      3296      3076      2785      2607      2544      2500      2924      2915      3107      3158
dram[12]:       3407      3328      3803      3841      3881      3999      3279      3143      2768      2653      2765      2714      3067      2983      3397      3250
dram[13]:       3067      3409      3942      3713      4177      3783      3203      2917      2614      2334      2550      2587      2871      3037      3082      3186
dram[14]:       4029      3721      4181      4123      4526      4621      3882      3714      3022      2856      2942      2942      3406      3584      3852      3374
dram[15]:       3673      3896      4493      4343      4433      4335      4207      4127      3099      3009      3049      3082      3559      3502      3516      3489
dram[16]:       3837      3574      3737      3655      4239      4218      3554      3774      2867      2649      2611      2871      3320      3081      3576      3495
dram[17]:       3330      3298      3739      3696      4113      4148      3106      3205      2861      2643      2304      2364      2986      2772      3244      3471
dram[18]:       3557      3377      3650      3241      3918      3995      3848      3608      2705      2523      2483      2696      2826      3018      3198      3172
dram[19]:       3521      3656      4466      3730      4500      4480      3434      3508      2985      2702      2924      2850      3330      3043      3473      3648
dram[20]:       3565      3675      3927      4034      3932      4319      3463      3612      2828      2923      2739      2837      3158      3235      3693      3301
dram[21]:       3441      3652      3915      3657      4515      4295      3156      3487      2671      2859      2613      2758      3150      3324      3336      3378
dram[22]:       3606      3663      4127      3583      4313      4118      3571      3510      2823      2657      2546      2762      3271      2968      3324      3419
dram[23]:       3180      3522      3281      3660      3881      4059      3226      3408      2587      2507      2608      2449      2864      3144      3358      3255
dram[24]:       3677      3648      3982      3461      4253      4504      3296      3676      2773      2576      2643      2516      2896      2940      3468      3371
dram[25]:       3428      3755      3745      4084      3599      3862      3268      3383      2701      2585      2567      2687      2992      2883      3303      3366
dram[26]:       3859      3810      4243      3935      4490      4651      3645      4083      2918      2789      2979      2956      3346      3330      3552      3718
dram[27]:       3934      3853      4484      4114      4064      4503      3863      3670      3017      3102      2984      2915      3271      3523      3634      3602
dram[28]:       3146      3345      3342      3676      3979      3969      3362      3156      2366      2595      2354      2453      2861      2967      3302      2830
dram[29]:       3308      3406      3926      3964      4126      4020      3549      3471      2747      2694      2567      2749      3041      3447      3179      3277
dram[30]:       3269      3224      3493      3463      3863      4291      3236      3298      2561      2532      2448      2398      2914      2948      3140      3386
dram[31]:       3517      3545      3821      3908      4223      4433      3204      3552      2702      2685      2577      2692      3202      3071      3328      3386
maximum mf latency per bank:
dram[0]:      12340     11992     10935     12290     10179     11878     12635     12628      6093      5320      5616      5571     12203      6061      9518      9585
dram[1]:      11026     10313     10822     11080     10407     10018     12631     11751      6052      5571      5757      5759     11656      6841      9115      9231
dram[2]:      12326     12291     10983     11360     10384     12341     12649     12599      5959      5968      5759      5393     12020      6717      9970      8345
dram[3]:      12310     10307     10814     10526     10271     12310     12601     12576      5709      5763      6082      5364     11694      9255      9981     10112
dram[4]:      10929     12281     12354     11623     11022     12574     12617     10690      5964      5635      5713     12320     11575      7933     10026     11390
dram[5]:      11153     11674     12629     10814     10350     11021     12646     11648      5737      5906      5680     12397     11854      8579     10276      9237
dram[6]:      12216     11971     11696     11069     10532     12530     12643      9768      5830      5713      5761      5674      9349      9549      9979     10780
dram[7]:      11027     10628     11222     10721     10931     10442     12665     12534      5319      5793      6173      5274     12359      6504      8171     11289
dram[8]:      12299     12228     12228     11848     10457     12594     12651     12605      6030      5393      5931      5726     12340     10313      8095     10931
dram[9]:      11732     10410     10914     10885     10473     12575     12669     12441      6077      5463      6215      6126     12306      7181      9755      7995
dram[10]:      12297     12264     11256     11753     10484     12566     12593     12608      5288      5766      5828      5722     12294      9383      8897      9713
dram[11]:      11695     11508     12309     10943     10449     12515     11658     12576      6036      5468      6443      5798     11860      7153      7134      9771
dram[12]:      10065     11712     11321     11700     10742     10566     12611     12623      5706      5428      6212      5846     12366      8919      9904     10781
dram[13]:      10801     12553     12459     10808     10404     11274     12578     12587      5537      5192      6364      5433     12215      6373      8702     10073
dram[14]:      10965     12298     11110     11676     10441     12623     12614     12621      6039      5562      5755      6235     12397      8783      9467      9579
dram[15]:      12016     10305     10808     10720     10431     12570     12650     12602      5950      5254      6445      5579     11591      7786      7295     10408
dram[16]:      12604     11903     10775     10675     12093     11399     12324     11655      5620      6215      5977      6874      9783      9628     10276     10366
dram[17]:      12582     12634     12330     12597     12242     11541     11730     11571      5017      5670      4818      6172     12628      9328      9451     11021
dram[18]:      12333     12630     12334     10748     10598     11454     12536     12362      6043      5704      5465      5896      9853     10066     10080     10125
dram[19]:      12661     12626     10126     11661     10344     12528     12323     12533      5000      6005     11690      6545     12297      8459      9488      9313
dram[20]:      12636     12599     11687     11464     12284     11167     12322     11458      5604      5201      5486      6557      9710      9325     10429     10361
dram[21]:      12621     12623     10690     12628     12204     11582     10785     12227      5684      6010      5585      5823      9692      9810     10543      8543
dram[22]:      12637     11359     12648     10190     12326     11622     12324     11456      5599      6092      5671      6013      9423      9648      9409     10030
dram[23]:      11794     12609     11806     12597     12296     11847     12324     11679      5685      6090      5942      5439      8260      9284      9968     10025
dram[24]:      11964      9932     12639     10804     12317     11685     12316     11694      5162      5805     12054      5863      8969      9737      9812     10333
dram[25]:      11057     12545     11744     12555     12367     11827     12348     11778      5116      4785     12076      6125      8736      9394      8979      9832
dram[26]:      12619     10479     10626     12604     12035     11632     12353     11664      5681      5281     10995      6620      9918      9630      9430     10369
dram[27]:      11838     12549     11626     12589     10297     11976     12332     11916      5127      5945     12062      6435      9316      9706      9410      9890
dram[28]:      10924     12215     12279     12234     12315     11290     12283     11621      6118      6027      8478      6079      9199      9686     10126     10126
dram[29]:      12224     12599     10118     11335     11051     11403     12357     11922      5734      5312     11734      6615      9710      9520      8196      9541
dram[30]:      11065     10348     10971     11344     12327     11661     12332     11627      5445      5514      6436      5983      9645      9686      9662     10259
dram[31]:      12625     12578     10281     10050     12350     11913      9990     11988      4803      5594     12357      6111      9394      8163     10188     10323
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113149 n_act=3459 n_pre=3443 n_ref_event=0 n_req=8125 n_rd=6664 n_rd_L2_A=0 n_write=0 n_wr_bk=2558 bw_util=0.07289
n_activity=27867 dram_eff=0.3309
bk0: 468a 114449i bk1: 443a 115043i bk2: 406a 115933i bk3: 397a 115581i bk4: 431a 115065i bk5: 397a 116129i bk6: 346a 115440i bk7: 360a 115081i bk8: 434a 114282i bk9: 417a 114545i bk10: 429a 115697i bk11: 438a 115253i bk12: 444a 114761i bk13: 404a 116119i bk14: 410a 115880i bk15: 440a 114989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.574277
Row_Buffer_Locality_read = 0.626050
Row_Buffer_Locality_write = 0.338125
Bank_Level_Parallism = 7.926475
Bank_Level_Parallism_Col = 4.924263
Bank_Level_Parallism_Ready = 1.893515
write_to_read_ratio_blp_rw_average = 0.373652
GrpLevelPara = 2.680634 

BW Util details:
bwutil = 0.072889 
total_CMD = 126522 
util_bw = 9222 
Wasted_Col = 12110 
Wasted_Row = 2415 
Idle = 102775 

BW Util Bottlenecks: 
RCDc_limit = 18357 
RCDWRc_limit = 5065 
WTRc_limit = 4757 
RTWc_limit = 29403 
CCDLc_limit = 5105 
rwq = 0 
CCDLc_limit_alone = 3004 
WTRc_limit_alone = 4366 
RTWc_limit_alone = 27693 

Commands details: 
total_CMD = 126522 
n_nop = 113149 
Read = 6664 
Write = 0 
L2_Alloc = 0 
L2_WB = 2558 
n_act = 3459 
n_pre = 3443 
n_ref = 0 
n_req = 8125 
total_req = 9222 

Dual Bus Interface Util: 
issued_total_row = 6902 
issued_total_col = 9222 
Row_Bus_Util =  0.054552 
CoL_Bus_Util = 0.072889 
Either_Row_CoL_Bus_Util = 0.105697 
Issued_on_Two_Bus_Simul_Util = 0.021743 
issued_two_Eff = 0.205713 
queue_avg = 5.040317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113103 n_act=3520 n_pre=3504 n_ref_event=0 n_req=8192 n_rd=6719 n_rd_L2_A=0 n_write=0 n_wr_bk=2598 bw_util=0.07364
n_activity=27373 dram_eff=0.3404
bk0: 455a 115008i bk1: 411a 115213i bk2: 407a 115626i bk3: 453a 115212i bk4: 456a 115651i bk5: 387a 116597i bk6: 373a 115053i bk7: 325a 115651i bk8: 436a 114958i bk9: 443a 114440i bk10: 416a 115769i bk11: 405a 115692i bk12: 431a 114967i bk13: 437a 114516i bk14: 425a 115353i bk15: 459a 114527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570312
Row_Buffer_Locality_read = 0.619586
Row_Buffer_Locality_write = 0.345553
Bank_Level_Parallism = 7.870559
Bank_Level_Parallism_Col = 4.784725
Bank_Level_Parallism_Ready = 1.901578
write_to_read_ratio_blp_rw_average = 0.358073
GrpLevelPara = 2.649256 

BW Util details:
bwutil = 0.073639 
total_CMD = 126522 
util_bw = 9317 
Wasted_Col = 12222 
Wasted_Row = 2387 
Idle = 102596 

BW Util Bottlenecks: 
RCDc_limit = 18476 
RCDWRc_limit = 5100 
WTRc_limit = 5449 
RTWc_limit = 26559 
CCDLc_limit = 4987 
rwq = 0 
CCDLc_limit_alone = 2960 
WTRc_limit_alone = 4986 
RTWc_limit_alone = 24995 

Commands details: 
total_CMD = 126522 
n_nop = 113103 
Read = 6719 
Write = 0 
L2_Alloc = 0 
L2_WB = 2598 
n_act = 3520 
n_pre = 3504 
n_ref = 0 
n_req = 8192 
total_req = 9317 

Dual Bus Interface Util: 
issued_total_row = 7024 
issued_total_col = 9317 
Row_Bus_Util =  0.055516 
CoL_Bus_Util = 0.073639 
Either_Row_CoL_Bus_Util = 0.106061 
Issued_on_Two_Bus_Simul_Util = 0.023095 
issued_two_Eff = 0.217751 
queue_avg = 5.056164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.05616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113329 n_act=3346 n_pre=3330 n_ref_event=0 n_req=8063 n_rd=6658 n_rd_L2_A=0 n_write=0 n_wr_bk=2480 bw_util=0.07222
n_activity=27480 dram_eff=0.3325
bk0: 444a 115535i bk1: 383a 116417i bk2: 421a 116214i bk3: 442a 115293i bk4: 455a 115326i bk5: 386a 116715i bk6: 313a 116444i bk7: 327a 116095i bk8: 460a 114978i bk9: 412a 115974i bk10: 425a 114897i bk11: 419a 115650i bk12: 441a 115074i bk13: 432a 116381i bk14: 421a 115155i bk15: 477a 114877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585018
Row_Buffer_Locality_read = 0.638780
Row_Buffer_Locality_write = 0.330249
Bank_Level_Parallism = 7.561067
Bank_Level_Parallism_Col = 4.717035
Bank_Level_Parallism_Ready = 1.935216
write_to_read_ratio_blp_rw_average = 0.362741
GrpLevelPara = 2.571543 

BW Util details:
bwutil = 0.072225 
total_CMD = 126522 
util_bw = 9138 
Wasted_Col = 12330 
Wasted_Row = 2522 
Idle = 102532 

BW Util Bottlenecks: 
RCDc_limit = 17941 
RCDWRc_limit = 4851 
WTRc_limit = 4993 
RTWc_limit = 26750 
CCDLc_limit = 4807 
rwq = 0 
CCDLc_limit_alone = 2810 
WTRc_limit_alone = 4569 
RTWc_limit_alone = 25177 

Commands details: 
total_CMD = 126522 
n_nop = 113329 
Read = 6658 
Write = 0 
L2_Alloc = 0 
L2_WB = 2480 
n_act = 3346 
n_pre = 3330 
n_ref = 0 
n_req = 8063 
total_req = 9138 

Dual Bus Interface Util: 
issued_total_row = 6676 
issued_total_col = 9138 
Row_Bus_Util =  0.052766 
CoL_Bus_Util = 0.072225 
Either_Row_CoL_Bus_Util = 0.104274 
Issued_on_Two_Bus_Simul_Util = 0.020716 
issued_two_Eff = 0.198666 
queue_avg = 4.570533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57053
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113081 n_act=3434 n_pre=3418 n_ref_event=0 n_req=8175 n_rd=6728 n_rd_L2_A=0 n_write=0 n_wr_bk=2602 bw_util=0.07374
n_activity=28267 dram_eff=0.3301
bk0: 458a 114633i bk1: 441a 115316i bk2: 444a 115610i bk3: 422a 114983i bk4: 384a 117002i bk5: 422a 115806i bk6: 361a 115985i bk7: 331a 116249i bk8: 450a 115550i bk9: 441a 115125i bk10: 451a 114415i bk11: 419a 116551i bk12: 413a 115066i bk13: 415a 115217i bk14: 437a 115012i bk15: 439a 115424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.579939
Row_Buffer_Locality_read = 0.634215
Row_Buffer_Locality_write = 0.327574
Bank_Level_Parallism = 7.619525
Bank_Level_Parallism_Col = 4.721083
Bank_Level_Parallism_Ready = 1.898821
write_to_read_ratio_blp_rw_average = 0.374313
GrpLevelPara = 2.607875 

BW Util details:
bwutil = 0.073742 
total_CMD = 126522 
util_bw = 9330 
Wasted_Col = 12500 
Wasted_Row = 2395 
Idle = 102297 

BW Util Bottlenecks: 
RCDc_limit = 18112 
RCDWRc_limit = 5200 
WTRc_limit = 5183 
RTWc_limit = 27868 
CCDLc_limit = 5155 
rwq = 0 
CCDLc_limit_alone = 3043 
WTRc_limit_alone = 4792 
RTWc_limit_alone = 26147 

Commands details: 
total_CMD = 126522 
n_nop = 113081 
Read = 6728 
Write = 0 
L2_Alloc = 0 
L2_WB = 2602 
n_act = 3434 
n_pre = 3418 
n_ref = 0 
n_req = 8175 
total_req = 9330 

Dual Bus Interface Util: 
issued_total_row = 6852 
issued_total_col = 9330 
Row_Bus_Util =  0.054157 
CoL_Bus_Util = 0.073742 
Either_Row_CoL_Bus_Util = 0.106234 
Issued_on_Two_Bus_Simul_Util = 0.021664 
issued_two_Eff = 0.203928 
queue_avg = 4.877065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.87706
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113243 n_act=3424 n_pre=3408 n_ref_event=0 n_req=8013 n_rd=6611 n_rd_L2_A=0 n_write=0 n_wr_bk=2525 bw_util=0.07221
n_activity=27456 dram_eff=0.3328
bk0: 429a 115675i bk1: 424a 115368i bk2: 438a 115381i bk3: 437a 115230i bk4: 445a 115148i bk5: 396a 116302i bk6: 374a 115576i bk7: 316a 117842i bk8: 419a 115243i bk9: 396a 116193i bk10: 420a 115672i bk11: 412a 115854i bk12: 429a 115567i bk13: 448a 115167i bk14: 422a 114787i bk15: 406a 116510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.572694
Row_Buffer_Locality_read = 0.623506
Row_Buffer_Locality_write = 0.333096
Bank_Level_Parallism = 7.578678
Bank_Level_Parallism_Col = 4.618487
Bank_Level_Parallism_Ready = 1.903678
write_to_read_ratio_blp_rw_average = 0.363216
GrpLevelPara = 2.580828 

BW Util details:
bwutil = 0.072209 
total_CMD = 126522 
util_bw = 9136 
Wasted_Col = 12432 
Wasted_Row = 2295 
Idle = 102659 

BW Util Bottlenecks: 
RCDc_limit = 18621 
RCDWRc_limit = 4821 
WTRc_limit = 4985 
RTWc_limit = 25518 
CCDLc_limit = 4568 
rwq = 0 
CCDLc_limit_alone = 2828 
WTRc_limit_alone = 4595 
RTWc_limit_alone = 24168 

Commands details: 
total_CMD = 126522 
n_nop = 113243 
Read = 6611 
Write = 0 
L2_Alloc = 0 
L2_WB = 2525 
n_act = 3424 
n_pre = 3408 
n_ref = 0 
n_req = 8013 
total_req = 9136 

Dual Bus Interface Util: 
issued_total_row = 6832 
issued_total_col = 9136 
Row_Bus_Util =  0.053999 
CoL_Bus_Util = 0.072209 
Either_Row_CoL_Bus_Util = 0.104954 
Issued_on_Two_Bus_Simul_Util = 0.021253 
issued_two_Eff = 0.202500 
queue_avg = 4.768918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.76892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113485 n_act=3323 n_pre=3307 n_ref_event=0 n_req=7884 n_rd=6553 n_rd_L2_A=0 n_write=0 n_wr_bk=2394 bw_util=0.07071
n_activity=28196 dram_eff=0.3173
bk0: 409a 116169i bk1: 445a 115766i bk2: 437a 115170i bk3: 415a 116517i bk4: 407a 115981i bk5: 423a 115901i bk6: 353a 116163i bk7: 368a 115644i bk8: 385a 116745i bk9: 376a 117076i bk10: 434a 115658i bk11: 403a 116509i bk12: 409a 116248i bk13: 452a 115072i bk14: 415a 116236i bk15: 422a 115836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578513
Row_Buffer_Locality_read = 0.633298
Row_Buffer_Locality_write = 0.308790
Bank_Level_Parallism = 7.240462
Bank_Level_Parallism_Col = 4.534933
Bank_Level_Parallism_Ready = 1.935733
write_to_read_ratio_blp_rw_average = 0.343584
GrpLevelPara = 2.538957 

BW Util details:
bwutil = 0.070715 
total_CMD = 126522 
util_bw = 8947 
Wasted_Col = 12484 
Wasted_Row = 2814 
Idle = 102277 

BW Util Bottlenecks: 
RCDc_limit = 18019 
RCDWRc_limit = 4883 
WTRc_limit = 4840 
RTWc_limit = 25589 
CCDLc_limit = 4324 
rwq = 0 
CCDLc_limit_alone = 2523 
WTRc_limit_alone = 4470 
RTWc_limit_alone = 24158 

Commands details: 
total_CMD = 126522 
n_nop = 113485 
Read = 6553 
Write = 0 
L2_Alloc = 0 
L2_WB = 2394 
n_act = 3323 
n_pre = 3307 
n_ref = 0 
n_req = 7884 
total_req = 8947 

Dual Bus Interface Util: 
issued_total_row = 6630 
issued_total_col = 8947 
Row_Bus_Util =  0.052402 
CoL_Bus_Util = 0.070715 
Either_Row_CoL_Bus_Util = 0.103041 
Issued_on_Two_Bus_Simul_Util = 0.020076 
issued_two_Eff = 0.194830 
queue_avg = 4.505635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50564
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113131 n_act=3488 n_pre=3472 n_ref_event=0 n_req=8089 n_rd=6642 n_rd_L2_A=0 n_write=0 n_wr_bk=2588 bw_util=0.07295
n_activity=27914 dram_eff=0.3307
bk0: 419a 114877i bk1: 423a 116224i bk2: 453a 114978i bk3: 421a 115609i bk4: 440a 115003i bk5: 430a 116090i bk6: 366a 115672i bk7: 350a 114591i bk8: 403a 115357i bk9: 412a 115577i bk10: 434a 115527i bk11: 432a 115082i bk12: 411a 115751i bk13: 387a 116129i bk14: 428a 115204i bk15: 433a 114581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.568797
Row_Buffer_Locality_read = 0.620295
Row_Buffer_Locality_write = 0.332412
Bank_Level_Parallism = 7.705542
Bank_Level_Parallism_Col = 4.725891
Bank_Level_Parallism_Ready = 1.912351
write_to_read_ratio_blp_rw_average = 0.368305
GrpLevelPara = 2.595576 

BW Util details:
bwutil = 0.072952 
total_CMD = 126522 
util_bw = 9230 
Wasted_Col = 12561 
Wasted_Row = 2372 
Idle = 102359 

BW Util Bottlenecks: 
RCDc_limit = 18618 
RCDWRc_limit = 5032 
WTRc_limit = 5150 
RTWc_limit = 27780 
CCDLc_limit = 4861 
rwq = 0 
CCDLc_limit_alone = 2954 
WTRc_limit_alone = 4720 
RTWc_limit_alone = 26303 

Commands details: 
total_CMD = 126522 
n_nop = 113131 
Read = 6642 
Write = 0 
L2_Alloc = 0 
L2_WB = 2588 
n_act = 3488 
n_pre = 3472 
n_ref = 0 
n_req = 8089 
total_req = 9230 

Dual Bus Interface Util: 
issued_total_row = 6960 
issued_total_col = 9230 
Row_Bus_Util =  0.055010 
CoL_Bus_Util = 0.072952 
Either_Row_CoL_Bus_Util = 0.105839 
Issued_on_Two_Bus_Simul_Util = 0.022123 
issued_two_Eff = 0.209021 
queue_avg = 4.833168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.83317
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113147 n_act=3399 n_pre=3383 n_ref_event=0 n_req=8131 n_rd=6691 n_rd_L2_A=0 n_write=0 n_wr_bk=2610 bw_util=0.07351
n_activity=28082 dram_eff=0.3312
bk0: 420a 116033i bk1: 457a 115041i bk2: 397a 116035i bk3: 428a 115319i bk4: 400a 115985i bk5: 434a 115553i bk6: 345a 115226i bk7: 380a 114999i bk8: 394a 115789i bk9: 396a 116402i bk10: 449a 114727i bk11: 446a 115019i bk12: 423a 115887i bk13: 434a 115261i bk14: 451a 115692i bk15: 437a 115139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581970
Row_Buffer_Locality_read = 0.630100
Row_Buffer_Locality_write = 0.358333
Bank_Level_Parallism = 7.524015
Bank_Level_Parallism_Col = 4.737900
Bank_Level_Parallism_Ready = 1.953016
write_to_read_ratio_blp_rw_average = 0.367471
GrpLevelPara = 2.597534 

BW Util details:
bwutil = 0.073513 
total_CMD = 126522 
util_bw = 9301 
Wasted_Col = 12726 
Wasted_Row = 2478 
Idle = 102017 

BW Util Bottlenecks: 
RCDc_limit = 18397 
RCDWRc_limit = 4985 
WTRc_limit = 5206 
RTWc_limit = 27882 
CCDLc_limit = 4842 
rwq = 0 
CCDLc_limit_alone = 2886 
WTRc_limit_alone = 4786 
RTWc_limit_alone = 26346 

Commands details: 
total_CMD = 126522 
n_nop = 113147 
Read = 6691 
Write = 0 
L2_Alloc = 0 
L2_WB = 2610 
n_act = 3399 
n_pre = 3383 
n_ref = 0 
n_req = 8131 
total_req = 9301 

Dual Bus Interface Util: 
issued_total_row = 6782 
issued_total_col = 9301 
Row_Bus_Util =  0.053603 
CoL_Bus_Util = 0.073513 
Either_Row_CoL_Bus_Util = 0.105713 
Issued_on_Two_Bus_Simul_Util = 0.021403 
issued_two_Eff = 0.202467 
queue_avg = 4.964710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113551 n_act=3328 n_pre=3312 n_ref_event=0 n_req=7863 n_rd=6445 n_rd_L2_A=0 n_write=0 n_wr_bk=2524 bw_util=0.07089
n_activity=27809 dram_eff=0.3225
bk0: 415a 115956i bk1: 425a 115394i bk2: 420a 115673i bk3: 403a 115821i bk4: 418a 115314i bk5: 390a 116450i bk6: 377a 115216i bk7: 329a 115548i bk8: 376a 116752i bk9: 433a 114803i bk10: 388a 117100i bk11: 429a 115638i bk12: 397a 116054i bk13: 391a 115844i bk14: 402a 116083i bk15: 452a 115630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.576752
Row_Buffer_Locality_read = 0.634911
Row_Buffer_Locality_write = 0.312412
Bank_Level_Parallism = 7.485734
Bank_Level_Parallism_Col = 4.686614
Bank_Level_Parallism_Ready = 1.967555
write_to_read_ratio_blp_rw_average = 0.370649
GrpLevelPara = 2.584893 

BW Util details:
bwutil = 0.070889 
total_CMD = 126522 
util_bw = 8969 
Wasted_Col = 12474 
Wasted_Row = 2461 
Idle = 102618 

BW Util Bottlenecks: 
RCDc_limit = 17570 
RCDWRc_limit = 5195 
WTRc_limit = 4869 
RTWc_limit = 27934 
CCDLc_limit = 4675 
rwq = 0 
CCDLc_limit_alone = 2696 
WTRc_limit_alone = 4466 
RTWc_limit_alone = 26358 

Commands details: 
total_CMD = 126522 
n_nop = 113551 
Read = 6445 
Write = 0 
L2_Alloc = 0 
L2_WB = 2524 
n_act = 3328 
n_pre = 3312 
n_ref = 0 
n_req = 7863 
total_req = 8969 

Dual Bus Interface Util: 
issued_total_row = 6640 
issued_total_col = 8969 
Row_Bus_Util =  0.052481 
CoL_Bus_Util = 0.070889 
Either_Row_CoL_Bus_Util = 0.102520 
Issued_on_Two_Bus_Simul_Util = 0.020850 
issued_two_Eff = 0.203377 
queue_avg = 4.434288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43429
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113409 n_act=3282 n_pre=3266 n_ref_event=0 n_req=7983 n_rd=6565 n_rd_L2_A=0 n_write=0 n_wr_bk=2538 bw_util=0.07195
n_activity=27878 dram_eff=0.3265
bk0: 392a 117013i bk1: 447a 115519i bk2: 437a 116346i bk3: 409a 115806i bk4: 406a 116469i bk5: 402a 116258i bk6: 352a 116212i bk7: 323a 116774i bk8: 392a 116471i bk9: 438a 116504i bk10: 416a 115907i bk11: 394a 116630i bk12: 429a 116058i bk13: 473a 114900i bk14: 433a 115477i bk15: 422a 115602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588876
Row_Buffer_Locality_read = 0.643869
Row_Buffer_Locality_write = 0.334274
Bank_Level_Parallism = 7.259554
Bank_Level_Parallism_Col = 4.563401
Bank_Level_Parallism_Ready = 1.963638
write_to_read_ratio_blp_rw_average = 0.371423
GrpLevelPara = 2.548038 

BW Util details:
bwutil = 0.071948 
total_CMD = 126522 
util_bw = 9103 
Wasted_Col = 12456 
Wasted_Row = 2463 
Idle = 102500 

BW Util Bottlenecks: 
RCDc_limit = 17672 
RCDWRc_limit = 5059 
WTRc_limit = 4949 
RTWc_limit = 26420 
CCDLc_limit = 4619 
rwq = 0 
CCDLc_limit_alone = 2740 
WTRc_limit_alone = 4577 
RTWc_limit_alone = 24913 

Commands details: 
total_CMD = 126522 
n_nop = 113409 
Read = 6565 
Write = 0 
L2_Alloc = 0 
L2_WB = 2538 
n_act = 3282 
n_pre = 3266 
n_ref = 0 
n_req = 7983 
total_req = 9103 

Dual Bus Interface Util: 
issued_total_row = 6548 
issued_total_col = 9103 
Row_Bus_Util =  0.051754 
CoL_Bus_Util = 0.071948 
Either_Row_CoL_Bus_Util = 0.103642 
Issued_on_Two_Bus_Simul_Util = 0.020060 
issued_two_Eff = 0.193548 
queue_avg = 4.649832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.64983
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113215 n_act=3397 n_pre=3381 n_ref_event=0 n_req=8139 n_rd=6669 n_rd_L2_A=0 n_write=0 n_wr_bk=2640 bw_util=0.07358
n_activity=27121 dram_eff=0.3432
bk0: 415a 115293i bk1: 414a 115796i bk2: 452a 115488i bk3: 408a 115616i bk4: 433a 115946i bk5: 404a 115745i bk6: 338a 115744i bk7: 336a 116565i bk8: 425a 114511i bk9: 375a 116518i bk10: 424a 115677i bk11: 505a 113813i bk12: 430a 115670i bk13: 461a 114877i bk14: 445a 114626i bk15: 404a 115220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582627
Row_Buffer_Locality_read = 0.638327
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 7.861668
Bank_Level_Parallism_Col = 4.849907
Bank_Level_Parallism_Ready = 1.959931
write_to_read_ratio_blp_rw_average = 0.372345
GrpLevelPara = 2.682883 

BW Util details:
bwutil = 0.073576 
total_CMD = 126522 
util_bw = 9309 
Wasted_Col = 11902 
Wasted_Row = 2370 
Idle = 102941 

BW Util Bottlenecks: 
RCDc_limit = 17469 
RCDWRc_limit = 5231 
WTRc_limit = 5352 
RTWc_limit = 27538 
CCDLc_limit = 4781 
rwq = 0 
CCDLc_limit_alone = 2827 
WTRc_limit_alone = 4926 
RTWc_limit_alone = 26010 

Commands details: 
total_CMD = 126522 
n_nop = 113215 
Read = 6669 
Write = 0 
L2_Alloc = 0 
L2_WB = 2640 
n_act = 3397 
n_pre = 3381 
n_ref = 0 
n_req = 8139 
total_req = 9309 

Dual Bus Interface Util: 
issued_total_row = 6778 
issued_total_col = 9309 
Row_Bus_Util =  0.053572 
CoL_Bus_Util = 0.073576 
Either_Row_CoL_Bus_Util = 0.105175 
Issued_on_Two_Bus_Simul_Util = 0.021972 
issued_two_Eff = 0.208913 
queue_avg = 5.045629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04563
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113312 n_act=3350 n_pre=3334 n_ref_event=0 n_req=8028 n_rd=6608 n_rd_L2_A=0 n_write=0 n_wr_bk=2537 bw_util=0.07228
n_activity=28322 dram_eff=0.3229
bk0: 447a 115212i bk1: 408a 115821i bk2: 462a 115312i bk3: 464a 115030i bk4: 397a 116404i bk5: 405a 116651i bk6: 329a 116974i bk7: 375a 115365i bk8: 373a 116360i bk9: 390a 115611i bk10: 453a 115369i bk11: 436a 115843i bk12: 397a 116010i bk13: 420a 114913i bk14: 419a 115713i bk15: 433a 115491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582711
Row_Buffer_Locality_read = 0.633626
Row_Buffer_Locality_write = 0.345775
Bank_Level_Parallism = 7.376084
Bank_Level_Parallism_Col = 4.639250
Bank_Level_Parallism_Ready = 1.923893
write_to_read_ratio_blp_rw_average = 0.372453
GrpLevelPara = 2.551430 

BW Util details:
bwutil = 0.072280 
total_CMD = 126522 
util_bw = 9145 
Wasted_Col = 12685 
Wasted_Row = 2614 
Idle = 102078 

BW Util Bottlenecks: 
RCDc_limit = 18283 
RCDWRc_limit = 4907 
WTRc_limit = 4605 
RTWc_limit = 27226 
CCDLc_limit = 4683 
rwq = 0 
CCDLc_limit_alone = 2842 
WTRc_limit_alone = 4241 
RTWc_limit_alone = 25749 

Commands details: 
total_CMD = 126522 
n_nop = 113312 
Read = 6608 
Write = 0 
L2_Alloc = 0 
L2_WB = 2537 
n_act = 3350 
n_pre = 3334 
n_ref = 0 
n_req = 8028 
total_req = 9145 

Dual Bus Interface Util: 
issued_total_row = 6684 
issued_total_col = 9145 
Row_Bus_Util =  0.052829 
CoL_Bus_Util = 0.072280 
Either_Row_CoL_Bus_Util = 0.104409 
Issued_on_Two_Bus_Simul_Util = 0.020700 
issued_two_Eff = 0.198259 
queue_avg = 4.656945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65695
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113277 n_act=3416 n_pre=3400 n_ref_event=0 n_req=8016 n_rd=6593 n_rd_L2_A=0 n_write=0 n_wr_bk=2529 bw_util=0.0721
n_activity=28674 dram_eff=0.3181
bk0: 406a 115534i bk1: 408a 115596i bk2: 440a 115032i bk3: 441a 115152i bk4: 419a 115311i bk5: 394a 115759i bk6: 368a 115252i bk7: 367a 115563i bk8: 378a 115924i bk9: 423a 116017i bk10: 420a 115334i bk11: 416a 115553i bk12: 458a 114891i bk13: 428a 116004i bk14: 407a 115896i bk15: 420a 116348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.573852
Row_Buffer_Locality_read = 0.628849
Row_Buffer_Locality_write = 0.319044
Bank_Level_Parallism = 7.416184
Bank_Level_Parallism_Col = 4.677653
Bank_Level_Parallism_Ready = 1.923482
write_to_read_ratio_blp_rw_average = 0.365788
GrpLevelPara = 2.583539 

BW Util details:
bwutil = 0.072098 
total_CMD = 126522 
util_bw = 9122 
Wasted_Col = 12595 
Wasted_Row = 2986 
Idle = 101819 

BW Util Bottlenecks: 
RCDc_limit = 18379 
RCDWRc_limit = 5156 
WTRc_limit = 4940 
RTWc_limit = 27266 
CCDLc_limit = 4796 
rwq = 0 
CCDLc_limit_alone = 2798 
WTRc_limit_alone = 4520 
RTWc_limit_alone = 25688 

Commands details: 
total_CMD = 126522 
n_nop = 113277 
Read = 6593 
Write = 0 
L2_Alloc = 0 
L2_WB = 2529 
n_act = 3416 
n_pre = 3400 
n_ref = 0 
n_req = 8016 
total_req = 9122 

Dual Bus Interface Util: 
issued_total_row = 6816 
issued_total_col = 9122 
Row_Bus_Util =  0.053872 
CoL_Bus_Util = 0.072098 
Either_Row_CoL_Bus_Util = 0.104685 
Issued_on_Two_Bus_Simul_Util = 0.021285 
issued_two_Eff = 0.203322 
queue_avg = 4.757244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75724
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113619 n_act=3278 n_pre=3262 n_ref_event=0 n_req=7830 n_rd=6454 n_rd_L2_A=0 n_write=0 n_wr_bk=2445 bw_util=0.07034
n_activity=27437 dram_eff=0.3243
bk0: 451a 115528i bk1: 405a 115498i bk2: 428a 116043i bk3: 464a 115528i bk4: 387a 116792i bk5: 426a 115245i bk6: 352a 116410i bk7: 334a 115657i bk8: 385a 116690i bk9: 364a 116720i bk10: 410a 117036i bk11: 423a 115879i bk12: 424a 116221i bk13: 393a 116548i bk14: 432a 115921i bk15: 376a 117034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581354
Row_Buffer_Locality_read = 0.633870
Row_Buffer_Locality_write = 0.335029
Bank_Level_Parallism = 7.325843
Bank_Level_Parallism_Col = 4.539171
Bank_Level_Parallism_Ready = 1.935386
write_to_read_ratio_blp_rw_average = 0.353467
GrpLevelPara = 2.550165 

BW Util details:
bwutil = 0.070336 
total_CMD = 126522 
util_bw = 8899 
Wasted_Col = 12307 
Wasted_Row = 2468 
Idle = 102848 

BW Util Bottlenecks: 
RCDc_limit = 17659 
RCDWRc_limit = 4895 
WTRc_limit = 4929 
RTWc_limit = 24874 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 2648 
WTRc_limit_alone = 4565 
RTWc_limit_alone = 23504 

Commands details: 
total_CMD = 126522 
n_nop = 113619 
Read = 6454 
Write = 0 
L2_Alloc = 0 
L2_WB = 2445 
n_act = 3278 
n_pre = 3262 
n_ref = 0 
n_req = 7830 
total_req = 8899 

Dual Bus Interface Util: 
issued_total_row = 6540 
issued_total_col = 8899 
Row_Bus_Util =  0.051691 
CoL_Bus_Util = 0.070336 
Either_Row_CoL_Bus_Util = 0.101982 
Issued_on_Two_Bus_Simul_Util = 0.020044 
issued_two_Eff = 0.196543 
queue_avg = 4.557903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5579
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113412 n_act=3373 n_pre=3357 n_ref_event=0 n_req=8009 n_rd=6598 n_rd_L2_A=0 n_write=0 n_wr_bk=2459 bw_util=0.07158
n_activity=27726 dram_eff=0.3267
bk0: 405a 116349i bk1: 431a 115930i bk2: 427a 115844i bk3: 429a 115889i bk4: 401a 115955i bk5: 403a 116276i bk6: 370a 115662i bk7: 347a 116276i bk8: 390a 115587i bk9: 419a 115192i bk10: 465a 114870i bk11: 396a 116561i bk12: 412a 115497i bk13: 399a 115414i bk14: 447a 115348i bk15: 457a 114988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578849
Row_Buffer_Locality_read = 0.631707
Row_Buffer_Locality_write = 0.331680
Bank_Level_Parallism = 7.521663
Bank_Level_Parallism_Col = 4.649610
Bank_Level_Parallism_Ready = 1.910125
write_to_read_ratio_blp_rw_average = 0.367968
GrpLevelPara = 2.586928 

BW Util details:
bwutil = 0.071584 
total_CMD = 126522 
util_bw = 9057 
Wasted_Col = 12490 
Wasted_Row = 2480 
Idle = 102495 

BW Util Bottlenecks: 
RCDc_limit = 18159 
RCDWRc_limit = 5125 
WTRc_limit = 4751 
RTWc_limit = 27102 
CCDLc_limit = 4712 
rwq = 0 
CCDLc_limit_alone = 2788 
WTRc_limit_alone = 4372 
RTWc_limit_alone = 25557 

Commands details: 
total_CMD = 126522 
n_nop = 113412 
Read = 6598 
Write = 0 
L2_Alloc = 0 
L2_WB = 2459 
n_act = 3373 
n_pre = 3357 
n_ref = 0 
n_req = 8009 
total_req = 9057 

Dual Bus Interface Util: 
issued_total_row = 6730 
issued_total_col = 9057 
Row_Bus_Util =  0.053192 
CoL_Bus_Util = 0.071584 
Either_Row_CoL_Bus_Util = 0.103618 
Issued_on_Two_Bus_Simul_Util = 0.021158 
issued_two_Eff = 0.204195 
queue_avg = 4.942050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.94205
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=112962 n_act=3536 n_pre=3520 n_ref_event=0 n_req=8155 n_rd=6692 n_rd_L2_A=0 n_write=0 n_wr_bk=2615 bw_util=0.07356
n_activity=27926 dram_eff=0.3333
bk0: 459a 114353i bk1: 391a 115547i bk2: 398a 115631i bk3: 442a 115360i bk4: 418a 115496i bk5: 451a 114598i bk6: 333a 116125i bk7: 339a 115229i bk8: 386a 115508i bk9: 446a 114730i bk10: 430a 114964i bk11: 450a 115097i bk12: 438a 114245i bk13: 446a 114246i bk14: 433a 114926i bk15: 432a 114491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566401
Row_Buffer_Locality_read = 0.622983
Row_Buffer_Locality_write = 0.307587
Bank_Level_Parallism = 7.978761
Bank_Level_Parallism_Col = 4.917116
Bank_Level_Parallism_Ready = 1.919738
write_to_read_ratio_blp_rw_average = 0.386745
GrpLevelPara = 2.696913 

BW Util details:
bwutil = 0.073560 
total_CMD = 126522 
util_bw = 9307 
Wasted_Col = 12466 
Wasted_Row = 2286 
Idle = 102463 

BW Util Bottlenecks: 
RCDc_limit = 18661 
RCDWRc_limit = 5486 
WTRc_limit = 4980 
RTWc_limit = 31382 
CCDLc_limit = 5115 
rwq = 0 
CCDLc_limit_alone = 2917 
WTRc_limit_alone = 4569 
RTWc_limit_alone = 29595 

Commands details: 
total_CMD = 126522 
n_nop = 112962 
Read = 6692 
Write = 0 
L2_Alloc = 0 
L2_WB = 2615 
n_act = 3536 
n_pre = 3520 
n_ref = 0 
n_req = 8155 
total_req = 9307 

Dual Bus Interface Util: 
issued_total_row = 7056 
issued_total_col = 9307 
Row_Bus_Util =  0.055769 
CoL_Bus_Util = 0.073560 
Either_Row_CoL_Bus_Util = 0.107175 
Issued_on_Two_Bus_Simul_Util = 0.022154 
issued_two_Eff = 0.206711 
queue_avg = 5.121583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.12158
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113284 n_act=3353 n_pre=3337 n_ref_event=0 n_req=8078 n_rd=6646 n_rd_L2_A=0 n_write=0 n_wr_bk=2633 bw_util=0.07334
n_activity=27257 dram_eff=0.3404
bk0: 423a 115890i bk1: 458a 115174i bk2: 416a 116064i bk3: 446a 115130i bk4: 390a 116463i bk5: 404a 117058i bk6: 316a 116550i bk7: 347a 116322i bk8: 371a 116807i bk9: 446a 115074i bk10: 472a 114919i bk11: 420a 116009i bk12: 387a 116932i bk13: 441a 114958i bk14: 426a 115627i bk15: 483a 114546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.584922
Row_Buffer_Locality_read = 0.642040
Row_Buffer_Locality_write = 0.319832
Bank_Level_Parallism = 7.589810
Bank_Level_Parallism_Col = 4.719008
Bank_Level_Parallism_Ready = 1.898373
write_to_read_ratio_blp_rw_average = 0.376883
GrpLevelPara = 2.634319 

BW Util details:
bwutil = 0.073339 
total_CMD = 126522 
util_bw = 9279 
Wasted_Col = 12167 
Wasted_Row = 2126 
Idle = 102950 

BW Util Bottlenecks: 
RCDc_limit = 17607 
RCDWRc_limit = 5076 
WTRc_limit = 5479 
RTWc_limit = 26809 
CCDLc_limit = 4761 
rwq = 0 
CCDLc_limit_alone = 2871 
WTRc_limit_alone = 5088 
RTWc_limit_alone = 25310 

Commands details: 
total_CMD = 126522 
n_nop = 113284 
Read = 6646 
Write = 0 
L2_Alloc = 0 
L2_WB = 2633 
n_act = 3353 
n_pre = 3337 
n_ref = 0 
n_req = 8078 
total_req = 9279 

Dual Bus Interface Util: 
issued_total_row = 6690 
issued_total_col = 9279 
Row_Bus_Util =  0.052876 
CoL_Bus_Util = 0.073339 
Either_Row_CoL_Bus_Util = 0.104630 
Issued_on_Two_Bus_Simul_Util = 0.021585 
issued_two_Eff = 0.206300 
queue_avg = 4.828670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.82867
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113219 n_act=3368 n_pre=3352 n_ref_event=0 n_req=8037 n_rd=6637 n_rd_L2_A=0 n_write=0 n_wr_bk=2554 bw_util=0.07264
n_activity=27961 dram_eff=0.3287
bk0: 449a 115392i bk1: 463a 115684i bk2: 430a 115634i bk3: 420a 115691i bk4: 395a 116445i bk5: 427a 115446i bk6: 348a 115284i bk7: 354a 115793i bk8: 394a 115817i bk9: 382a 115515i bk10: 401a 115978i bk11: 438a 114823i bk12: 432a 115273i bk13: 422a 115640i bk14: 445a 115456i bk15: 437a 115801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580938
Row_Buffer_Locality_read = 0.633117
Row_Buffer_Locality_write = 0.333571
Bank_Level_Parallism = 7.563103
Bank_Level_Parallism_Col = 4.767437
Bank_Level_Parallism_Ready = 1.962463
write_to_read_ratio_blp_rw_average = 0.361377
GrpLevelPara = 2.595889 

BW Util details:
bwutil = 0.072643 
total_CMD = 126522 
util_bw = 9191 
Wasted_Col = 12501 
Wasted_Row = 2467 
Idle = 102363 

BW Util Bottlenecks: 
RCDc_limit = 18161 
RCDWRc_limit = 4977 
WTRc_limit = 5153 
RTWc_limit = 27487 
CCDLc_limit = 4926 
rwq = 0 
CCDLc_limit_alone = 2807 
WTRc_limit_alone = 4675 
RTWc_limit_alone = 25846 

Commands details: 
total_CMD = 126522 
n_nop = 113219 
Read = 6637 
Write = 0 
L2_Alloc = 0 
L2_WB = 2554 
n_act = 3368 
n_pre = 3352 
n_ref = 0 
n_req = 8037 
total_req = 9191 

Dual Bus Interface Util: 
issued_total_row = 6720 
issued_total_col = 9191 
Row_Bus_Util =  0.053113 
CoL_Bus_Util = 0.072643 
Either_Row_CoL_Bus_Util = 0.105144 
Issued_on_Two_Bus_Simul_Util = 0.020613 
issued_two_Eff = 0.196046 
queue_avg = 4.739626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.73963
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113279 n_act=3400 n_pre=3384 n_ref_event=0 n_req=7987 n_rd=6562 n_rd_L2_A=0 n_write=0 n_wr_bk=2587 bw_util=0.07231
n_activity=27388 dram_eff=0.3341
bk0: 422a 114787i bk1: 431a 115679i bk2: 407a 115881i bk3: 426a 115189i bk4: 393a 115949i bk5: 442a 115502i bk6: 291a 117238i bk7: 316a 116484i bk8: 432a 115328i bk9: 408a 115678i bk10: 452a 115113i bk11: 429a 114733i bk12: 466a 114752i bk13: 436a 115411i bk14: 413a 116369i bk15: 398a 115737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.574308
Row_Buffer_Locality_read = 0.628315
Row_Buffer_Locality_write = 0.325614
Bank_Level_Parallism = 7.679416
Bank_Level_Parallism_Col = 4.741393
Bank_Level_Parallism_Ready = 1.954421
write_to_read_ratio_blp_rw_average = 0.367213
GrpLevelPara = 2.630791 

BW Util details:
bwutil = 0.072312 
total_CMD = 126522 
util_bw = 9149 
Wasted_Col = 12270 
Wasted_Row = 2347 
Idle = 102756 

BW Util Bottlenecks: 
RCDc_limit = 18077 
RCDWRc_limit = 5048 
WTRc_limit = 5391 
RTWc_limit = 26849 
CCDLc_limit = 4755 
rwq = 0 
CCDLc_limit_alone = 2800 
WTRc_limit_alone = 4933 
RTWc_limit_alone = 25352 

Commands details: 
total_CMD = 126522 
n_nop = 113279 
Read = 6562 
Write = 0 
L2_Alloc = 0 
L2_WB = 2587 
n_act = 3400 
n_pre = 3384 
n_ref = 0 
n_req = 7987 
total_req = 9149 

Dual Bus Interface Util: 
issued_total_row = 6784 
issued_total_col = 9149 
Row_Bus_Util =  0.053619 
CoL_Bus_Util = 0.072312 
Either_Row_CoL_Bus_Util = 0.104670 
Issued_on_Two_Bus_Simul_Util = 0.021261 
issued_two_Eff = 0.203126 
queue_avg = 4.721219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72122
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113259 n_act=3416 n_pre=3400 n_ref_event=0 n_req=8018 n_rd=6545 n_rd_L2_A=0 n_write=0 n_wr_bk=2588 bw_util=0.07219
n_activity=27707 dram_eff=0.3296
bk0: 446a 115286i bk1: 439a 114986i bk2: 403a 115934i bk3: 454a 115108i bk4: 358a 116881i bk5: 393a 116076i bk6: 343a 115750i bk7: 363a 114776i bk8: 415a 114949i bk9: 472a 113818i bk10: 403a 115542i bk11: 422a 114869i bk12: 407a 115739i bk13: 418a 115207i bk14: 426a 115913i bk15: 383a 116203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.573959
Row_Buffer_Locality_read = 0.627349
Row_Buffer_Locality_write = 0.336728
Bank_Level_Parallism = 7.728327
Bank_Level_Parallism_Col = 4.822757
Bank_Level_Parallism_Ready = 1.915690
write_to_read_ratio_blp_rw_average = 0.377717
GrpLevelPara = 2.649292 

BW Util details:
bwutil = 0.072185 
total_CMD = 126522 
util_bw = 9133 
Wasted_Col = 12322 
Wasted_Row = 2526 
Idle = 102541 

BW Util Bottlenecks: 
RCDc_limit = 17992 
RCDWRc_limit = 5289 
WTRc_limit = 5240 
RTWc_limit = 27961 
CCDLc_limit = 4927 
rwq = 0 
CCDLc_limit_alone = 2934 
WTRc_limit_alone = 4809 
RTWc_limit_alone = 26399 

Commands details: 
total_CMD = 126522 
n_nop = 113259 
Read = 6545 
Write = 0 
L2_Alloc = 0 
L2_WB = 2588 
n_act = 3416 
n_pre = 3400 
n_ref = 0 
n_req = 8018 
total_req = 9133 

Dual Bus Interface Util: 
issued_total_row = 6816 
issued_total_col = 9133 
Row_Bus_Util =  0.053872 
CoL_Bus_Util = 0.072185 
Either_Row_CoL_Bus_Util = 0.104828 
Issued_on_Two_Bus_Simul_Util = 0.021230 
issued_two_Eff = 0.202518 
queue_avg = 4.938691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93869
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113244 n_act=3391 n_pre=3375 n_ref_event=0 n_req=8111 n_rd=6689 n_rd_L2_A=0 n_write=0 n_wr_bk=2579 bw_util=0.07325
n_activity=27289 dram_eff=0.3396
bk0: 426a 115577i bk1: 393a 116113i bk2: 426a 115031i bk3: 436a 115688i bk4: 452a 115011i bk5: 401a 116498i bk6: 387a 113910i bk7: 335a 116705i bk8: 419a 115282i bk9: 416a 115261i bk10: 444a 115624i bk11: 432a 116403i bk12: 426a 115050i bk13: 417a 115361i bk14: 421a 116698i bk15: 458a 114776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581926
Row_Buffer_Locality_read = 0.635372
Row_Buffer_Locality_write = 0.330520
Bank_Level_Parallism = 7.828768
Bank_Level_Parallism_Col = 4.778844
Bank_Level_Parallism_Ready = 1.945404
write_to_read_ratio_blp_rw_average = 0.368374
GrpLevelPara = 2.652245 

BW Util details:
bwutil = 0.073252 
total_CMD = 126522 
util_bw = 9268 
Wasted_Col = 11925 
Wasted_Row = 2243 
Idle = 103086 

BW Util Bottlenecks: 
RCDc_limit = 17810 
RCDWRc_limit = 5118 
WTRc_limit = 5366 
RTWc_limit = 26930 
CCDLc_limit = 4650 
rwq = 0 
CCDLc_limit_alone = 2698 
WTRc_limit_alone = 4948 
RTWc_limit_alone = 25396 

Commands details: 
total_CMD = 126522 
n_nop = 113244 
Read = 6689 
Write = 0 
L2_Alloc = 0 
L2_WB = 2579 
n_act = 3391 
n_pre = 3375 
n_ref = 0 
n_req = 8111 
total_req = 9268 

Dual Bus Interface Util: 
issued_total_row = 6766 
issued_total_col = 9268 
Row_Bus_Util =  0.053477 
CoL_Bus_Util = 0.073252 
Either_Row_CoL_Bus_Util = 0.104946 
Issued_on_Two_Bus_Simul_Util = 0.021783 
issued_two_Eff = 0.207561 
queue_avg = 4.994270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99427
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113553 n_act=3291 n_pre=3275 n_ref_event=0 n_req=7862 n_rd=6457 n_rd_L2_A=0 n_write=0 n_wr_bk=2544 bw_util=0.07114
n_activity=26903 dram_eff=0.3346
bk0: 433a 115906i bk1: 392a 116360i bk2: 432a 115157i bk3: 430a 114998i bk4: 377a 116468i bk5: 382a 116443i bk6: 374a 114991i bk7: 301a 117292i bk8: 424a 115314i bk9: 387a 115336i bk10: 411a 115420i bk11: 448a 115493i bk12: 441a 114874i bk13: 387a 117047i bk14: 435a 115784i bk15: 403a 116540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581404
Row_Buffer_Locality_read = 0.630169
Row_Buffer_Locality_write = 0.357295
Bank_Level_Parallism = 7.649140
Bank_Level_Parallism_Col = 4.781246
Bank_Level_Parallism_Ready = 1.988779
write_to_read_ratio_blp_rw_average = 0.364756
GrpLevelPara = 2.604891 

BW Util details:
bwutil = 0.071142 
total_CMD = 126522 
util_bw = 9001 
Wasted_Col = 11991 
Wasted_Row = 2382 
Idle = 103148 

BW Util Bottlenecks: 
RCDc_limit = 17825 
RCDWRc_limit = 4918 
WTRc_limit = 5382 
RTWc_limit = 26385 
CCDLc_limit = 4737 
rwq = 0 
CCDLc_limit_alone = 2715 
WTRc_limit_alone = 4941 
RTWc_limit_alone = 24804 

Commands details: 
total_CMD = 126522 
n_nop = 113553 
Read = 6457 
Write = 0 
L2_Alloc = 0 
L2_WB = 2544 
n_act = 3291 
n_pre = 3275 
n_ref = 0 
n_req = 7862 
total_req = 9001 

Dual Bus Interface Util: 
issued_total_row = 6566 
issued_total_col = 9001 
Row_Bus_Util =  0.051896 
CoL_Bus_Util = 0.071142 
Either_Row_CoL_Bus_Util = 0.102504 
Issued_on_Two_Bus_Simul_Util = 0.020534 
issued_two_Eff = 0.200324 
queue_avg = 4.819644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.81964
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=112902 n_act=3505 n_pre=3489 n_ref_event=0 n_req=8326 n_rd=6839 n_rd_L2_A=0 n_write=0 n_wr_bk=2642 bw_util=0.07494
n_activity=27824 dram_eff=0.3407
bk0: 424a 114822i bk1: 433a 115315i bk2: 425a 114790i bk3: 456a 114561i bk4: 409a 115798i bk5: 415a 115203i bk6: 351a 115806i bk7: 378a 114093i bk8: 432a 114706i bk9: 450a 114044i bk10: 437a 115032i bk11: 443a 113862i bk12: 420a 115297i bk13: 435a 115002i bk14: 463a 114643i bk15: 468a 115061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.579030
Row_Buffer_Locality_read = 0.633426
Row_Buffer_Locality_write = 0.328850
Bank_Level_Parallism = 8.056416
Bank_Level_Parallism_Col = 4.975226
Bank_Level_Parallism_Ready = 1.935872
write_to_read_ratio_blp_rw_average = 0.385586
GrpLevelPara = 2.696986 

BW Util details:
bwutil = 0.074936 
total_CMD = 126522 
util_bw = 9481 
Wasted_Col = 12397 
Wasted_Row = 2282 
Idle = 102362 

BW Util Bottlenecks: 
RCDc_limit = 18423 
RCDWRc_limit = 5318 
WTRc_limit = 5326 
RTWc_limit = 30730 
CCDLc_limit = 5272 
rwq = 0 
CCDLc_limit_alone = 3069 
WTRc_limit_alone = 4870 
RTWc_limit_alone = 28983 

Commands details: 
total_CMD = 126522 
n_nop = 112902 
Read = 6839 
Write = 0 
L2_Alloc = 0 
L2_WB = 2642 
n_act = 3505 
n_pre = 3489 
n_ref = 0 
n_req = 8326 
total_req = 9481 

Dual Bus Interface Util: 
issued_total_row = 6994 
issued_total_col = 9481 
Row_Bus_Util =  0.055279 
CoL_Bus_Util = 0.074936 
Either_Row_CoL_Bus_Util = 0.107649 
Issued_on_Two_Bus_Simul_Util = 0.022565 
issued_two_Eff = 0.209618 
queue_avg = 5.172460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17246
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113319 n_act=3394 n_pre=3378 n_ref_event=0 n_req=7965 n_rd=6573 n_rd_L2_A=0 n_write=0 n_wr_bk=2511 bw_util=0.0718
n_activity=28073 dram_eff=0.3236
bk0: 426a 114870i bk1: 405a 115626i bk2: 487a 114834i bk3: 429a 115231i bk4: 429a 115848i bk5: 406a 115514i bk6: 338a 115924i bk7: 329a 116880i bk8: 427a 115315i bk9: 395a 116418i bk10: 403a 115605i bk11: 406a 115598i bk12: 433a 115788i bk13: 396a 116050i bk14: 430a 115714i bk15: 434a 115271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.573886
Row_Buffer_Locality_read = 0.630458
Row_Buffer_Locality_write = 0.306753
Bank_Level_Parallism = 7.530481
Bank_Level_Parallism_Col = 4.678514
Bank_Level_Parallism_Ready = 1.906319
write_to_read_ratio_blp_rw_average = 0.371779
GrpLevelPara = 2.596877 

BW Util details:
bwutil = 0.071798 
total_CMD = 126522 
util_bw = 9084 
Wasted_Col = 12523 
Wasted_Row = 2539 
Idle = 102376 

BW Util Bottlenecks: 
RCDc_limit = 18303 
RCDWRc_limit = 5239 
WTRc_limit = 4801 
RTWc_limit = 28122 
CCDLc_limit = 4848 
rwq = 0 
CCDLc_limit_alone = 2832 
WTRc_limit_alone = 4391 
RTWc_limit_alone = 26516 

Commands details: 
total_CMD = 126522 
n_nop = 113319 
Read = 6573 
Write = 0 
L2_Alloc = 0 
L2_WB = 2511 
n_act = 3394 
n_pre = 3378 
n_ref = 0 
n_req = 7965 
total_req = 9084 

Dual Bus Interface Util: 
issued_total_row = 6772 
issued_total_col = 9084 
Row_Bus_Util =  0.053524 
CoL_Bus_Util = 0.071798 
Either_Row_CoL_Bus_Util = 0.104353 
Issued_on_Two_Bus_Simul_Util = 0.020969 
issued_two_Eff = 0.200939 
queue_avg = 4.619884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.61988
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113281 n_act=3399 n_pre=3383 n_ref_event=0 n_req=7993 n_rd=6583 n_rd_L2_A=0 n_write=0 n_wr_bk=2520 bw_util=0.07195
n_activity=28354 dram_eff=0.321
bk0: 428a 115532i bk1: 405a 116487i bk2: 420a 116162i bk3: 430a 115156i bk4: 400a 116324i bk5: 392a 115549i bk6: 352a 115476i bk7: 320a 116462i bk8: 376a 116555i bk9: 412a 116049i bk10: 459a 114815i bk11: 450a 115229i bk12: 426a 115758i bk13: 431a 115175i bk14: 428a 115483i bk15: 454a 115230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.574753
Row_Buffer_Locality_read = 0.627374
Row_Buffer_Locality_write = 0.329078
Bank_Level_Parallism = 7.384700
Bank_Level_Parallism_Col = 4.613776
Bank_Level_Parallism_Ready = 1.931341
write_to_read_ratio_blp_rw_average = 0.370344
GrpLevelPara = 2.575812 

BW Util details:
bwutil = 0.071948 
total_CMD = 126522 
util_bw = 9103 
Wasted_Col = 12883 
Wasted_Row = 2511 
Idle = 102025 

BW Util Bottlenecks: 
RCDc_limit = 18526 
RCDWRc_limit = 5062 
WTRc_limit = 5236 
RTWc_limit = 27448 
CCDLc_limit = 4656 
rwq = 0 
CCDLc_limit_alone = 2792 
WTRc_limit_alone = 4854 
RTWc_limit_alone = 25966 

Commands details: 
total_CMD = 126522 
n_nop = 113281 
Read = 6583 
Write = 0 
L2_Alloc = 0 
L2_WB = 2520 
n_act = 3399 
n_pre = 3383 
n_ref = 0 
n_req = 7993 
total_req = 9103 

Dual Bus Interface Util: 
issued_total_row = 6782 
issued_total_col = 9103 
Row_Bus_Util =  0.053603 
CoL_Bus_Util = 0.071948 
Either_Row_CoL_Bus_Util = 0.104654 
Issued_on_Two_Bus_Simul_Util = 0.020898 
issued_two_Eff = 0.199683 
queue_avg = 4.680467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.68047
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113272 n_act=3403 n_pre=3387 n_ref_event=0 n_req=8014 n_rd=6567 n_rd_L2_A=0 n_write=0 n_wr_bk=2588 bw_util=0.07236
n_activity=28000 dram_eff=0.327
bk0: 399a 115859i bk1: 416a 115218i bk2: 406a 115665i bk3: 416a 115869i bk4: 457a 115602i bk5: 471a 114396i bk6: 354a 115237i bk7: 324a 116122i bk8: 388a 115882i bk9: 398a 116135i bk10: 424a 114996i bk11: 419a 115427i bk12: 445a 114844i bk13: 443a 114493i bk14: 394a 115839i bk15: 413a 115133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575368
Row_Buffer_Locality_read = 0.626770
Row_Buffer_Locality_write = 0.342087
Bank_Level_Parallism = 7.700402
Bank_Level_Parallism_Col = 4.870848
Bank_Level_Parallism_Ready = 1.971054
write_to_read_ratio_blp_rw_average = 0.371433
GrpLevelPara = 2.618668 

BW Util details:
bwutil = 0.072359 
total_CMD = 126522 
util_bw = 9155 
Wasted_Col = 12349 
Wasted_Row = 2605 
Idle = 102413 

BW Util Bottlenecks: 
RCDc_limit = 18158 
RCDWRc_limit = 5102 
WTRc_limit = 5301 
RTWc_limit = 28856 
CCDLc_limit = 4800 
rwq = 0 
CCDLc_limit_alone = 2769 
WTRc_limit_alone = 4910 
RTWc_limit_alone = 27216 

Commands details: 
total_CMD = 126522 
n_nop = 113272 
Read = 6567 
Write = 0 
L2_Alloc = 0 
L2_WB = 2588 
n_act = 3403 
n_pre = 3387 
n_ref = 0 
n_req = 8014 
total_req = 9155 

Dual Bus Interface Util: 
issued_total_row = 6790 
issued_total_col = 9155 
Row_Bus_Util =  0.053667 
CoL_Bus_Util = 0.072359 
Either_Row_CoL_Bus_Util = 0.104725 
Issued_on_Two_Bus_Simul_Util = 0.021301 
issued_two_Eff = 0.203396 
queue_avg = 4.804382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.80438
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=112943 n_act=3445 n_pre=3429 n_ref_event=0 n_req=8248 n_rd=6767 n_rd_L2_A=0 n_write=0 n_wr_bk=2705 bw_util=0.07486
n_activity=27588 dram_eff=0.3433
bk0: 444a 114667i bk1: 446a 114401i bk2: 402a 115819i bk3: 476a 114956i bk4: 386a 115620i bk5: 372a 116783i bk6: 382a 115155i bk7: 321a 116647i bk8: 427a 114676i bk9: 469a 113828i bk10: 454a 114668i bk11: 453a 114701i bk12: 417a 115580i bk13: 423a 114817i bk14: 462a 114414i bk15: 433a 115651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582323
Row_Buffer_Locality_read = 0.634107
Row_Buffer_Locality_write = 0.345712
Bank_Level_Parallism = 7.935628
Bank_Level_Parallism_Col = 4.933452
Bank_Level_Parallism_Ready = 1.950169
write_to_read_ratio_blp_rw_average = 0.373026
GrpLevelPara = 2.661564 

BW Util details:
bwutil = 0.074864 
total_CMD = 126522 
util_bw = 9472 
Wasted_Col = 12212 
Wasted_Row = 2286 
Idle = 102552 

BW Util Bottlenecks: 
RCDc_limit = 18337 
RCDWRc_limit = 5139 
WTRc_limit = 5527 
RTWc_limit = 28012 
CCDLc_limit = 5074 
rwq = 0 
CCDLc_limit_alone = 2942 
WTRc_limit_alone = 5037 
RTWc_limit_alone = 26370 

Commands details: 
total_CMD = 126522 
n_nop = 112943 
Read = 6767 
Write = 0 
L2_Alloc = 0 
L2_WB = 2705 
n_act = 3445 
n_pre = 3429 
n_ref = 0 
n_req = 8248 
total_req = 9472 

Dual Bus Interface Util: 
issued_total_row = 6874 
issued_total_col = 9472 
Row_Bus_Util =  0.054330 
CoL_Bus_Util = 0.074864 
Either_Row_CoL_Bus_Util = 0.107325 
Issued_on_Two_Bus_Simul_Util = 0.021870 
issued_two_Eff = 0.203771 
queue_avg = 5.176713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17671
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=112965 n_act=3496 n_pre=3480 n_ref_event=0 n_req=8130 n_rd=6683 n_rd_L2_A=0 n_write=0 n_wr_bk=2655 bw_util=0.07381
n_activity=27841 dram_eff=0.3354
bk0: 411a 115640i bk1: 431a 115025i bk2: 411a 115152i bk3: 452a 114450i bk4: 425a 115405i bk5: 447a 115457i bk6: 327a 116439i bk7: 367a 116195i bk8: 410a 115804i bk9: 378a 115942i bk10: 465a 114430i bk11: 453a 114491i bk12: 445a 114538i bk13: 419a 115259i bk14: 423a 115055i bk15: 419a 115426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569988
Row_Buffer_Locality_read = 0.623522
Row_Buffer_Locality_write = 0.322737
Bank_Level_Parallism = 7.742619
Bank_Level_Parallism_Col = 4.693161
Bank_Level_Parallism_Ready = 1.955986
write_to_read_ratio_blp_rw_average = 0.368725
GrpLevelPara = 2.625829 

BW Util details:
bwutil = 0.073805 
total_CMD = 126522 
util_bw = 9338 
Wasted_Col = 12644 
Wasted_Row = 2270 
Idle = 102270 

BW Util Bottlenecks: 
RCDc_limit = 18674 
RCDWRc_limit = 5251 
WTRc_limit = 5334 
RTWc_limit = 27340 
CCDLc_limit = 4896 
rwq = 0 
CCDLc_limit_alone = 2960 
WTRc_limit_alone = 4886 
RTWc_limit_alone = 25852 

Commands details: 
total_CMD = 126522 
n_nop = 112965 
Read = 6683 
Write = 0 
L2_Alloc = 0 
L2_WB = 2655 
n_act = 3496 
n_pre = 3480 
n_ref = 0 
n_req = 8130 
total_req = 9338 

Dual Bus Interface Util: 
issued_total_row = 6976 
issued_total_col = 9338 
Row_Bus_Util =  0.055137 
CoL_Bus_Util = 0.073805 
Either_Row_CoL_Bus_Util = 0.107151 
Issued_on_Two_Bus_Simul_Util = 0.021791 
issued_two_Eff = 0.203364 
queue_avg = 4.948420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.94842
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113379 n_act=3329 n_pre=3313 n_ref_event=0 n_req=8065 n_rd=6634 n_rd_L2_A=0 n_write=0 n_wr_bk=2537 bw_util=0.07249
n_activity=27676 dram_eff=0.3314
bk0: 440a 116253i bk1: 407a 116561i bk2: 445a 115375i bk3: 430a 116014i bk4: 390a 117254i bk5: 403a 116411i bk6: 303a 116700i bk7: 345a 116789i bk8: 451a 114366i bk9: 378a 116209i bk10: 443a 115811i bk11: 450a 115150i bk12: 442a 114960i bk13: 447a 115739i bk14: 404a 116678i bk15: 456a 115440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.587229
Row_Buffer_Locality_read = 0.638830
Row_Buffer_Locality_write = 0.348008
Bank_Level_Parallism = 7.444056
Bank_Level_Parallism_Col = 4.592984
Bank_Level_Parallism_Ready = 1.926071
write_to_read_ratio_blp_rw_average = 0.355858
GrpLevelPara = 2.558138 

BW Util details:
bwutil = 0.072485 
total_CMD = 126522 
util_bw = 9171 
Wasted_Col = 12231 
Wasted_Row = 2336 
Idle = 102784 

BW Util Bottlenecks: 
RCDc_limit = 17645 
RCDWRc_limit = 4918 
WTRc_limit = 4980 
RTWc_limit = 24340 
CCDLc_limit = 4650 
rwq = 0 
CCDLc_limit_alone = 2807 
WTRc_limit_alone = 4652 
RTWc_limit_alone = 22825 

Commands details: 
total_CMD = 126522 
n_nop = 113379 
Read = 6634 
Write = 0 
L2_Alloc = 0 
L2_WB = 2537 
n_act = 3329 
n_pre = 3313 
n_ref = 0 
n_req = 8065 
total_req = 9171 

Dual Bus Interface Util: 
issued_total_row = 6642 
issued_total_col = 9171 
Row_Bus_Util =  0.052497 
CoL_Bus_Util = 0.072485 
Either_Row_CoL_Bus_Util = 0.103879 
Issued_on_Two_Bus_Simul_Util = 0.021103 
issued_two_Eff = 0.203150 
queue_avg = 4.595485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.59549
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113547 n_act=3280 n_pre=3264 n_ref_event=0 n_req=7939 n_rd=6544 n_rd_L2_A=0 n_write=0 n_wr_bk=2502 bw_util=0.0715
n_activity=27121 dram_eff=0.3335
bk0: 442a 115251i bk1: 431a 115744i bk2: 412a 115410i bk3: 384a 117336i bk4: 391a 116882i bk5: 418a 115808i bk6: 339a 115637i bk7: 349a 116195i bk8: 415a 116881i bk9: 435a 114660i bk10: 409a 115713i bk11: 428a 115496i bk12: 400a 116192i bk13: 404a 114612i bk14: 455a 115353i bk15: 432a 115617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586850
Row_Buffer_Locality_read = 0.641656
Row_Buffer_Locality_write = 0.329749
Bank_Level_Parallism = 7.666852
Bank_Level_Parallism_Col = 4.784862
Bank_Level_Parallism_Ready = 1.953460
write_to_read_ratio_blp_rw_average = 0.368394
GrpLevelPara = 2.617533 

BW Util details:
bwutil = 0.071497 
total_CMD = 126522 
util_bw = 9046 
Wasted_Col = 12091 
Wasted_Row = 2276 
Idle = 103109 

BW Util Bottlenecks: 
RCDc_limit = 17506 
RCDWRc_limit = 4968 
WTRc_limit = 4930 
RTWc_limit = 27951 
CCDLc_limit = 4628 
rwq = 0 
CCDLc_limit_alone = 2636 
WTRc_limit_alone = 4553 
RTWc_limit_alone = 26336 

Commands details: 
total_CMD = 126522 
n_nop = 113547 
Read = 6544 
Write = 0 
L2_Alloc = 0 
L2_WB = 2502 
n_act = 3280 
n_pre = 3264 
n_ref = 0 
n_req = 7939 
total_req = 9046 

Dual Bus Interface Util: 
issued_total_row = 6544 
issued_total_col = 9046 
Row_Bus_Util =  0.051722 
CoL_Bus_Util = 0.071497 
Either_Row_CoL_Bus_Util = 0.102551 
Issued_on_Two_Bus_Simul_Util = 0.020668 
issued_two_Eff = 0.201541 
queue_avg = 4.776766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77677
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113247 n_act=3404 n_pre=3388 n_ref_event=0 n_req=8081 n_rd=6625 n_rd_L2_A=0 n_write=0 n_wr_bk=2564 bw_util=0.07263
n_activity=27801 dram_eff=0.3305
bk0: 423a 115925i bk1: 458a 114685i bk2: 412a 116142i bk3: 441a 115400i bk4: 422a 116718i bk5: 374a 116094i bk6: 357a 115533i bk7: 347a 115732i bk8: 382a 116542i bk9: 399a 116448i bk10: 457a 114556i bk11: 460a 115287i bk12: 442a 115181i bk13: 431a 115204i bk14: 408a 115318i bk15: 412a 115829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578765
Row_Buffer_Locality_read = 0.633057
Row_Buffer_Locality_write = 0.331731
Bank_Level_Parallism = 7.677715
Bank_Level_Parallism_Col = 4.738341
Bank_Level_Parallism_Ready = 1.892698
write_to_read_ratio_blp_rw_average = 0.364545
GrpLevelPara = 2.638650 

BW Util details:
bwutil = 0.072628 
total_CMD = 126522 
util_bw = 9189 
Wasted_Col = 12089 
Wasted_Row = 2406 
Idle = 102838 

BW Util Bottlenecks: 
RCDc_limit = 18030 
RCDWRc_limit = 5013 
WTRc_limit = 5392 
RTWc_limit = 26687 
CCDLc_limit = 4825 
rwq = 0 
CCDLc_limit_alone = 2824 
WTRc_limit_alone = 4954 
RTWc_limit_alone = 25124 

Commands details: 
total_CMD = 126522 
n_nop = 113247 
Read = 6625 
Write = 0 
L2_Alloc = 0 
L2_WB = 2564 
n_act = 3404 
n_pre = 3388 
n_ref = 0 
n_req = 8081 
total_req = 9189 

Dual Bus Interface Util: 
issued_total_row = 6792 
issued_total_col = 9189 
Row_Bus_Util =  0.053682 
CoL_Bus_Util = 0.072628 
Either_Row_CoL_Bus_Util = 0.104922 
Issued_on_Two_Bus_Simul_Util = 0.021388 
issued_two_Eff = 0.203842 
queue_avg = 4.705522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.70552
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126522 n_nop=113558 n_act=3297 n_pre=3281 n_ref_event=0 n_req=7966 n_rd=6592 n_rd_L2_A=0 n_write=0 n_wr_bk=2442 bw_util=0.0714
n_activity=27629 dram_eff=0.327
bk0: 400a 116252i bk1: 414a 116298i bk2: 416a 116615i bk3: 429a 115179i bk4: 411a 116719i bk5: 402a 115904i bk6: 370a 116356i bk7: 321a 116486i bk8: 415a 115835i bk9: 427a 116394i bk10: 435a 116027i bk11: 436a 115481i bk12: 418a 115679i bk13: 427a 115950i bk14: 431a 116532i bk15: 440a 115527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586116
Row_Buffer_Locality_read = 0.637136
Row_Buffer_Locality_write = 0.341339
Bank_Level_Parallism = 7.340433
Bank_Level_Parallism_Col = 4.603584
Bank_Level_Parallism_Ready = 1.911003
write_to_read_ratio_blp_rw_average = 0.352893
GrpLevelPara = 2.547014 

BW Util details:
bwutil = 0.071403 
total_CMD = 126522 
util_bw = 9034 
Wasted_Col = 12238 
Wasted_Row = 2580 
Idle = 102670 

BW Util Bottlenecks: 
RCDc_limit = 17743 
RCDWRc_limit = 4758 
WTRc_limit = 5029 
RTWc_limit = 25205 
CCDLc_limit = 4755 
rwq = 0 
CCDLc_limit_alone = 2854 
WTRc_limit_alone = 4615 
RTWc_limit_alone = 23718 

Commands details: 
total_CMD = 126522 
n_nop = 113558 
Read = 6592 
Write = 0 
L2_Alloc = 0 
L2_WB = 2442 
n_act = 3297 
n_pre = 3281 
n_ref = 0 
n_req = 7966 
total_req = 9034 

Dual Bus Interface Util: 
issued_total_row = 6578 
issued_total_col = 9034 
Row_Bus_Util =  0.051991 
CoL_Bus_Util = 0.071403 
Either_Row_CoL_Bus_Util = 0.102464 
Issued_on_Two_Bus_Simul_Util = 0.020929 
issued_two_Eff = 0.204258 
queue_avg = 4.656850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17773, Miss = 7090, Miss_rate = 0.399, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[1]: Access = 17719, Miss = 6782, Miss_rate = 0.383, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[2]: Access = 17636, Miss = 6959, Miss_rate = 0.395, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[3]: Access = 17905, Miss = 7087, Miss_rate = 0.396, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 17669, Miss = 7051, Miss_rate = 0.399, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[5]: Access = 17778, Miss = 6992, Miss_rate = 0.393, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[6]: Access = 17837, Miss = 6973, Miss_rate = 0.391, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[7]: Access = 18069, Miss = 7133, Miss_rate = 0.395, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 18004, Miss = 7086, Miss_rate = 0.394, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[9]: Access = 17907, Miss = 6760, Miss_rate = 0.378, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[10]: Access = 17654, Miss = 6939, Miss_rate = 0.393, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[11]: Access = 38204, Miss = 6711, Miss_rate = 0.176, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[12]: Access = 17417, Miss = 6771, Miss_rate = 0.389, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[13]: Access = 17913, Miss = 7158, Miss_rate = 0.400, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[14]: Access = 17915, Miss = 7147, Miss_rate = 0.399, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[15]: Access = 18010, Miss = 6928, Miss_rate = 0.385, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[16]: Access = 17650, Miss = 6678, Miss_rate = 0.378, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[17]: Access = 17581, Miss = 6889, Miss_rate = 0.392, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[18]: Access = 18182, Miss = 7008, Miss_rate = 0.385, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[19]: Access = 17572, Miss = 6979, Miss_rate = 0.397, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[20]: Access = 17690, Miss = 6811, Miss_rate = 0.385, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[21]: Access = 17738, Miss = 7175, Miss_rate = 0.404, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[22]: Access = 17770, Miss = 6855, Miss_rate = 0.386, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[23]: Access = 17837, Miss = 7033, Miss_rate = 0.394, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[24]: Access = 17506, Miss = 6850, Miss_rate = 0.391, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[25]: Access = 17987, Miss = 7107, Miss_rate = 0.395, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[26]: Access = 17599, Miss = 6629, Miss_rate = 0.377, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[27]: Access = 17825, Miss = 7100, Miss_rate = 0.398, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[28]: Access = 17684, Miss = 6885, Miss_rate = 0.389, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[29]: Access = 17587, Miss = 6950, Miss_rate = 0.395, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[30]: Access = 17799, Miss = 6880, Miss_rate = 0.387, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[31]: Access = 17732, Miss = 6993, Miss_rate = 0.394, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[32]: Access = 17631, Miss = 6842, Miss_rate = 0.388, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[33]: Access = 17962, Miss = 7098, Miss_rate = 0.395, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[34]: Access = 17640, Miss = 7050, Miss_rate = 0.400, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[35]: Access = 17794, Miss = 6922, Miss_rate = 0.389, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[36]: Access = 17629, Miss = 6868, Miss_rate = 0.390, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[37]: Access = 17468, Miss = 6736, Miss_rate = 0.386, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[38]: Access = 17709, Miss = 6948, Miss_rate = 0.392, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[39]: Access = 17768, Miss = 6832, Miss_rate = 0.385, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[40]: Access = 17991, Miss = 6875, Miss_rate = 0.382, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[41]: Access = 17654, Miss = 7074, Miss_rate = 0.401, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[42]: Access = 17665, Miss = 6877, Miss_rate = 0.389, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[43]: Access = 17657, Miss = 6688, Miss_rate = 0.379, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[44]: Access = 17745, Miss = 7204, Miss_rate = 0.406, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[45]: Access = 17603, Miss = 6983, Miss_rate = 0.397, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[46]: Access = 17860, Miss = 6979, Miss_rate = 0.391, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[47]: Access = 17454, Miss = 6913, Miss_rate = 0.396, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[48]: Access = 17675, Miss = 6973, Miss_rate = 0.395, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[49]: Access = 17697, Miss = 7040, Miss_rate = 0.398, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[50]: Access = 17440, Miss = 6763, Miss_rate = 0.388, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[51]: Access = 17635, Miss = 6987, Miss_rate = 0.396, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[52]: Access = 18288, Miss = 7173, Miss_rate = 0.392, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[53]: Access = 17846, Miss = 6980, Miss_rate = 0.391, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[54]: Access = 17799, Miss = 6726, Miss_rate = 0.378, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[55]: Access = 18147, Miss = 7188, Miss_rate = 0.396, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[56]: Access = 17797, Miss = 6993, Miss_rate = 0.393, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[57]: Access = 17717, Miss = 7051, Miss_rate = 0.398, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[58]: Access = 17719, Miss = 6948, Miss_rate = 0.392, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[59]: Access = 17504, Miss = 6856, Miss_rate = 0.392, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[60]: Access = 17584, Miss = 6908, Miss_rate = 0.393, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[61]: Access = 17513, Miss = 7075, Miss_rate = 0.404, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[62]: Access = 17845, Miss = 7066, Miss_rate = 0.396, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[63]: Access = 17472, Miss = 6781, Miss_rate = 0.388, Pending_hits = 41, Reservation_fails = 0
L2_total_cache_accesses = 1156057
L2_total_cache_misses = 444786
L2_total_cache_miss_rate = 0.3847
L2_total_cache_pending_hits = 3093
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 104063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2869
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 201022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 724727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434199
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1156057
icnt_total_pkts_simt_to_mem=1156057
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1156057
Req_Network_cycles = 168503
Req_Network_injected_packets_per_cycle =       6.8608 
Req_Network_conflicts_per_cycle =      11.5572
Req_Network_conflicts_per_cycle_util =      25.3181
Req_Bank_Level_Parallism =      15.0297
Req_Network_in_buffer_full_per_cycle =       1.0999
Req_Network_in_buffer_avg_util =      40.1087
Req_Network_out_buffer_full_per_cycle =       0.0036
Req_Network_out_buffer_avg_util =      10.2911

Reply_Network_injected_packets_num = 1156057
Reply_Network_cycles = 168503
Reply_Network_injected_packets_per_cycle =        6.8608
Reply_Network_conflicts_per_cycle =        8.6247
Reply_Network_conflicts_per_cycle_util =      18.7516
Reply_Bank_Level_Parallism =      14.9165
Reply_Network_in_buffer_full_per_cycle =       0.0001
Reply_Network_in_buffer_avg_util =       3.3919
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0858
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 57 sec (3537 sec)
gpgpu_simulation_rate = 67770 (inst/sec)
gpgpu_simulation_rate = 47 (cycle/sec)
gpgpu_silicon_slowdown = 24085106x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 38341
gpu_sim_insn = 18317986
gpu_ipc =     477.7650
gpu_tot_sim_cycle = 206844
gpu_tot_sim_insn = 258021494
gpu_tot_ipc =    1247.4207
gpu_tot_issued_cta = 27356
gpu_occupancy = 43.0069% 
gpu_tot_occupancy = 30.6661% 
max_total_param_size = 0
gpu_stall_dramfull = 480480
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       4.0154
partiton_level_parallism_total  =       6.3333
partiton_level_parallism_util =       4.6718
partiton_level_parallism_util_total  =      11.9881
L2_BW  =     145.4534 GB/Sec
L2_BW_total  =     229.4185 GB/Sec
gpu_total_sim_rate=54561

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 23842, Miss = 14733, Miss_rate = 0.618, Pending_hits = 12, Reservation_fails = 145406
	L1D_cache_core[1]: Access = 23722, Miss = 14690, Miss_rate = 0.619, Pending_hits = 6, Reservation_fails = 184523
	L1D_cache_core[2]: Access = 23655, Miss = 14614, Miss_rate = 0.618, Pending_hits = 9, Reservation_fails = 183092
	L1D_cache_core[3]: Access = 23275, Miss = 14451, Miss_rate = 0.621, Pending_hits = 4, Reservation_fails = 183918
	L1D_cache_core[4]: Access = 24877, Miss = 15208, Miss_rate = 0.611, Pending_hits = 8, Reservation_fails = 149164
	L1D_cache_core[5]: Access = 24178, Miss = 14889, Miss_rate = 0.616, Pending_hits = 5, Reservation_fails = 175852
	L1D_cache_core[6]: Access = 23107, Miss = 14394, Miss_rate = 0.623, Pending_hits = 5, Reservation_fails = 147047
	L1D_cache_core[7]: Access = 24141, Miss = 14870, Miss_rate = 0.616, Pending_hits = 8, Reservation_fails = 165328
	L1D_cache_core[8]: Access = 23897, Miss = 14766, Miss_rate = 0.618, Pending_hits = 4, Reservation_fails = 187742
	L1D_cache_core[9]: Access = 24325, Miss = 14981, Miss_rate = 0.616, Pending_hits = 9, Reservation_fails = 159085
	L1D_cache_core[10]: Access = 24372, Miss = 15105, Miss_rate = 0.620, Pending_hits = 10, Reservation_fails = 181298
	L1D_cache_core[11]: Access = 22259, Miss = 14067, Miss_rate = 0.632, Pending_hits = 2, Reservation_fails = 162057
	L1D_cache_core[12]: Access = 25365, Miss = 15501, Miss_rate = 0.611, Pending_hits = 9, Reservation_fails = 154257
	L1D_cache_core[13]: Access = 23454, Miss = 14636, Miss_rate = 0.624, Pending_hits = 11, Reservation_fails = 197832
	L1D_cache_core[14]: Access = 25014, Miss = 15398, Miss_rate = 0.616, Pending_hits = 8, Reservation_fails = 170863
	L1D_cache_core[15]: Access = 23181, Miss = 14503, Miss_rate = 0.626, Pending_hits = 6, Reservation_fails = 192617
	L1D_cache_core[16]: Access = 24423, Miss = 15100, Miss_rate = 0.618, Pending_hits = 7, Reservation_fails = 183098
	L1D_cache_core[17]: Access = 23115, Miss = 14434, Miss_rate = 0.624, Pending_hits = 5, Reservation_fails = 177615
	L1D_cache_core[18]: Access = 24820, Miss = 15225, Miss_rate = 0.613, Pending_hits = 7, Reservation_fails = 196963
	L1D_cache_core[19]: Access = 25580, Miss = 15637, Miss_rate = 0.611, Pending_hits = 10, Reservation_fails = 226518
	L1D_cache_core[20]: Access = 23809, Miss = 14774, Miss_rate = 0.621, Pending_hits = 8, Reservation_fails = 163589
	L1D_cache_core[21]: Access = 22637, Miss = 14223, Miss_rate = 0.628, Pending_hits = 9, Reservation_fails = 169718
	L1D_cache_core[22]: Access = 22411, Miss = 14111, Miss_rate = 0.630, Pending_hits = 4, Reservation_fails = 179091
	L1D_cache_core[23]: Access = 23084, Miss = 14467, Miss_rate = 0.627, Pending_hits = 4, Reservation_fails = 212854
	L1D_cache_core[24]: Access = 23659, Miss = 14708, Miss_rate = 0.622, Pending_hits = 7, Reservation_fails = 168889
	L1D_cache_core[25]: Access = 23285, Miss = 14534, Miss_rate = 0.624, Pending_hits = 3, Reservation_fails = 161673
	L1D_cache_core[26]: Access = 23746, Miss = 14772, Miss_rate = 0.622, Pending_hits = 6, Reservation_fails = 177243
	L1D_cache_core[27]: Access = 23849, Miss = 14860, Miss_rate = 0.623, Pending_hits = 5, Reservation_fails = 185825
	L1D_cache_core[28]: Access = 24362, Miss = 15088, Miss_rate = 0.619, Pending_hits = 8, Reservation_fails = 193994
	L1D_cache_core[29]: Access = 23670, Miss = 14738, Miss_rate = 0.623, Pending_hits = 7, Reservation_fails = 206470
	L1D_cache_core[30]: Access = 24760, Miss = 15222, Miss_rate = 0.615, Pending_hits = 7, Reservation_fails = 188846
	L1D_cache_core[31]: Access = 23881, Miss = 14845, Miss_rate = 0.622, Pending_hits = 7, Reservation_fails = 203951
	L1D_cache_core[32]: Access = 24759, Miss = 15254, Miss_rate = 0.616, Pending_hits = 8, Reservation_fails = 182583
	L1D_cache_core[33]: Access = 23024, Miss = 14392, Miss_rate = 0.625, Pending_hits = 12, Reservation_fails = 179278
	L1D_cache_core[34]: Access = 22768, Miss = 14264, Miss_rate = 0.626, Pending_hits = 5, Reservation_fails = 188031
	L1D_cache_core[35]: Access = 24739, Miss = 15237, Miss_rate = 0.616, Pending_hits = 8, Reservation_fails = 166893
	L1D_cache_core[36]: Access = 24208, Miss = 14924, Miss_rate = 0.616, Pending_hits = 9, Reservation_fails = 153849
	L1D_cache_core[37]: Access = 22638, Miss = 14287, Miss_rate = 0.631, Pending_hits = 7, Reservation_fails = 158170
	L1D_cache_core[38]: Access = 23831, Miss = 14756, Miss_rate = 0.619, Pending_hits = 4, Reservation_fails = 149385
	L1D_cache_core[39]: Access = 22890, Miss = 14415, Miss_rate = 0.630, Pending_hits = 3, Reservation_fails = 174358
	L1D_cache_core[40]: Access = 22962, Miss = 14389, Miss_rate = 0.627, Pending_hits = 6, Reservation_fails = 171483
	L1D_cache_core[41]: Access = 25253, Miss = 15457, Miss_rate = 0.612, Pending_hits = 6, Reservation_fails = 161155
	L1D_cache_core[42]: Access = 22728, Miss = 14289, Miss_rate = 0.629, Pending_hits = 8, Reservation_fails = 151625
	L1D_cache_core[43]: Access = 24970, Miss = 15318, Miss_rate = 0.613, Pending_hits = 8, Reservation_fails = 166938
	L1D_cache_core[44]: Access = 23522, Miss = 14680, Miss_rate = 0.624, Pending_hits = 5, Reservation_fails = 176245
	L1D_cache_core[45]: Access = 23777, Miss = 14758, Miss_rate = 0.621, Pending_hits = 4, Reservation_fails = 207529
	L1D_cache_core[46]: Access = 24926, Miss = 15283, Miss_rate = 0.613, Pending_hits = 5, Reservation_fails = 252137
	L1D_cache_core[47]: Access = 23013, Miss = 14454, Miss_rate = 0.628, Pending_hits = 4, Reservation_fails = 184180
	L1D_cache_core[48]: Access = 25145, Miss = 15382, Miss_rate = 0.612, Pending_hits = 10, Reservation_fails = 277408
	L1D_cache_core[49]: Access = 23797, Miss = 14759, Miss_rate = 0.620, Pending_hits = 14, Reservation_fails = 178290
	L1D_cache_core[50]: Access = 23326, Miss = 14569, Miss_rate = 0.625, Pending_hits = 10, Reservation_fails = 166189
	L1D_cache_core[51]: Access = 23661, Miss = 14727, Miss_rate = 0.622, Pending_hits = 8, Reservation_fails = 189201
	L1D_cache_core[52]: Access = 23467, Miss = 14618, Miss_rate = 0.623, Pending_hits = 5, Reservation_fails = 188417
	L1D_cache_core[53]: Access = 24731, Miss = 15200, Miss_rate = 0.615, Pending_hits = 6, Reservation_fails = 144057
	L1D_cache_core[54]: Access = 23781, Miss = 14780, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 212972
	L1D_cache_core[55]: Access = 25362, Miss = 15525, Miss_rate = 0.612, Pending_hits = 5, Reservation_fails = 155944
	L1D_cache_core[56]: Access = 25328, Miss = 15551, Miss_rate = 0.614, Pending_hits = 6, Reservation_fails = 171505
	L1D_cache_core[57]: Access = 23255, Miss = 14594, Miss_rate = 0.628, Pending_hits = 7, Reservation_fails = 280791
	L1D_cache_core[58]: Access = 24118, Miss = 14994, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 214745
	L1D_cache_core[59]: Access = 23897, Miss = 14882, Miss_rate = 0.623, Pending_hits = 2, Reservation_fails = 216921
	L1D_cache_core[60]: Access = 23951, Miss = 14908, Miss_rate = 0.622, Pending_hits = 9, Reservation_fails = 260781
	L1D_cache_core[61]: Access = 27816, Miss = 16601, Miss_rate = 0.597, Pending_hits = 10, Reservation_fails = 180917
	L1D_cache_core[62]: Access = 28099, Miss = 16812, Miss_rate = 0.598, Pending_hits = 12, Reservation_fails = 172593
	L1D_cache_core[63]: Access = 28730, Miss = 17102, Miss_rate = 0.595, Pending_hits = 8, Reservation_fails = 322966
	L1D_cache_core[64]: Access = 28867, Miss = 17176, Miss_rate = 0.595, Pending_hits = 16, Reservation_fails = 171771
	L1D_cache_core[65]: Access = 23962, Miss = 14937, Miss_rate = 0.623, Pending_hits = 8, Reservation_fails = 418100
	L1D_cache_core[66]: Access = 25239, Miss = 15618, Miss_rate = 0.619, Pending_hits = 8, Reservation_fails = 471607
	L1D_cache_core[67]: Access = 22917, Miss = 14499, Miss_rate = 0.633, Pending_hits = 7, Reservation_fails = 454181
	L1D_cache_core[68]: Access = 26393, Miss = 16176, Miss_rate = 0.613, Pending_hits = 9, Reservation_fails = 483620
	L1D_cache_core[69]: Access = 23149, Miss = 14524, Miss_rate = 0.627, Pending_hits = 5, Reservation_fails = 240776
	L1D_cache_core[70]: Access = 23460, Miss = 14479, Miss_rate = 0.617, Pending_hits = 7, Reservation_fails = 168309
	L1D_cache_core[71]: Access = 22863, Miss = 14242, Miss_rate = 0.623, Pending_hits = 3, Reservation_fails = 195021
	L1D_cache_core[72]: Access = 24630, Miss = 15162, Miss_rate = 0.616, Pending_hits = 5, Reservation_fails = 173867
	L1D_cache_core[73]: Access = 23198, Miss = 14451, Miss_rate = 0.623, Pending_hits = 7, Reservation_fails = 164008
	L1D_cache_core[74]: Access = 23157, Miss = 14434, Miss_rate = 0.623, Pending_hits = 4, Reservation_fails = 184019
	L1D_cache_core[75]: Access = 23654, Miss = 14648, Miss_rate = 0.619, Pending_hits = 6, Reservation_fails = 158823
	L1D_cache_core[76]: Access = 23460, Miss = 14551, Miss_rate = 0.620, Pending_hits = 12, Reservation_fails = 168414
	L1D_cache_core[77]: Access = 24401, Miss = 15038, Miss_rate = 0.616, Pending_hits = 17, Reservation_fails = 183588
	L1D_cache_core[78]: Access = 23972, Miss = 14789, Miss_rate = 0.617, Pending_hits = 4, Reservation_fails = 143846
	L1D_cache_core[79]: Access = 24429, Miss = 15026, Miss_rate = 0.615, Pending_hits = 10, Reservation_fails = 167581
	L1D_total_cache_accesses = 1929978
	L1D_total_cache_misses = 1194455
	L1D_total_cache_miss_rate = 0.6189
	L1D_total_cache_pending_hits = 568
	L1D_total_cache_reservation_fails = 15841485
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 619454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 374815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2426795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 378293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 513
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 436924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13414690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1373588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 556903

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2426795
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13414690
ctas_completed 27356, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
700, 773, 554, 689, 543, 554, 565, 554, 803, 565, 554, 710, 543, 668, 554, 679, 194, 360, 371, 194, 339, 205, 454, 183, 475, 444, 350, 329, 349, 350, 360, 183, 396, 314, 105, 127, 261, 116, 105, 271, 116, 282, 314, 251, 324, 116, 116, 272, 
gpgpu_n_tot_thrd_icount = 391659136
gpgpu_n_tot_w_icount = 12239348
gpgpu_n_stall_shd_mem = 1030904
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753108
gpgpu_n_mem_write_global = 556903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14991376
gpgpu_n_store_insn = 1023727
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84037632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1030708
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8004507	W0_Idle:90514442	W0_Scoreboard:129462903	W1:2584770	W2:822957	W3:252439	W4:110869	W5:64931	W6:41636	W7:25457	W8:12540	W9:5731	W10:2079	W11:627	W12:176	W13:77	W14:11	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8315048
single_issue_nums: WS0:3063279	WS1:3053390	WS2:3067683	WS3:3054996	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6024864 {8:753108,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22276120 {40:556903,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30124320 {40:753108,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4455224 {8:556903,}
maxmflatency = 25522 
max_icnt2mem_latency = 25356 
maxmrqlatency = 1369 
max_icnt2sh_latency = 577 
averagemflatency = 1805 
avg_icnt2mem_latency = 1500 
avg_mrq_latency = 91 
avg_icnt2sh_latency = 31 
mrq_lat_table:75494 	33406 	19259 	18735 	22795 	21052 	26191 	37828 	32425 	6102 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	282212 	371490 	297752 	108741 	87550 	72852 	66439 	22975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	258582 	217942 	123969 	61297 	215270 	176152 	58890 	40926 	70635 	64008 	22340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	537911 	199370 	128105 	91252 	109617 	178834 	48366 	15861 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	58 	21 	16 	28 	32 	30 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17631      6475      6699      9883      8940      6964      7482     15195     11287      7105     14180     11110     15114      6980     12085      9751 
dram[1]:      6873      6496      6727      6741      9055      7007      7262      8897     11783      9263     10145     10537      5934     10995      6199      9523 
dram[2]:      7100     11484      7813     14251      6943      6964      7211     13002     11852     10188      7260      9054      9582     10802      6261      6575 
dram[3]:      6519      6486      7864      6867      8840     10003      7788      7586     17265      7809     15270     10584      8491      7237      9067      8275 
dram[4]:      7892      6454      7923     12023      9762      7817     10879     10710      5876      8288     11175     23223     10369     10108     10169      6215 
dram[5]:      7546      6485      6733      8015      7216      6999      7228      7248      6209      9115      6586     13629      8795      5957      8029      6212 
dram[6]:      6508      6456      7001      6713     10140      9020      8348      7217      5480      6780     14992      9464      9256      6490     11853     11878 
dram[7]:      6469     11314      6731      6746      6982      8093     14139      8343     11873     16343     14615      5909     17366     13153      6211      8852 
dram[8]:      6806      6473      6701      8281      6954      6962      8611     11415      6294     15163      7932      8618     10132     14467      6191     11693 
dram[9]:      8668      6763      6715      8964      6986     11596      7223      7683      7886      6037      7704      7880     11060      8297     13166      7078 
dram[10]:      7398      6478      8868     14642      9982     18729     15245      7310      8289      5881     15696      9424      7052      8057      8603      8117 
dram[11]:     14249      7236      6715      7510      6976     16934      9554      8954      9170      6904     12946      7001     11531      5949     18797     10372 
dram[12]:      9750      6618      9649      6719      6950      9713      7203     10877     11834      8703      7527      9469      6921      6876     13411      6655 
dram[13]:      6480      6494      6727      8825      7413      9622      8623      8459     11857      7928      8069     11111      5936      5943      6204      6205 
dram[14]:     10339      9711      6701      8535      6944      9407      7205      7219     10723     11120     14382      7331      9581     11086      6196      9006 
dram[15]:      6959      6489      6713     10569      6958      8923      7235      7245     13476     16414      9196     15280      6233      6357      9417      6205 
dram[16]:      6835     12738      9412      8784      9240      7923      7208      7233     11337      8334     17898     11410      9490      6339      7447     10967 
dram[17]:      6968      6482      6713      6725      9193      9472      7228      8916     14967      6744     14550     11677      9948      5963     10037     10439 
dram[18]:      6434     11047     10634      8716      9373      6970      7215      7223     24366      9638     21825     10494      7928      5961      9065      8199 
dram[19]:      6461      6476      6711      9100     11801      6995      7224      7232     12178     18312     22829     12067      5926      8211      6986     12586 
dram[20]:      6438      8090      8269      6714      6958      8378      7213      8023     11421      8333      8732     11623      6019      9073      6192      9333 
dram[21]:      8035      6470      6718      6741      9047     12045      7341      8852      5454      9517     16190      9667     16289      7085      8152     12159 
dram[22]:      7632     12187      9341      6710      8645      6964      8120      7832      8209     11399      9601      6823      9284      6157     13225     10650 
dram[23]:      6453      9465      6721      8345      7723      7379     10081      9899      9454     10677      9305     12645      5919      6319      7203      6359 
dram[24]:      6440      7074      6690      6706      6960     12428     11917      7221      9409     13182      9093      7666      6880     16097      9451      8807 
dram[25]:      8605      6677     14736      9201      9823     10925      7231      9236      7536      6860      8465      6246      5927      5951      7500      6688 
dram[26]:      8732      6469      6685     14426      9718     13762      8373      8406      5880      8209     15547     15940      6838     10300     10738      8575 
dram[27]:      9014      7259      6711      9347      9224      9298      7233      8471      6924      9532      8788     12858      6971      5947      6548      7865 
dram[28]:     11191      8102      9437     10957      9635      7208      7587      9691      9360     11363     15114     21269      5927      8294      6807      7359 
dram[29]:      9812      6476      6722     11894     10338     16554      7248      9205      7655     17973     18222     10095      8906     16883      6196      9275 
dram[30]:      6430     10977      8426     11662      6951      6967      7374      9810      8221     13324      7652     13049      8162      5943      6189      6238 
dram[31]:      9360      6484      8209     15964      7237      7413     11161      7256      8058      9692     17854      8065      6566      6403     13742     14013 
average row accesses per activate:
dram[0]:  2.689076  2.760181  2.626168  2.460177  2.715596  2.562791  2.206422  2.176991  2.397590  2.425000  2.785047  2.583691  2.594142  2.804878  2.604445  2.735426 
dram[1]:  2.663793  2.539130  2.845771  2.557851  2.752252  2.619512  2.123457  2.129630  2.590517  2.500000  2.534783  2.711009  2.447155  2.531120  2.604445  2.677966 
dram[2]:  2.645299  2.893617  2.755981  2.597403  2.694690  2.793814  2.266667  2.301507  2.620690  2.719048  2.479167  2.678733  2.688596  2.931373  2.502165  2.527559 
dram[3]:  2.524000  2.814480  2.727679  2.624434  2.769231  2.654546  2.227273  2.022831  2.646288  2.409639  2.799107  2.651376  2.461864  2.925373  2.506122  2.788288 
dram[4]:  2.638767  2.538461  2.497872  2.604348  2.646288  2.691542  2.108696  2.283505  2.467249  2.613208  2.587444  2.559471  2.674107  2.449799  2.502110  2.903061 
dram[5]:  2.781554  2.738938  2.644444  2.800995  2.705882  2.601810  2.057522  2.202703  2.528571  2.806283  2.595556  2.639810  2.604545  2.386719  2.625000  2.760563 
dram[6]:  2.697248  2.784038  2.538461  2.600000  2.584416  2.686364  2.012605  1.979424  2.542601  2.400000  2.668142  2.609442  2.630137  2.457778  2.656388  2.583333 
dram[7]:  2.561947  2.748918  2.668269  2.797235  2.553488  2.850961  2.062500  2.202586  2.806123  2.878947  2.644068  2.526749  2.550218  2.678414  2.721739  2.576271 
dram[8]:  2.655963  2.650224  2.639640  2.764706  2.631818  2.725000  2.067729  2.036530  2.635000  2.484848  2.801020  2.687500  2.650943  2.660377  2.698565  2.650862 
dram[9]:  2.760000  2.723684  2.911765  2.768116  2.674641  2.628572  2.244240  2.167488  2.620853  2.842105  2.623318  2.666667  2.745370  2.623482  2.678414  2.775701 
dram[10]:  2.708333  2.861244  2.724891  2.663551  2.659091  2.726829  2.264706  2.157408  2.304348  3.056497  2.718894  2.626923  2.637168  2.670886  2.625532  2.508772 
dram[11]:  2.693333  2.699531  2.468254  2.782609  2.671429  2.773399  2.078704  2.041152  2.755208  2.570755  2.865116  2.751152  2.763547  2.640000  2.773148  2.651786 
dram[12]:  2.638889  2.574661  2.628821  2.613734  2.612613  2.640777  2.207965  2.137931  2.481482  2.606335  2.485232  2.526549  2.462151  2.788018  2.808824  2.887805 
dram[13]:  2.781659  2.725961  2.622120  2.726087  2.744898  2.519480  2.213953  1.946903  2.764102  2.460465  2.913706  2.629464  2.592920  2.647887  2.623894  3.097701 
dram[14]:  2.869347  2.833333  2.633929  2.730594  2.984127  2.557604  2.101695  2.166667  2.350877  2.452991  2.741379  2.702439  2.476596  2.605505  2.755556  2.655462 
dram[15]:  2.680672  2.580645  2.647887  2.813953  2.662101  2.516807  2.256158  2.102222  2.404444  2.402390  2.485232  2.665236  2.589744  2.497976  2.559829  2.479508 
dram[16]:  2.925743  2.695652  2.585903  2.584746  2.599034  2.798995  2.278351  2.039823  2.923077  2.686695  2.705394  2.539474  2.744898  2.516667  2.795349  2.696721 
dram[17]:  2.648069  2.821429  2.700000  2.737089  2.597156  2.645455  2.120536  2.192661  2.557143  2.527523  2.638095  2.616740  2.592105  2.791469  2.728889  2.812785 
dram[18]:  2.695455  2.615044  2.680751  2.588745  2.577465  2.716216  2.200000  2.185000  2.347280  2.710901  2.552743  2.600000  2.535714  2.518828  2.891626  2.722488 
dram[19]:  2.827273  2.417969  2.750000  2.458167  2.743315  2.765000  2.066079  2.168142  2.425000  2.488281  2.686636  2.665179  2.382979  2.696833  2.747663  2.821053 
dram[20]:  2.683036  2.787879  2.487395  2.883495  2.570213  2.741293  2.027778  2.248780  2.537118  2.570175  2.753425  2.698630  2.572649  2.686636  2.878049  2.673640 
dram[21]:  2.794393  2.750000  2.719457  2.739726  2.756614  2.663366  2.045268  2.297297  2.726415  2.438053  2.595556  2.666667  2.529412  2.665049  2.853081  2.613954 
dram[22]:  2.707762  2.674107  2.735160  2.520492  2.658986  2.710280  2.153153  2.203463  2.534188  2.624473  2.685841  2.579167  2.602679  2.699115  2.533864  2.722222 
dram[23]:  2.685841  2.691943  2.615385  2.521008  2.631336  2.408696  2.280788  2.266332  2.581498  2.433790  2.707547  2.587156  2.662281  2.636792  2.574561  2.644737 
dram[24]:  2.793427  2.674419  2.639269  2.554585  2.605634  2.479638  2.102564  2.000000  2.711340  2.663507  2.606694  2.567227  2.580786  2.597403  2.703196  2.699152 
dram[25]:  2.718446  2.500000  2.762136  2.831683  2.565401  2.522267  2.030043  2.157895  2.752525  2.665094  2.392713  2.656109  2.549587  2.577869  2.810000  2.629464 
dram[26]:  2.566116  2.584034  2.851485  2.728034  2.650486  2.823529  2.259912  2.167488  2.610620  2.771930  2.542857  2.561476  2.685185  2.551724  2.648760  2.728507 
dram[27]:  2.649770  2.742081  2.681818  2.536885  2.489362  2.586957  2.150486  2.363636  2.422414  2.721649  2.498024  2.589212  2.557377  2.472574  2.527660  2.497872 
dram[28]:  2.750000  2.800000  2.723684  2.744186  2.766497  2.531532  2.210526  2.461539  2.429719  2.547619  2.658009  2.668103  2.587234  2.666667  2.845771  2.846154 
dram[29]:  2.697778  2.696833  2.656109  3.051724  2.851852  2.584475  2.174528  2.203704  2.714286  2.500000  2.640553  2.618421  2.644860  2.603604  3.009709  2.807512 
dram[30]:  2.838095  2.532258  2.724299  2.673913  2.805825  2.509434  2.222222  2.167442  2.516432  2.699029  2.563265  2.741228  2.497925  2.572649  2.657534  2.735849 
dram[31]:  2.853535  2.772947  2.820388  2.479167  3.021505  2.633333  2.289720  2.155340  2.714976  2.495763  2.658009  2.479167  2.669725  2.585903  2.832536  2.657895 
average row locality = 293348/113357 = 2.587824
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       532       507       470       461       495       461       394       400       498       477       489       502       508       468       474       504 
dram[1]:       519       475       471       517       520       451       421       365       500       507       480       469       495       501       489       523 
dram[2]:       508       447       485       506       519       450       361       367       520       472       489       479       505       496       485       541 
dram[3]:       522       505       508       486       448       486       409       363       514       501       515       483       477       479       501       503 
dram[4]:       493       488       502       501       509       460       410       348       475       452       484       476       489       512       486       470 
dram[5]:       473       509       501       479       471       487       381       408       445       440       494       463       473       516       479       486 
dram[6]:       483       487       517       485       504       494       400       390       467       476       498       496       475       451       492       497 
dram[7]:       484       521       461       492       464       498       381       420       454       456       513       510       487       498       515       501 
dram[8]:       479       489       484       467       482       454       417       365       432       485       448       493       461       451       466       516 
dram[9]:       456       511       501       473       470       466       392       359       456       502       480       458       493       537       497       486 
dram[10]:       479       478       516       472       497       468       374       376       485       439       488       569       494       525       509       468 
dram[11]:       511       472       526       528       461       469       369       411       433       454       517       496       461       484       483       493 
dram[12]:       470       472       504       505       483       458       408       403       442       483       484       476       522       492       471       484 
dram[13]:       515       469       492       528       451       490       392       366       449       428       474       483       488       457       496       440 
dram[14]:       469       495       491       493       465       467       410       387       450       483       529       460       476       463       511       521 
dram[15]:       523       451       462       506       482       515       369       379       446       506       490       514       502       510       497       496 
dram[16]:       487       522       480       510       454       468       352       379       435       510       536       484       451       505       490       547 
dram[17]:       513       527       494       484       459       491       384       394       450       446       461       502       496       486       509       501 
dram[18]:       486       495       471       490       457       506       323       348       484       472       516       493       530       500       477       462 
dram[19]:       510       503       467       518       422       457       379       399       475       532       467       482       471       482       490       447 
dram[20]:       490       457       490       500       516       465       423       375       483       480       504       496       490       481       485       522 
dram[21]:       497       456       496       494       441       446       410       341       484       451       475       512       505       451       499       467 
dram[22]:       488       497       489       520       473       479       387       414       496       514       501       507       484       499       527       532 
dram[23]:       490       469       551       493       493       470       374       369       487       447       467       470       497       460       494       498 
dram[24]:       492       469       484       494       464       456       392       352       436       476       523       514       490       495       492       518 
dram[25]:       463       480       470       480       521       535       390       360       448       462       484       483       509       507       458       477 
dram[26]:       508       510       466       540       450       436       418       361       487       533       518       517       481       487       526       497 
dram[27]:       475       495       475       516       489       511       363       407       470       438       529       517       509       483       487       483 
dram[28]:       504       471       509       494       454       467       343       385       511       442       507       514       506       511       468       520 
dram[29]:       506       495       476       448       455       482       379       385       479       495       473       492       464       468       519       496 
dram[30]:       487       522       476       505       486       438       393       383       446       459       521       524       506       491       472       476 
dram[31]:       464       478       480       493       475       466       402       357       475       491       499       496       482       491       495       504 
total dram reads = 242667
bank skew: 569/323 = 1.76
chip skew: 7807/7389 = 1.06
number of total write accesses:
dram[0]:       190       191       171       171       188       175       152       153       174       182       184       182       192       211       204       185 
dram[1]:       187       189       193       188       175       164       178       164       179       181       172       216       186       208       177       207 
dram[2]:       214       174       180       163       169       149       148       159       154       198       181       206       195       203       162       183 
dram[3]:       199       215       198       177       173       191       152       136       167       167       193       187       184       218       201       225 
dram[4]:       193       204       164       206       184       155       131       175       171       184       163       189       210       178       186       185 
dram[5]:       180       211       181       168       155       148       150       147       164       173       163       171       174       170       202       194 
dram[6]:       200       203       221       158       185       172       128       157       183       188       194       196       185       177       199       227 
dram[7]:       183       213       162       228       159       171       142       167       173       154       215       194       183       202       202       209 
dram[8]:       176       191       188       184       187       179       196       141       189       160       187       200       171       193       185       176 
dram[9]:       170       205       185       190       158       151       171       123       202       155       200       186       187       217       197       197 
dram[10]:       195       228       187       192       162       176       158       164       179       198       181       220       168       205       192       196 
dram[11]:       163       197       184       218       204       172       140       155       179       167       186       187       174       207       195       183 
dram[12]:       183       189       179       175       186       163       160       161       181       171       176       172       171       205       206       201 
dram[13]:       232       180       143       188       162       160       143       125       145       170       182       190       195       214       186       178 
dram[14]:       192       186       189       180       190       164       165       147       149       149       174       154       200       184       181       202 
dram[15]:       223       191       182       192       184       143       154       168       179       168       180       190       192       205       192       198 
dram[16]:       219       175       188       195       155       175       168       137       182       213       215       172       162       184       211       225 
dram[17]:       195       202       211       185       167       172       157       149       163       185       172       180       178       183       194       220 
dram[18]:       202       183       190       213       173       188       154       163       154       167       166       190       189       190       201       196 
dram[19]:       196       209       201       190       167       176       152       149       193       184       200       212       161       206       181       159 
dram[20]:       205       176       190       178       181       167       164       157       186       198       181       166       194       196       202       215 
dram[21]:       205       211       195       209       166       178       144       135       161       177       204       208       172       174       182       178 
dram[22]:       206       181       196       161       182       174       179       177       193       189       200       197       186       208       197       195 
dram[23]:       211       175       173       204       140       155       168       145       173       168       191       181       208       175       183       197 
dram[24]:       179       208       168       151       166       161       181       188       155       153       196       183       190       208       183       217 
dram[25]:       177       186       178       171       180       158       148       166       174       177       200       191       201       219       212       193 
dram[26]:       199       211       200       216       190       171       177       143       191       193       197       203       181       186       217       208 
dram[27]:       182       208       211       187       172       169       147       178       167       177       188       211       199       197       211       199 
dram[28]:       177       191       203       174       177       175       137       166       159       166       180       177       180       187       201       218 
dram[29]:       181       189       210       176       164       145       141       162       167       188       178       194       189       198       186       173 
dram[30]:       195       203       185       196       172       175       155       148       159       164       193       181       173       205       198       181 
dram[31]:       181       173       184       180       179       162       171       159       156       181       195       188       186       166       188       183 
total dram writes = 93172
bank skew: 232/123 = 1.89
chip skew: 3083/2751 = 1.12
average mf latency per bank:
dram[0]:       6153      6661      8516      9120      8787      9162      6677      5591      4081      3888      3997      4033      5826      5323      5902      5692
dram[1]:       6441      6548      8069      8110      7940      9491      6510      5892      3939      3769      4003      3884      4917      5163      5945      5747
dram[2]:       6738      7253      8230      8347      7945      9121      6671      5860      3483      3906      3706      3585      5141      5425      6227      5554
dram[3]:       6605      6616      7897      8647      8854      9093      7000      6683      3699      3509      3502      4032      5216      5756      5637      5674
dram[4]:       6600      6728      8472      8614      8091      9305      6333      5709      3408      3370      3583      3479      5339      5270      5806      6016
dram[5]:       6917      6318    534231      8950      8965      8684      6231      5776      3737      3302      3676      3685      4843      5157      5363      5750
dram[6]:       6573      6564      8156      9045      8294      8380      6693      5969      3497      3517      4173      3827      5275      5210      5631      5563
dram[7]:       6609      6393      9210      8345      9465      8954      7284      5857      3584      3738      3469      3723      5200      4843      5107      5538
dram[8]:       6474      6648      7868      8404      8388      9186      5958      5797      3781      3274      3481      3291      4671      4539      6052      5377
dram[9]:       6657      6512      7740      8677      8702      9316      6149      5869      3463      3583      3687      3531      4873      4288      5358      5566
dram[10]:       6483      6456      7920      8813      8987      9199      7340      5914      3417      3824      3578      3935      5200      4487      5826      6108
dram[11]:       6530      6344      8057      7608      8022      8606      6697      5773      3735      3596      3307      3634      4563      4503      5764      5648
dram[12]:       6633      6713      8268      7715      8235      8721      6364      5324      4004      3416      4032      3809      4714      4714      5670      5846
dram[13]:       6439      6904      8776      7665      8830      8553      6467      5566      3662      3382      3377      3822      4873      5432      5601      6060
dram[14]:       7363      6954      8657      8407      9163      9302      6813      5885      3991      3975      4039      4002      5426      5733      6234      5761
dram[15]:       6432      7008      9538      8536      9057      8913      7149      5894      3980      3718      3977      4198      5436      5755      5992      6069
dram[16]:       6511      6946      8160      8218      9304      8644      5990      6404      3902      3637      3830      4053      5911      4925      5740      5637
dram[17]:       6754      6740      7978      8429      9467      8774      5470      5694      3746      3478      3317      3552      5521      4967      5464      5613
dram[18]:       6824      6614      8313      7932      9127      8386      6415      6188      3571      3295      3585      4178      5125      4961      5582      5723
dram[19]:       6085      6623      8913      8445     10044      9026      5988      5898      3976      3551      4407      4025      6070      5216      5735      6562
dram[20]:       6588      6945      8340      8632      8351      9106      5825      5974      3748      4004      3888      3998      5324      5372      6260      5483
dram[21]:       6392      6897      8222      8170      9485      8942      5447      5955      3364      3492      3954      3670      5093      5414      5490      5710
dram[22]:       6449      6799      8557      8247      8724      8501      5877      5748      3718      3324      3185      3827      5161      4988      5425      5233
dram[23]:       6117      6810      7155      7939      8350      9055      5758      5973      3349      3179      3830      3453      5026      5479      5688      5266
dram[24]:       6848      6619      8663      8131      9105      9909      5689      5692      3748      3797      3423      3513      4575      4665      6344      5874
dram[25]:       6566      6765      8321      9079      7813      8774      6041      6174      3799      3655      3404      3541      4631      4664      5880      5863
dram[26]:       6579      6987      8319      7552      9380     10124      5986      6295      3926      3768      4039      4130      5098      4923      6066      6343
dram[27]:       6890      6699      8826      8432      8711      9509      6605      5926      3975      4391      3954      3997      4977      5209      6067      6193
dram[28]:       6174      6525      7525      8166      8923      9109      5962      5680      3353      3999      3418      3777      4644      4932      5874      5665
dram[29]:       6557      6481      7868      8735      9092      8933      6154      6298      3918      3702      3694      3832      4823      5313      5752      6187
dram[30]:       6422      6247      7797      7670      8754      9737      5927      6164      3390      3659      3602      3574      4882      4708      6356      6295
dram[31]:       6611      7191      8010      8307      8804      9405      5647      5592      3626      3736      3462      3631      5068      5003      6161      6055
maximum mf latency per bank:
dram[0]:      22878     23308     24225     22266     19724     22111     23935     22931     10981     11222     10144     23514     21284     21902     20843     19955
dram[1]:      22817     23297     24225     22324     19380     23478     23975     22980     11313     10847     11774     23522     16969     22085     20934     20639
dram[2]:      22888     23330     24170     22308     19747     22846     24019     22631     10933     10989     10617     23646     20994     22457     20884     20446
dram[3]:      22934     23274     24165     22277     20133     23247     24086     22947     10883     10054     11752     23605     20791     21643     20603     20435
dram[4]:      24217     23288     22789     23247     20325     23442     23991     22972     10081     10441     11532     12742     21281     23141     20730     21224
dram[5]:      24233     22644     24328     21088     20888     23775     23927     23200     10763     10634     10893     23737     21515     23149     20742     20672
dram[6]:      23374     23246     22905     23167     20394     23515     24016     23019     10388     10137     11762     10926     21528     23092     22375     19909
dram[7]:      23420     21020     22919     21669     20311     23479     23863     22965      9621      9070     11411     23419     22593     22515     22385     20265
dram[8]:      24072     25515     23378     22050     23136     22573     23233     23411     10304      9774     11605     10463     20608     21004     21550     21091
dram[9]:      24128     25518     23382     20946     23096     22487     23129     23446     11433      9780     10042     22851     23363     20986     20311     19871
dram[10]:      24243     23144     22904     23266     20989     22658     23613     22840     10070      9922      9868     11201     23343     21075     21284     20351
dram[11]:      24136     25522     22885     23228     20977     23565     23373     23468      9345      9769      9363     22895     20618     20775     20316     20377
dram[12]:      24187     22929     23506     22953     23899     22888     23031     23442     10308      9383     10610     23654     22572     21987     20328     20349
dram[13]:      24235     23024     23516     22953     23170     22947     23113     23443     10005      9827      9865     23647     23521     21441     20335     21117
dram[14]:      24207     23136     23403     21678     23670     22912     22913     23554     10069      9788     10295      9822     20882     20479     18622     19732
dram[15]:      23992     23096     23333     22062     23171     22829     23077     23563      9961     10176     10636     21923     23418     20533     20629     19894
dram[16]:      23382     22897     23148     23678     23934     22291     22362     22778      9398     10365     10688     23166     23011     23666     19960     20678
dram[17]:      23668     22868     23127     23682     23978     22768     23499     22008      9947      9495      9753     23165     23122     23673     20131     19430
dram[18]:      23762     22932     23178     23532     24014     22976     23430     23144     10422     10407     10321     22536     23124     23665     20997     20377
dram[19]:      23865     22968     23151     23572     23836     23020     23538     22986      9958      9744     11690     21883     20462     23622     20961     20538
dram[20]:      23678     23656     23386     22899     24126     20708     22703     23048      9817     10407      9741     10362     22905     23381     20814     20694
dram[21]:      23888     23707     23623     22901     24168     22114     23446     22561     10039      9924     10585     23036     21009     23497     21023     20372
dram[22]:      23938     23024     23004     22606     24021     21687     23241     22990     10313      9826      9528     23066     23143     23474     20568     19305
dram[23]:      24035     23139     21096     22539     24119     22668     23239     22028     10431     10199      9755     23121     22849     23617     20792     19191
dram[24]:      22946     23513     23911     22913     21863     23142     23987     23172     10189     10929     12977     10432     20347     22902     19997     20160
dram[25]:      21710     23509     23958     23023     22710     23149     24194     23158     10131      9543     12076     11178     20309     23033     20449     20938
dram[26]:      23118     23613     23767     22947     24140     21593     23910     23046     10975     11310     13057     10394     20454     22986     20629     20355
dram[27]:      22954     23541     23879     22950     24129     21090     24092     23075     10222     10395     12062     11658     20428     23204     19824     20853
dram[28]:      23120     23662     24075     23182     22643     23059     24165     21002     10998     11306     11062     12802     20523     23209     20374     20891
dram[29]:      23124     23726     24091     25479     23092     22575     24185     23155     10532     10662     11804     22317     18537     23108     20666     20898
dram[30]:      23194     23692     24050     23089     22037     22959     24156     21736     10534     10820     12032     10210     20045     23093     20422     20919
dram[31]:      23144     23421     23960     23169     22800     23059     24126     19297     10309      9732     22577     10602     19827     23170     20317     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140350 n_act=3604 n_pre=3588 n_ref_event=0 n_req=9252 n_rd=7640 n_rd_L2_A=0 n_write=0 n_wr_bk=2905 bw_util=0.0679
n_activity=35820 dram_eff=0.2944
bk0: 532a 143017i bk1: 507a 143469i bk2: 470a 144544i bk3: 461a 144012i bk4: 495a 143656i bk5: 461a 144520i bk6: 394a 144003i bk7: 400a 143620i bk8: 498a 142842i bk9: 477a 143033i bk10: 489a 144310i bk11: 502a 143764i bk12: 508a 143182i bk13: 468a 144169i bk14: 474a 144419i bk15: 504a 143253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610463
Row_Buffer_Locality_read = 0.670026
Row_Buffer_Locality_write = 0.328164
Bank_Level_Parallism = 6.867119
Bank_Level_Parallism_Col = 4.452036
Bank_Level_Parallism_Ready = 1.794879
write_to_read_ratio_blp_rw_average = 0.397438
GrpLevelPara = 2.488344 

BW Util details:
bwutil = 0.067896 
total_CMD = 155311 
util_bw = 10545 
Wasted_Col = 14058 
Wasted_Row = 3708 
Idle = 127000 

BW Util Bottlenecks: 
RCDc_limit = 18621 
RCDWRc_limit = 6035 
WTRc_limit = 4819 
RTWc_limit = 29919 
CCDLc_limit = 5702 
rwq = 0 
CCDLc_limit_alone = 3567 
WTRc_limit_alone = 4427 
RTWc_limit_alone = 28176 

Commands details: 
total_CMD = 155311 
n_nop = 140350 
Read = 7640 
Write = 0 
L2_Alloc = 0 
L2_WB = 2905 
n_act = 3604 
n_pre = 3588 
n_ref = 0 
n_req = 9252 
total_req = 10545 

Dual Bus Interface Util: 
issued_total_row = 7192 
issued_total_col = 10545 
Row_Bus_Util =  0.046307 
CoL_Bus_Util = 0.067896 
Either_Row_CoL_Bus_Util = 0.096329 
Issued_on_Two_Bus_Simul_Util = 0.017874 
issued_two_Eff = 0.185549 
queue_avg = 4.135502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1355
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140288 n_act=3663 n_pre=3647 n_ref_event=0 n_req=9332 n_rd=7703 n_rd_L2_A=0 n_write=0 n_wr_bk=2964 bw_util=0.06868
n_activity=35001 dram_eff=0.3048
bk0: 519a 143484i bk1: 475a 143643i bk2: 471a 144032i bk3: 517a 143732i bk4: 520a 144246i bk5: 451a 145095i bk6: 421a 143405i bk7: 365a 144103i bk8: 500a 143563i bk9: 507a 142812i bk10: 480a 144235i bk11: 469a 144079i bk12: 495a 143289i bk13: 501a 142910i bk14: 489a 143973i bk15: 523a 142978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607480
Row_Buffer_Locality_read = 0.664676
Row_Buffer_Locality_write = 0.337017
Bank_Level_Parallism = 6.832836
Bank_Level_Parallism_Col = 4.333388
Bank_Level_Parallism_Ready = 1.799288
write_to_read_ratio_blp_rw_average = 0.387309
GrpLevelPara = 2.470298 

BW Util details:
bwutil = 0.068682 
total_CMD = 155311 
util_bw = 10667 
Wasted_Col = 14212 
Wasted_Row = 3620 
Idle = 126812 

BW Util Bottlenecks: 
RCDc_limit = 18734 
RCDWRc_limit = 6053 
WTRc_limit = 5545 
RTWc_limit = 27183 
CCDLc_limit = 5596 
rwq = 0 
CCDLc_limit_alone = 3524 
WTRc_limit_alone = 5077 
RTWc_limit_alone = 25579 

Commands details: 
total_CMD = 155311 
n_nop = 140288 
Read = 7703 
Write = 0 
L2_Alloc = 0 
L2_WB = 2964 
n_act = 3663 
n_pre = 3647 
n_ref = 0 
n_req = 9332 
total_req = 10667 

Dual Bus Interface Util: 
issued_total_row = 7310 
issued_total_col = 10667 
Row_Bus_Util =  0.047067 
CoL_Bus_Util = 0.068682 
Either_Row_CoL_Bus_Util = 0.096728 
Issued_on_Two_Bus_Simul_Util = 0.019020 
issued_two_Eff = 0.196632 
queue_avg = 4.155829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140518 n_act=3496 n_pre=3480 n_ref_event=0 n_req=9187 n_rd=7630 n_rd_L2_A=0 n_write=0 n_wr_bk=2838 bw_util=0.0674
n_activity=35068 dram_eff=0.2985
bk0: 508a 143654i bk1: 447a 144958i bk2: 485a 144706i bk3: 506a 143929i bk4: 519a 143875i bk5: 450a 145324i bk6: 361a 144891i bk7: 367a 144465i bk8: 520a 143565i bk9: 472a 144129i bk10: 489a 143263i bk11: 479a 144127i bk12: 505a 143420i bk13: 496a 144471i bk14: 485a 143719i bk15: 541a 143485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619462
Row_Buffer_Locality_read = 0.681127
Row_Buffer_Locality_write = 0.317277
Bank_Level_Parallism = 6.588083
Bank_Level_Parallism_Col = 4.285943
Bank_Level_Parallism_Ready = 1.828238
write_to_read_ratio_blp_rw_average = 0.393247
GrpLevelPara = 2.408056 

BW Util details:
bwutil = 0.067400 
total_CMD = 155311 
util_bw = 10468 
Wasted_Col = 14333 
Wasted_Row = 3763 
Idle = 126747 

BW Util Bottlenecks: 
RCDc_limit = 18206 
RCDWRc_limit = 5838 
WTRc_limit = 5057 
RTWc_limit = 27571 
CCDLc_limit = 5436 
rwq = 0 
CCDLc_limit_alone = 3395 
WTRc_limit_alone = 4628 
RTWc_limit_alone = 25959 

Commands details: 
total_CMD = 155311 
n_nop = 140518 
Read = 7630 
Write = 0 
L2_Alloc = 0 
L2_WB = 2838 
n_act = 3496 
n_pre = 3480 
n_ref = 0 
n_req = 9187 
total_req = 10468 

Dual Bus Interface Util: 
issued_total_row = 6976 
issued_total_col = 10468 
Row_Bus_Util =  0.044916 
CoL_Bus_Util = 0.067400 
Either_Row_CoL_Bus_Util = 0.095248 
Issued_on_Two_Bus_Simul_Util = 0.017069 
issued_two_Eff = 0.179206 
queue_avg = 3.771420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140216 n_act=3594 n_pre=3578 n_ref_event=0 n_req=9314 n_rd=7700 n_rd_L2_A=0 n_write=0 n_wr_bk=2983 bw_util=0.06878
n_activity=36390 dram_eff=0.2936
bk0: 522a 142995i bk1: 505a 143657i bk2: 508a 144020i bk3: 486a 143577i bk4: 448a 145480i bk5: 486a 144391i bk6: 409a 144347i bk7: 363a 144726i bk8: 514a 144127i bk9: 501a 143532i bk10: 515a 143032i bk11: 483a 145105i bk12: 477a 143391i bk13: 479a 143787i bk14: 501a 143430i bk15: 503a 143774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614129
Row_Buffer_Locality_read = 0.676753
Row_Buffer_Locality_write = 0.315366
Bank_Level_Parallism = 6.587957
Bank_Level_Parallism_Col = 4.274480
Bank_Level_Parallism_Ready = 1.799214
write_to_read_ratio_blp_rw_average = 0.396766
GrpLevelPara = 2.428981 

BW Util details:
bwutil = 0.068785 
total_CMD = 155311 
util_bw = 10683 
Wasted_Col = 14505 
Wasted_Row = 3792 
Idle = 126331 

BW Util Bottlenecks: 
RCDc_limit = 18388 
RCDWRc_limit = 6305 
WTRc_limit = 5211 
RTWc_limit = 28356 
CCDLc_limit = 5780 
rwq = 0 
CCDLc_limit_alone = 3629 
WTRc_limit_alone = 4818 
RTWc_limit_alone = 26598 

Commands details: 
total_CMD = 155311 
n_nop = 140216 
Read = 7700 
Write = 0 
L2_Alloc = 0 
L2_WB = 2983 
n_act = 3594 
n_pre = 3578 
n_ref = 0 
n_req = 9314 
total_req = 10683 

Dual Bus Interface Util: 
issued_total_row = 7172 
issued_total_col = 10683 
Row_Bus_Util =  0.046178 
CoL_Bus_Util = 0.068785 
Either_Row_CoL_Bus_Util = 0.097192 
Issued_on_Two_Bus_Simul_Util = 0.017771 
issued_two_Eff = 0.182842 
queue_avg = 4.002209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140471 n_act=3577 n_pre=3561 n_ref_event=0 n_req=9102 n_rd=7555 n_rd_L2_A=0 n_write=0 n_wr_bk=2878 bw_util=0.06717
n_activity=35141 dram_eff=0.2969
bk0: 493a 143887i bk1: 488a 143842i bk2: 502a 143609i bk3: 501a 143490i bk4: 509a 143568i bk5: 460a 144821i bk6: 410a 144107i bk7: 348a 146235i bk8: 475a 143774i bk9: 452a 144709i bk10: 484a 144196i bk11: 476a 144456i bk12: 489a 144050i bk13: 512a 143477i bk14: 486a 143160i bk15: 470a 145049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607009
Row_Buffer_Locality_read = 0.666181
Row_Buffer_Locality_write = 0.318035
Bank_Level_Parallism = 6.547155
Bank_Level_Parallism_Col = 4.184189
Bank_Level_Parallism_Ready = 1.803221
write_to_read_ratio_blp_rw_average = 0.396869
GrpLevelPara = 2.410156 

BW Util details:
bwutil = 0.067175 
total_CMD = 155311 
util_bw = 10433 
Wasted_Col = 14577 
Wasted_Row = 3651 
Idle = 126650 

BW Util Bottlenecks: 
RCDc_limit = 18927 
RCDWRc_limit = 5822 
WTRc_limit = 5020 
RTWc_limit = 26416 
CCDLc_limit = 5188 
rwq = 0 
CCDLc_limit_alone = 3396 
WTRc_limit_alone = 4630 
RTWc_limit_alone = 25014 

Commands details: 
total_CMD = 155311 
n_nop = 140471 
Read = 7555 
Write = 0 
L2_Alloc = 0 
L2_WB = 2878 
n_act = 3577 
n_pre = 3561 
n_ref = 0 
n_req = 9102 
total_req = 10433 

Dual Bus Interface Util: 
issued_total_row = 7138 
issued_total_col = 10433 
Row_Bus_Util =  0.045959 
CoL_Bus_Util = 0.067175 
Either_Row_CoL_Bus_Util = 0.095550 
Issued_on_Two_Bus_Simul_Util = 0.017584 
issued_two_Eff = 0.184030 
queue_avg = 3.913148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91315
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140675 n_act=3481 n_pre=3465 n_ref_event=0 n_req=8999 n_rd=7505 n_rd_L2_A=0 n_write=0 n_wr_bk=2751 bw_util=0.06604
n_activity=36716 dram_eff=0.2793
bk0: 473a 144660i bk1: 509a 144006i bk2: 501a 143653i bk3: 479a 144532i bk4: 471a 144549i bk5: 487a 144515i bk6: 381a 144629i bk7: 408a 143913i bk8: 445a 145323i bk9: 440a 144806i bk10: 494a 144304i bk11: 463a 144986i bk12: 473a 144637i bk13: 516a 143403i bk14: 479a 144763i bk15: 486a 144270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613179
Row_Buffer_Locality_read = 0.675949
Row_Buffer_Locality_write = 0.297858
Bank_Level_Parallism = 6.247047
Bank_Level_Parallism_Col = 4.111816
Bank_Level_Parallism_Ready = 1.831221
write_to_read_ratio_blp_rw_average = 0.387234
GrpLevelPara = 2.380697 

BW Util details:
bwutil = 0.066035 
total_CMD = 155311 
util_bw = 10256 
Wasted_Col = 14748 
Wasted_Row = 4294 
Idle = 126013 

BW Util Bottlenecks: 
RCDc_limit = 18302 
RCDWRc_limit = 5979 
WTRc_limit = 4924 
RTWc_limit = 26792 
CCDLc_limit = 4906 
rwq = 0 
CCDLc_limit_alone = 3004 
WTRc_limit_alone = 4547 
RTWc_limit_alone = 25267 

Commands details: 
total_CMD = 155311 
n_nop = 140675 
Read = 7505 
Write = 0 
L2_Alloc = 0 
L2_WB = 2751 
n_act = 3481 
n_pre = 3465 
n_ref = 0 
n_req = 8999 
total_req = 10256 

Dual Bus Interface Util: 
issued_total_row = 6946 
issued_total_col = 10256 
Row_Bus_Util =  0.044723 
CoL_Bus_Util = 0.066035 
Either_Row_CoL_Bus_Util = 0.094237 
Issued_on_Two_Bus_Simul_Util = 0.016522 
issued_two_Eff = 0.175321 
queue_avg = 3.717676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71768
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140250 n_act=3663 n_pre=3647 n_ref_event=0 n_req=9234 n_rd=7612 n_rd_L2_A=0 n_write=0 n_wr_bk=2973 bw_util=0.06815
n_activity=36113 dram_eff=0.2931
bk0: 483a 143421i bk1: 487a 144709i bk2: 517a 143362i bk3: 485a 144071i bk4: 504a 143425i bk5: 494a 144574i bk6: 400a 144043i bk7: 390a 143129i bk8: 467a 143769i bk9: 476a 143843i bk10: 498a 143713i bk11: 496a 143575i bk12: 475a 144189i bk13: 451a 144322i bk14: 492a 143758i bk15: 497a 143014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603314
Row_Buffer_Locality_read = 0.663820
Row_Buffer_Locality_write = 0.319359
Bank_Level_Parallism = 6.626204
Bank_Level_Parallism_Col = 4.276571
Bank_Level_Parallism_Ready = 1.809447
write_to_read_ratio_blp_rw_average = 0.395172
GrpLevelPara = 2.420267 

BW Util details:
bwutil = 0.068154 
total_CMD = 155311 
util_bw = 10585 
Wasted_Col = 14675 
Wasted_Row = 3911 
Idle = 126140 

BW Util Bottlenecks: 
RCDc_limit = 18964 
RCDWRc_limit = 6166 
WTRc_limit = 5243 
RTWc_limit = 28404 
CCDLc_limit = 5481 
rwq = 0 
CCDLc_limit_alone = 3544 
WTRc_limit_alone = 4810 
RTWc_limit_alone = 26900 

Commands details: 
total_CMD = 155311 
n_nop = 140250 
Read = 7612 
Write = 0 
L2_Alloc = 0 
L2_WB = 2973 
n_act = 3663 
n_pre = 3647 
n_ref = 0 
n_req = 9234 
total_req = 10585 

Dual Bus Interface Util: 
issued_total_row = 7310 
issued_total_col = 10585 
Row_Bus_Util =  0.047067 
CoL_Bus_Util = 0.068154 
Either_Row_CoL_Bus_Util = 0.096973 
Issued_on_Two_Bus_Simul_Util = 0.018247 
issued_two_Eff = 0.188168 
queue_avg = 4.025671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02567
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140344 n_act=3548 n_pre=3532 n_ref_event=0 n_req=9252 n_rd=7655 n_rd_L2_A=0 n_write=0 n_wr_bk=2957 bw_util=0.06833
n_activity=36390 dram_eff=0.2916
bk0: 484a 144563i bk1: 521a 143108i bk2: 461a 144548i bk3: 492a 143704i bk4: 464a 144490i bk5: 498a 144149i bk6: 381a 143793i bk7: 420a 143423i bk8: 454a 144306i bk9: 456a 144874i bk10: 513a 143195i bk11: 510a 143559i bk12: 487a 144479i bk13: 498a 143706i bk14: 515a 144048i bk15: 501a 143542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616515
Row_Buffer_Locality_read = 0.672502
Row_Buffer_Locality_write = 0.348153
Bank_Level_Parallism = 6.496628
Bank_Level_Parallism_Col = 4.289257
Bank_Level_Parallism_Ready = 1.848473
write_to_read_ratio_blp_rw_average = 0.392395
GrpLevelPara = 2.417767 

BW Util details:
bwutil = 0.068327 
total_CMD = 155311 
util_bw = 10612 
Wasted_Col = 14799 
Wasted_Row = 3949 
Idle = 125951 

BW Util Bottlenecks: 
RCDc_limit = 18721 
RCDWRc_limit = 5968 
WTRc_limit = 5266 
RTWc_limit = 28468 
CCDLc_limit = 5416 
rwq = 0 
CCDLc_limit_alone = 3424 
WTRc_limit_alone = 4844 
RTWc_limit_alone = 26898 

Commands details: 
total_CMD = 155311 
n_nop = 140344 
Read = 7655 
Write = 0 
L2_Alloc = 0 
L2_WB = 2957 
n_act = 3548 
n_pre = 3532 
n_ref = 0 
n_req = 9252 
total_req = 10612 

Dual Bus Interface Util: 
issued_total_row = 7080 
issued_total_col = 10612 
Row_Bus_Util =  0.045586 
CoL_Bus_Util = 0.068327 
Either_Row_CoL_Bus_Util = 0.096368 
Issued_on_Two_Bus_Simul_Util = 0.017545 
issued_two_Eff = 0.182067 
queue_avg = 4.071618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07162
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140750 n_act=3473 n_pre=3457 n_ref_event=0 n_req=8966 n_rd=7389 n_rd_L2_A=0 n_write=0 n_wr_bk=2903 bw_util=0.06627
n_activity=35247 dram_eff=0.292
bk0: 479a 144502i bk1: 489a 143962i bk2: 484a 144149i bk3: 467a 144336i bk4: 482a 143916i bk5: 454a 144892i bk6: 417a 143365i bk7: 365a 144106i bk8: 432a 145083i bk9: 485a 143311i bk10: 448a 145421i bk11: 493a 144145i bk12: 461a 144569i bk13: 451a 144305i bk14: 466a 144274i bk15: 516a 144209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612648
Row_Buffer_Locality_read = 0.678576
Row_Buffer_Locality_write = 0.303741
Bank_Level_Parallism = 6.528523
Bank_Level_Parallism_Col = 4.278083
Bank_Level_Parallism_Ready = 1.860377
write_to_read_ratio_blp_rw_average = 0.400895
GrpLevelPara = 2.418693 

BW Util details:
bwutil = 0.066267 
total_CMD = 155311 
util_bw = 10292 
Wasted_Col = 14330 
Wasted_Row = 3776 
Idle = 126913 

BW Util Bottlenecks: 
RCDc_limit = 17762 
RCDWRc_limit = 6216 
WTRc_limit = 4899 
RTWc_limit = 28509 
CCDLc_limit = 5295 
rwq = 0 
CCDLc_limit_alone = 3219 
WTRc_limit_alone = 4493 
RTWc_limit_alone = 26839 

Commands details: 
total_CMD = 155311 
n_nop = 140750 
Read = 7389 
Write = 0 
L2_Alloc = 0 
L2_WB = 2903 
n_act = 3473 
n_pre = 3457 
n_ref = 0 
n_req = 8966 
total_req = 10292 

Dual Bus Interface Util: 
issued_total_row = 6930 
issued_total_col = 10292 
Row_Bus_Util =  0.044620 
CoL_Bus_Util = 0.066267 
Either_Row_CoL_Bus_Util = 0.093754 
Issued_on_Two_Bus_Simul_Util = 0.017133 
issued_two_Eff = 0.182748 
queue_avg = 3.644906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64491
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140592 n_act=3435 n_pre=3419 n_ref_event=0 n_req=9113 n_rd=7537 n_rd_L2_A=0 n_write=0 n_wr_bk=2894 bw_util=0.06716
n_activity=35877 dram_eff=0.2907
bk0: 456a 145460i bk1: 511a 143990i bk2: 501a 144775i bk3: 473a 144162i bk4: 470a 145055i bk5: 466a 144795i bk6: 392a 144532i bk7: 359a 145323i bk8: 456a 144876i bk9: 502a 145086i bk10: 480a 144155i bk11: 458a 145193i bk12: 493a 144518i bk13: 537a 143349i bk14: 497a 143884i bk15: 486a 144107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.623066
Row_Buffer_Locality_read = 0.686082
Row_Buffer_Locality_write = 0.321701
Bank_Level_Parallism = 6.289923
Bank_Level_Parallism_Col = 4.149804
Bank_Level_Parallism_Ready = 1.857828
write_to_read_ratio_blp_rw_average = 0.397747
GrpLevelPara = 2.381237 

BW Util details:
bwutil = 0.067162 
total_CMD = 155311 
util_bw = 10431 
Wasted_Col = 14417 
Wasted_Row = 3901 
Idle = 126562 

BW Util Bottlenecks: 
RCDc_limit = 17930 
RCDWRc_limit = 6131 
WTRc_limit = 4978 
RTWc_limit = 26853 
CCDLc_limit = 5212 
rwq = 0 
CCDLc_limit_alone = 3294 
WTRc_limit_alone = 4606 
RTWc_limit_alone = 25307 

Commands details: 
total_CMD = 155311 
n_nop = 140592 
Read = 7537 
Write = 0 
L2_Alloc = 0 
L2_WB = 2894 
n_act = 3435 
n_pre = 3419 
n_ref = 0 
n_req = 9113 
total_req = 10431 

Dual Bus Interface Util: 
issued_total_row = 6854 
issued_total_col = 10431 
Row_Bus_Util =  0.044131 
CoL_Bus_Util = 0.067162 
Either_Row_CoL_Bus_Util = 0.094771 
Issued_on_Two_Bus_Simul_Util = 0.016522 
issued_two_Eff = 0.174332 
queue_avg = 3.861034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86103
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140405 n_act=3546 n_pre=3530 n_ref_event=0 n_req=9264 n_rd=7637 n_rd_L2_A=0 n_write=0 n_wr_bk=3001 bw_util=0.06849
n_activity=34668 dram_eff=0.3069
bk0: 479a 143758i bk1: 478a 144184i bk2: 516a 143791i bk3: 472a 144068i bk4: 497a 144139i bk5: 468a 144373i bk6: 374a 144089i bk7: 376a 145094i bk8: 485a 142796i bk9: 439a 145020i bk10: 488a 144228i bk11: 569a 142159i bk12: 494a 144244i bk13: 525a 143208i bk14: 509a 142948i bk15: 468a 143683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617228
Row_Buffer_Locality_read = 0.680241
Row_Buffer_Locality_write = 0.321451
Bank_Level_Parallism = 6.844168
Bank_Level_Parallism_Col = 4.432180
Bank_Level_Parallism_Ready = 1.859748
write_to_read_ratio_blp_rw_average = 0.400938
GrpLevelPara = 2.523908 

BW Util details:
bwutil = 0.068495 
total_CMD = 155311 
util_bw = 10638 
Wasted_Col = 13786 
Wasted_Row = 3696 
Idle = 127191 

BW Util Bottlenecks: 
RCDc_limit = 17754 
RCDWRc_limit = 6213 
WTRc_limit = 5373 
RTWc_limit = 28477 
CCDLc_limit = 5407 
rwq = 0 
CCDLc_limit_alone = 3375 
WTRc_limit_alone = 4947 
RTWc_limit_alone = 26871 

Commands details: 
total_CMD = 155311 
n_nop = 140405 
Read = 7637 
Write = 0 
L2_Alloc = 0 
L2_WB = 3001 
n_act = 3546 
n_pre = 3530 
n_ref = 0 
n_req = 9264 
total_req = 10638 

Dual Bus Interface Util: 
issued_total_row = 7076 
issued_total_col = 10638 
Row_Bus_Util =  0.045560 
CoL_Bus_Util = 0.068495 
Either_Row_CoL_Bus_Util = 0.095975 
Issued_on_Two_Bus_Simul_Util = 0.018080 
issued_two_Eff = 0.188381 
queue_avg = 4.189046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18905
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140509 n_act=3496 n_pre=3480 n_ref_event=0 n_req=9147 n_rd=7568 n_rd_L2_A=0 n_write=0 n_wr_bk=2911 bw_util=0.06747
n_activity=35816 dram_eff=0.2926
bk0: 511a 143903i bk1: 472a 144312i bk2: 526a 143543i bk3: 528a 143531i bk4: 461a 144904i bk5: 469a 145106i bk6: 369a 145486i bk7: 411a 143564i bk8: 433a 144862i bk9: 454a 144071i bk10: 517a 143886i bk11: 496a 144154i bk12: 461a 144466i bk13: 484a 143203i bk14: 483a 144236i bk15: 493a 143914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617798
Row_Buffer_Locality_read = 0.676797
Row_Buffer_Locality_write = 0.335022
Bank_Level_Parallism = 6.459907
Bank_Level_Parallism_Col = 4.245667
Bank_Level_Parallism_Ready = 1.825270
write_to_read_ratio_blp_rw_average = 0.399495
GrpLevelPara = 2.395575 

BW Util details:
bwutil = 0.067471 
total_CMD = 155311 
util_bw = 10479 
Wasted_Col = 14548 
Wasted_Row = 3918 
Idle = 126366 

BW Util Bottlenecks: 
RCDc_limit = 18508 
RCDWRc_limit = 5906 
WTRc_limit = 4662 
RTWc_limit = 27870 
CCDLc_limit = 5332 
rwq = 0 
CCDLc_limit_alone = 3419 
WTRc_limit_alone = 4295 
RTWc_limit_alone = 26324 

Commands details: 
total_CMD = 155311 
n_nop = 140509 
Read = 7568 
Write = 0 
L2_Alloc = 0 
L2_WB = 2911 
n_act = 3496 
n_pre = 3480 
n_ref = 0 
n_req = 9147 
total_req = 10479 

Dual Bus Interface Util: 
issued_total_row = 6976 
issued_total_col = 10479 
Row_Bus_Util =  0.044916 
CoL_Bus_Util = 0.067471 
Either_Row_CoL_Bus_Util = 0.095306 
Issued_on_Two_Bus_Simul_Util = 0.017082 
issued_two_Eff = 0.179233 
queue_avg = 3.859501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8595
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140492 n_act=3562 n_pre=3546 n_ref_event=0 n_req=9129 n_rd=7557 n_rd_L2_A=0 n_write=0 n_wr_bk=2879 bw_util=0.06719
n_activity=35980 dram_eff=0.2901
bk0: 470a 144133i bk1: 472a 144034i bk2: 504a 143617i bk3: 505a 143627i bk4: 483a 143823i bk5: 458a 144312i bk6: 408a 143790i bk7: 403a 144105i bk8: 442a 144189i bk9: 483a 144293i bk10: 484a 143240i bk11: 476a 144192i bk12: 522a 143421i bk13: 492a 144055i bk14: 471a 144464i bk15: 484a 144589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609815
Row_Buffer_Locality_read = 0.672489
Row_Buffer_Locality_write = 0.308524
Bank_Level_Parallism = 6.474727
Bank_Level_Parallism_Col = 4.266973
Bank_Level_Parallism_Ready = 1.828766
write_to_read_ratio_blp_rw_average = 0.396460
GrpLevelPara = 2.428073 

BW Util details:
bwutil = 0.067194 
total_CMD = 155311 
util_bw = 10436 
Wasted_Col = 14617 
Wasted_Row = 4326 
Idle = 125932 

BW Util Bottlenecks: 
RCDc_limit = 18657 
RCDWRc_limit = 6144 
WTRc_limit = 4990 
RTWc_limit = 28034 
CCDLc_limit = 5458 
rwq = 0 
CCDLc_limit_alone = 3395 
WTRc_limit_alone = 4570 
RTWc_limit_alone = 26391 

Commands details: 
total_CMD = 155311 
n_nop = 140492 
Read = 7557 
Write = 0 
L2_Alloc = 0 
L2_WB = 2879 
n_act = 3562 
n_pre = 3546 
n_ref = 0 
n_req = 9129 
total_req = 10436 

Dual Bus Interface Util: 
issued_total_row = 7108 
issued_total_col = 10436 
Row_Bus_Util =  0.045766 
CoL_Bus_Util = 0.067194 
Either_Row_CoL_Bus_Util = 0.095415 
Issued_on_Two_Bus_Simul_Util = 0.017545 
issued_two_Eff = 0.183886 
queue_avg = 4.012600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0126
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140826 n_act=3422 n_pre=3406 n_ref_event=0 n_req=8949 n_rd=7418 n_rd_L2_A=0 n_write=0 n_wr_bk=2793 bw_util=0.06575
n_activity=35002 dram_eff=0.2917
bk0: 515a 143977i bk1: 469a 143972i bk2: 492a 144635i bk3: 528a 144022i bk4: 451a 145374i bk5: 490a 143507i bk6: 392a 144972i bk7: 366a 144233i bk8: 449a 145285i bk9: 428a 144955i bk10: 474a 145480i bk11: 483a 144247i bk12: 488a 144540i bk13: 457a 144896i bk14: 496a 144351i bk15: 440a 145591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617611
Row_Buffer_Locality_read = 0.678215
Row_Buffer_Locality_write = 0.323971
Bank_Level_Parallism = 6.361187
Bank_Level_Parallism_Col = 4.138373
Bank_Level_Parallism_Ready = 1.827931
write_to_read_ratio_blp_rw_average = 0.384796
GrpLevelPara = 2.384564 

BW Util details:
bwutil = 0.065746 
total_CMD = 155311 
util_bw = 10211 
Wasted_Col = 14207 
Wasted_Row = 3861 
Idle = 127032 

BW Util Bottlenecks: 
RCDc_limit = 17888 
RCDWRc_limit = 5919 
WTRc_limit = 4953 
RTWc_limit = 25372 
CCDLc_limit = 5003 
rwq = 0 
CCDLc_limit_alone = 3230 
WTRc_limit_alone = 4586 
RTWc_limit_alone = 23966 

Commands details: 
total_CMD = 155311 
n_nop = 140826 
Read = 7418 
Write = 0 
L2_Alloc = 0 
L2_WB = 2793 
n_act = 3422 
n_pre = 3406 
n_ref = 0 
n_req = 8949 
total_req = 10211 

Dual Bus Interface Util: 
issued_total_row = 6828 
issued_total_col = 10211 
Row_Bus_Util =  0.043963 
CoL_Bus_Util = 0.065746 
Either_Row_CoL_Bus_Util = 0.093264 
Issued_on_Two_Bus_Simul_Util = 0.016444 
issued_two_Eff = 0.176320 
queue_avg = 3.784432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.78443
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140613 n_act=3525 n_pre=3509 n_ref_event=0 n_req=9139 n_rd=7570 n_rd_L2_A=0 n_write=0 n_wr_bk=2806 bw_util=0.06681
n_activity=35300 dram_eff=0.2939
bk0: 469a 144866i bk1: 495a 144507i bk2: 491a 143913i bk3: 493a 144121i bk4: 465a 144271i bk5: 467a 144736i bk6: 410a 144129i bk7: 387a 144725i bk8: 450a 144135i bk9: 483a 143720i bk10: 529a 143097i bk11: 460a 145022i bk12: 476a 143842i bk13: 463a 143932i bk14: 511a 143738i bk15: 521a 143268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614290
Row_Buffer_Locality_read = 0.675165
Row_Buffer_Locality_write = 0.320586
Bank_Level_Parallism = 6.544869
Bank_Level_Parallism_Col = 4.251072
Bank_Level_Parallism_Ready = 1.816018
write_to_read_ratio_blp_rw_average = 0.400636
GrpLevelPara = 2.432902 

BW Util details:
bwutil = 0.066808 
total_CMD = 155311 
util_bw = 10376 
Wasted_Col = 14480 
Wasted_Row = 3883 
Idle = 126572 

BW Util Bottlenecks: 
RCDc_limit = 18418 
RCDWRc_limit = 6145 
WTRc_limit = 4826 
RTWc_limit = 28101 
CCDLc_limit = 5278 
rwq = 0 
CCDLc_limit_alone = 3310 
WTRc_limit_alone = 4446 
RTWc_limit_alone = 26513 

Commands details: 
total_CMD = 155311 
n_nop = 140613 
Read = 7570 
Write = 0 
L2_Alloc = 0 
L2_WB = 2806 
n_act = 3525 
n_pre = 3509 
n_ref = 0 
n_req = 9139 
total_req = 10376 

Dual Bus Interface Util: 
issued_total_row = 7034 
issued_total_col = 10376 
Row_Bus_Util =  0.045290 
CoL_Bus_Util = 0.066808 
Either_Row_CoL_Bus_Util = 0.094636 
Issued_on_Two_Bus_Simul_Util = 0.017462 
issued_two_Eff = 0.184515 
queue_avg = 4.114576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11458
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140215 n_act=3673 n_pre=3657 n_ref_event=0 n_req=9261 n_rd=7648 n_rd_L2_A=0 n_write=0 n_wr_bk=2941 bw_util=0.06818
n_activity=35116 dram_eff=0.3015
bk0: 523a 142859i bk1: 451a 144059i bk2: 462a 144097i bk3: 506a 143917i bk4: 482a 143851i bk5: 515a 143098i bk6: 369a 144668i bk7: 379a 143723i bk8: 446a 144006i bk9: 506a 143231i bk10: 490a 143471i bk11: 514a 143510i bk12: 502a 142674i bk13: 510a 142771i bk14: 497a 143348i bk15: 496a 142896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603391
Row_Buffer_Locality_read = 0.666710
Row_Buffer_Locality_write = 0.303162
Bank_Level_Parallism = 6.975593
Bank_Level_Parallism_Col = 4.495240
Bank_Level_Parallism_Ready = 1.825385
write_to_read_ratio_blp_rw_average = 0.405075
GrpLevelPara = 2.530339 

BW Util details:
bwutil = 0.068179 
total_CMD = 155311 
util_bw = 10589 
Wasted_Col = 14249 
Wasted_Row = 3555 
Idle = 126918 

BW Util Bottlenecks: 
RCDc_limit = 18911 
RCDWRc_limit = 6432 
WTRc_limit = 4997 
RTWc_limit = 31951 
CCDLc_limit = 5672 
rwq = 0 
CCDLc_limit_alone = 3446 
WTRc_limit_alone = 4583 
RTWc_limit_alone = 30139 

Commands details: 
total_CMD = 155311 
n_nop = 140215 
Read = 7648 
Write = 0 
L2_Alloc = 0 
L2_WB = 2941 
n_act = 3673 
n_pre = 3657 
n_ref = 0 
n_req = 9261 
total_req = 10589 

Dual Bus Interface Util: 
issued_total_row = 7330 
issued_total_col = 10589 
Row_Bus_Util =  0.047196 
CoL_Bus_Util = 0.068179 
Either_Row_CoL_Bus_Util = 0.097199 
Issued_on_Two_Bus_Simul_Util = 0.018176 
issued_two_Eff = 0.187003 
queue_avg = 4.212580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21258
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140500 n_act=3500 n_pre=3484 n_ref_event=0 n_req=9196 n_rd=7610 n_rd_L2_A=0 n_write=0 n_wr_bk=2976 bw_util=0.06816
n_activity=35002 dram_eff=0.3024
bk0: 487a 144347i bk1: 522a 143727i bk2: 480a 144445i bk3: 510a 143275i bk4: 454a 144987i bk5: 468a 145582i bk6: 352a 145119i bk7: 379a 144826i bk8: 435a 145344i bk9: 510a 143587i bk10: 536a 143534i bk11: 484a 144542i bk12: 451a 145502i bk13: 505a 143386i bk14: 490a 144092i bk15: 547a 143022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619400
Row_Buffer_Locality_read = 0.683837
Row_Buffer_Locality_write = 0.310214
Bank_Level_Parallism = 6.594898
Bank_Level_Parallism_Col = 4.300745
Bank_Level_Parallism_Ready = 1.805592
write_to_read_ratio_blp_rw_average = 0.396165
GrpLevelPara = 2.462117 

BW Util details:
bwutil = 0.068160 
total_CMD = 155311 
util_bw = 10586 
Wasted_Col = 13949 
Wasted_Row = 3495 
Idle = 127281 

BW Util Bottlenecks: 
RCDc_limit = 17851 
RCDWRc_limit = 6100 
WTRc_limit = 5515 
RTWc_limit = 27087 
CCDLc_limit = 5329 
rwq = 0 
CCDLc_limit_alone = 3420 
WTRc_limit_alone = 5122 
RTWc_limit_alone = 25571 

Commands details: 
total_CMD = 155311 
n_nop = 140500 
Read = 7610 
Write = 0 
L2_Alloc = 0 
L2_WB = 2976 
n_act = 3500 
n_pre = 3484 
n_ref = 0 
n_req = 9196 
total_req = 10586 

Dual Bus Interface Util: 
issued_total_row = 6984 
issued_total_col = 10586 
Row_Bus_Util =  0.044968 
CoL_Bus_Util = 0.068160 
Either_Row_CoL_Bus_Util = 0.095363 
Issued_on_Two_Bus_Simul_Util = 0.017764 
issued_two_Eff = 0.186280 
queue_avg = 3.971702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9717
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140420 n_act=3511 n_pre=3495 n_ref_event=0 n_req=9155 n_rd=7597 n_rd_L2_A=0 n_write=0 n_wr_bk=2913 bw_util=0.06767
n_activity=35866 dram_eff=0.293
bk0: 513a 143930i bk1: 527a 144085i bk2: 494a 143986i bk3: 484a 144196i bk4: 459a 144947i bk5: 491a 144103i bk6: 384a 143703i bk7: 394a 144240i bk8: 450a 144440i bk9: 446a 144015i bk10: 461a 144555i bk11: 502a 143290i bk12: 496a 143803i bk13: 486a 144200i bk14: 509a 143832i bk15: 501a 144125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616494
Row_Buffer_Locality_read = 0.676320
Row_Buffer_Locality_write = 0.324775
Bank_Level_Parallism = 6.555748
Bank_Level_Parallism_Col = 4.333592
Bank_Level_Parallism_Ready = 1.854139
write_to_read_ratio_blp_rw_average = 0.388194
GrpLevelPara = 2.421932 

BW Util details:
bwutil = 0.067671 
total_CMD = 155311 
util_bw = 10510 
Wasted_Col = 14379 
Wasted_Row = 3892 
Idle = 126530 

BW Util Bottlenecks: 
RCDc_limit = 18381 
RCDWRc_limit = 6011 
WTRc_limit = 5164 
RTWc_limit = 27864 
CCDLc_limit = 5517 
rwq = 0 
CCDLc_limit_alone = 3342 
WTRc_limit_alone = 4686 
RTWc_limit_alone = 26167 

Commands details: 
total_CMD = 155311 
n_nop = 140420 
Read = 7597 
Write = 0 
L2_Alloc = 0 
L2_WB = 2913 
n_act = 3511 
n_pre = 3495 
n_ref = 0 
n_req = 9155 
total_req = 10510 

Dual Bus Interface Util: 
issued_total_row = 7006 
issued_total_col = 10510 
Row_Bus_Util =  0.045109 
CoL_Bus_Util = 0.067671 
Either_Row_CoL_Bus_Util = 0.095879 
Issued_on_Two_Bus_Simul_Util = 0.016902 
issued_two_Eff = 0.176281 
queue_avg = 3.893704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8937
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140556 n_act=3530 n_pre=3514 n_ref_event=0 n_req=9082 n_rd=7510 n_rd_L2_A=0 n_write=0 n_wr_bk=2919 bw_util=0.06715
n_activity=34511 dram_eff=0.3022
bk0: 486a 143082i bk1: 495a 144128i bk2: 471a 144503i bk3: 490a 143541i bk4: 457a 144333i bk5: 506a 144093i bk6: 323a 145518i bk7: 348a 145005i bk8: 484a 143937i bk9: 472a 144239i bk10: 516a 143757i bk11: 493a 143068i bk12: 530a 143172i bk13: 500a 143844i bk14: 477a 144278i bk15: 462a 144267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611319
Row_Buffer_Locality_read = 0.672037
Row_Buffer_Locality_write = 0.321247
Bank_Level_Parallism = 6.748895
Bank_Level_Parallism_Col = 4.369678
Bank_Level_Parallism_Ready = 1.852047
write_to_read_ratio_blp_rw_average = 0.393834
GrpLevelPara = 2.483645 

BW Util details:
bwutil = 0.067149 
total_CMD = 155311 
util_bw = 10429 
Wasted_Col = 14037 
Wasted_Row = 3582 
Idle = 127263 

BW Util Bottlenecks: 
RCDc_limit = 18314 
RCDWRc_limit = 5939 
WTRc_limit = 5403 
RTWc_limit = 27891 
CCDLc_limit = 5429 
rwq = 0 
CCDLc_limit_alone = 3331 
WTRc_limit_alone = 4945 
RTWc_limit_alone = 26251 

Commands details: 
total_CMD = 155311 
n_nop = 140556 
Read = 7510 
Write = 0 
L2_Alloc = 0 
L2_WB = 2919 
n_act = 3530 
n_pre = 3514 
n_ref = 0 
n_req = 9082 
total_req = 10429 

Dual Bus Interface Util: 
issued_total_row = 7044 
issued_total_col = 10429 
Row_Bus_Util =  0.045354 
CoL_Bus_Util = 0.067149 
Either_Row_CoL_Bus_Util = 0.095003 
Issued_on_Two_Bus_Simul_Util = 0.017500 
issued_two_Eff = 0.184209 
queue_avg = 3.921029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92103
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140456 n_act=3572 n_pre=3556 n_ref_event=0 n_req=9134 n_rd=7501 n_rd_L2_A=0 n_write=0 n_wr_bk=2936 bw_util=0.0672
n_activity=35836 dram_eff=0.2912
bk0: 510a 143607i bk1: 503a 143178i bk2: 467a 144399i bk3: 518a 143594i bk4: 422a 145503i bk5: 457a 144724i bk6: 379a 144115i bk7: 399a 143273i bk8: 475a 143425i bk9: 532a 142340i bk10: 467a 143922i bk11: 482a 143371i bk12: 471a 144146i bk13: 482a 143633i bk14: 490a 144319i bk15: 447a 144851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.608934
Row_Buffer_Locality_read = 0.670711
Row_Buffer_Locality_write = 0.325168
Bank_Level_Parallism = 6.683983
Bank_Level_Parallism_Col = 4.381794
Bank_Level_Parallism_Ready = 1.815560
write_to_read_ratio_blp_rw_average = 0.401106
GrpLevelPara = 2.473853 

BW Util details:
bwutil = 0.067201 
total_CMD = 155311 
util_bw = 10437 
Wasted_Col = 14228 
Wasted_Row = 4017 
Idle = 126629 

BW Util Bottlenecks: 
RCDc_limit = 18267 
RCDWRc_limit = 6367 
WTRc_limit = 5273 
RTWc_limit = 28513 
CCDLc_limit = 5441 
rwq = 0 
CCDLc_limit_alone = 3429 
WTRc_limit_alone = 4841 
RTWc_limit_alone = 26933 

Commands details: 
total_CMD = 155311 
n_nop = 140456 
Read = 7501 
Write = 0 
L2_Alloc = 0 
L2_WB = 2936 
n_act = 3572 
n_pre = 3556 
n_ref = 0 
n_req = 9134 
total_req = 10437 

Dual Bus Interface Util: 
issued_total_row = 7128 
issued_total_col = 10437 
Row_Bus_Util =  0.045895 
CoL_Bus_Util = 0.067201 
Either_Row_CoL_Bus_Util = 0.095647 
Issued_on_Two_Bus_Simul_Util = 0.017449 
issued_two_Eff = 0.182430 
queue_avg = 4.109999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140403 n_act=3549 n_pre=3533 n_ref_event=0 n_req=9241 n_rd=7657 n_rd_L2_A=0 n_write=0 n_wr_bk=2956 bw_util=0.06833
n_activity=35649 dram_eff=0.2977
bk0: 490a 143902i bk1: 457a 144697i bk2: 490a 143471i bk3: 500a 144191i bk4: 516a 143577i bk5: 465a 144858i bk6: 423a 142323i bk7: 375a 144744i bk8: 483a 143849i bk9: 480a 143707i bk10: 504a 144210i bk11: 496a 144971i bk12: 490a 143399i bk13: 481a 143958i bk14: 485a 145099i bk15: 522a 142878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615951
Row_Buffer_Locality_read = 0.677942
Row_Buffer_Locality_write = 0.316288
Bank_Level_Parallism = 6.703155
Bank_Level_Parallism_Col = 4.321801
Bank_Level_Parallism_Ready = 1.837935
write_to_read_ratio_blp_rw_average = 0.400611
GrpLevelPara = 2.460641 

BW Util details:
bwutil = 0.068334 
total_CMD = 155311 
util_bw = 10613 
Wasted_Col = 14020 
Wasted_Row = 3769 
Idle = 126909 

BW Util Bottlenecks: 
RCDc_limit = 18077 
RCDWRc_limit = 6223 
WTRc_limit = 5397 
RTWc_limit = 27593 
CCDLc_limit = 5343 
rwq = 0 
CCDLc_limit_alone = 3301 
WTRc_limit_alone = 4979 
RTWc_limit_alone = 25969 

Commands details: 
total_CMD = 155311 
n_nop = 140403 
Read = 7657 
Write = 0 
L2_Alloc = 0 
L2_WB = 2956 
n_act = 3549 
n_pre = 3533 
n_ref = 0 
n_req = 9241 
total_req = 10613 

Dual Bus Interface Util: 
issued_total_row = 7082 
issued_total_col = 10613 
Row_Bus_Util =  0.045599 
CoL_Bus_Util = 0.068334 
Either_Row_CoL_Bus_Util = 0.095988 
Issued_on_Two_Bus_Simul_Util = 0.017945 
issued_two_Eff = 0.186947 
queue_avg = 4.115813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11581
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140749 n_act=3441 n_pre=3425 n_ref_event=0 n_req=8985 n_rd=7425 n_rd_L2_A=0 n_write=0 n_wr_bk=2899 bw_util=0.06647
n_activity=34335 dram_eff=0.3007
bk0: 497a 143933i bk1: 456a 144755i bk2: 496a 143663i bk3: 494a 143349i bk4: 441a 145114i bk5: 446a 144861i bk6: 410a 143556i bk7: 341a 145788i bk8: 484a 143990i bk9: 451a 143671i bk10: 475a 143789i bk11: 512a 143908i bk12: 505a 143238i bk13: 451a 145419i bk14: 499a 144397i bk15: 467a 144907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617028
Row_Buffer_Locality_read = 0.674478
Row_Buffer_Locality_write = 0.343590
Bank_Level_Parallism = 6.672766
Bank_Level_Parallism_Col = 4.372253
Bank_Level_Parallism_Ready = 1.880182
write_to_read_ratio_blp_rw_average = 0.393372
GrpLevelPara = 2.455804 

BW Util details:
bwutil = 0.066473 
total_CMD = 155311 
util_bw = 10324 
Wasted_Col = 13806 
Wasted_Row = 3688 
Idle = 127493 

BW Util Bottlenecks: 
RCDc_limit = 18082 
RCDWRc_limit = 5927 
WTRc_limit = 5394 
RTWc_limit = 27202 
CCDLc_limit = 5349 
rwq = 0 
CCDLc_limit_alone = 3239 
WTRc_limit_alone = 4953 
RTWc_limit_alone = 25533 

Commands details: 
total_CMD = 155311 
n_nop = 140749 
Read = 7425 
Write = 0 
L2_Alloc = 0 
L2_WB = 2899 
n_act = 3441 
n_pre = 3425 
n_ref = 0 
n_req = 8985 
total_req = 10324 

Dual Bus Interface Util: 
issued_total_row = 6866 
issued_total_col = 10324 
Row_Bus_Util =  0.044208 
CoL_Bus_Util = 0.066473 
Either_Row_CoL_Bus_Util = 0.093760 
Issued_on_Two_Bus_Simul_Util = 0.016921 
issued_two_Eff = 0.180470 
queue_avg = 4.050029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05003
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140048 n_act=3662 n_pre=3646 n_ref_event=0 n_req=9457 n_rd=7807 n_rd_L2_A=0 n_write=0 n_wr_bk=3021 bw_util=0.06972
n_activity=35847 dram_eff=0.3021
bk0: 488a 143302i bk1: 497a 143847i bk2: 489a 143216i bk3: 520a 143173i bk4: 473a 144096i bk5: 479a 143802i bk6: 387a 144183i bk7: 414a 142540i bk8: 496a 142589i bk9: 514a 142580i bk10: 501a 143478i bk11: 507a 142276i bk12: 484a 143806i bk13: 499a 143016i bk14: 527a 143166i bk15: 532a 143600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612774
Row_Buffer_Locality_read = 0.675163
Row_Buffer_Locality_write = 0.317576
Bank_Level_Parallism = 6.956385
Bank_Level_Parallism_Col = 4.526100
Bank_Level_Parallism_Ready = 1.835704
write_to_read_ratio_blp_rw_average = 0.416293
GrpLevelPara = 2.527748 

BW Util details:
bwutil = 0.069718 
total_CMD = 155311 
util_bw = 10828 
Wasted_Col = 14425 
Wasted_Row = 3751 
Idle = 126307 

BW Util Bottlenecks: 
RCDc_limit = 18703 
RCDWRc_limit = 6413 
WTRc_limit = 5339 
RTWc_limit = 31502 
CCDLc_limit = 5895 
rwq = 0 
CCDLc_limit_alone = 3623 
WTRc_limit_alone = 4883 
RTWc_limit_alone = 29686 

Commands details: 
total_CMD = 155311 
n_nop = 140048 
Read = 7807 
Write = 0 
L2_Alloc = 0 
L2_WB = 3021 
n_act = 3662 
n_pre = 3646 
n_ref = 0 
n_req = 9457 
total_req = 10828 

Dual Bus Interface Util: 
issued_total_row = 7308 
issued_total_col = 10828 
Row_Bus_Util =  0.047054 
CoL_Bus_Util = 0.069718 
Either_Row_CoL_Bus_Util = 0.098274 
Issued_on_Two_Bus_Simul_Util = 0.018498 
issued_two_Eff = 0.188233 
queue_avg = 4.344702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3447
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140548 n_act=3543 n_pre=3527 n_ref_event=0 n_req=9073 n_rd=7529 n_rd_L2_A=0 n_write=0 n_wr_bk=2847 bw_util=0.06681
n_activity=35472 dram_eff=0.2925
bk0: 490a 143463i bk1: 469a 144162i bk2: 551a 143388i bk3: 493a 143610i bk4: 493a 144491i bk5: 470a 144072i bk6: 374a 144283i bk7: 369a 145322i bk8: 487a 143875i bk9: 447a 144902i bk10: 467a 144071i bk11: 470a 144077i bk12: 497a 143859i bk13: 460a 144211i bk14: 494a 144154i bk15: 498a 143731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609501
Row_Buffer_Locality_read = 0.673662
Row_Buffer_Locality_write = 0.296632
Bank_Level_Parallism = 6.593791
Bank_Level_Parallism_Col = 4.281250
Bank_Level_Parallism_Ready = 1.810813
write_to_read_ratio_blp_rw_average = 0.397706
GrpLevelPara = 2.444317 

BW Util details:
bwutil = 0.066808 
total_CMD = 155311 
util_bw = 10376 
Wasted_Col = 14369 
Wasted_Row = 3824 
Idle = 126742 

BW Util Bottlenecks: 
RCDc_limit = 18574 
RCDWRc_limit = 6245 
WTRc_limit = 4864 
RTWc_limit = 28717 
CCDLc_limit = 5403 
rwq = 0 
CCDLc_limit_alone = 3342 
WTRc_limit_alone = 4450 
RTWc_limit_alone = 27070 

Commands details: 
total_CMD = 155311 
n_nop = 140548 
Read = 7529 
Write = 0 
L2_Alloc = 0 
L2_WB = 2847 
n_act = 3543 
n_pre = 3527 
n_ref = 0 
n_req = 9073 
total_req = 10376 

Dual Bus Interface Util: 
issued_total_row = 7070 
issued_total_col = 10376 
Row_Bus_Util =  0.045522 
CoL_Bus_Util = 0.066808 
Either_Row_CoL_Bus_Util = 0.095054 
Issued_on_Two_Bus_Simul_Util = 0.017275 
issued_two_Eff = 0.181738 
queue_avg = 3.799563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79956
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140448 n_act=3564 n_pre=3548 n_ref_event=0 n_req=9116 n_rd=7547 n_rd_L2_A=0 n_write=0 n_wr_bk=2887 bw_util=0.06718
n_activity=36379 dram_eff=0.2868
bk0: 492a 144048i bk1: 469a 144819i bk2: 484a 144629i bk3: 494a 143743i bk4: 464a 144678i bk5: 456a 144063i bk6: 392a 143748i bk7: 352a 144702i bk8: 436a 145038i bk9: 476a 144406i bk10: 523a 143175i bk11: 514a 143786i bk12: 490a 144096i bk13: 495a 143642i bk14: 492a 143920i bk15: 518a 143755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609039
Row_Buffer_Locality_read = 0.670863
Row_Buffer_Locality_write = 0.311663
Bank_Level_Parallism = 6.410839
Bank_Level_Parallism_Col = 4.199351
Bank_Level_Parallism_Ready = 1.826912
write_to_read_ratio_blp_rw_average = 0.399667
GrpLevelPara = 2.414249 

BW Util details:
bwutil = 0.067181 
total_CMD = 155311 
util_bw = 10434 
Wasted_Col = 14917 
Wasted_Row = 3950 
Idle = 126010 

BW Util Bottlenecks: 
RCDc_limit = 18776 
RCDWRc_limit = 6144 
WTRc_limit = 5303 
RTWc_limit = 28170 
CCDLc_limit = 5216 
rwq = 0 
CCDLc_limit_alone = 3320 
WTRc_limit_alone = 4919 
RTWc_limit_alone = 26658 

Commands details: 
total_CMD = 155311 
n_nop = 140448 
Read = 7547 
Write = 0 
L2_Alloc = 0 
L2_WB = 2887 
n_act = 3564 
n_pre = 3548 
n_ref = 0 
n_req = 9116 
total_req = 10434 

Dual Bus Interface Util: 
issued_total_row = 7112 
issued_total_col = 10434 
Row_Bus_Util =  0.045792 
CoL_Bus_Util = 0.067181 
Either_Row_CoL_Bus_Util = 0.095698 
Issued_on_Two_Bus_Simul_Util = 0.017275 
issued_two_Eff = 0.180515 
queue_avg = 3.885153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88515
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140473 n_act=3560 n_pre=3544 n_ref_event=0 n_req=9121 n_rd=7527 n_rd_L2_A=0 n_write=0 n_wr_bk=2931 bw_util=0.06734
n_activity=36046 dram_eff=0.2901
bk0: 463a 144341i bk1: 480a 143590i bk2: 470a 144171i bk3: 480a 144412i bk4: 521a 144009i bk5: 535a 142981i bk6: 390a 143616i bk7: 360a 144608i bk8: 448a 144224i bk9: 462a 144639i bk10: 484a 143352i bk11: 483a 144003i bk12: 509a 142842i bk13: 507a 142937i bk14: 458a 144362i bk15: 477a 143734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.609692
Row_Buffer_Locality_read = 0.670387
Row_Buffer_Locality_write = 0.323087
Bank_Level_Parallism = 6.659832
Bank_Level_Parallism_Col = 4.412468
Bank_Level_Parallism_Ready = 1.861637
write_to_read_ratio_blp_rw_average = 0.398602
GrpLevelPara = 2.447055 

BW Util details:
bwutil = 0.067336 
total_CMD = 155311 
util_bw = 10458 
Wasted_Col = 14372 
Wasted_Row = 4041 
Idle = 126440 

BW Util Bottlenecks: 
RCDc_limit = 18440 
RCDWRc_limit = 6151 
WTRc_limit = 5378 
RTWc_limit = 29416 
CCDLc_limit = 5394 
rwq = 0 
CCDLc_limit_alone = 3336 
WTRc_limit_alone = 4979 
RTWc_limit_alone = 27757 

Commands details: 
total_CMD = 155311 
n_nop = 140473 
Read = 7527 
Write = 0 
L2_Alloc = 0 
L2_WB = 2931 
n_act = 3560 
n_pre = 3544 
n_ref = 0 
n_req = 9121 
total_req = 10458 

Dual Bus Interface Util: 
issued_total_row = 7104 
issued_total_col = 10458 
Row_Bus_Util =  0.045740 
CoL_Bus_Util = 0.067336 
Either_Row_CoL_Bus_Util = 0.095537 
Issued_on_Two_Bus_Simul_Util = 0.017539 
issued_two_Eff = 0.183583 
queue_avg = 3.972056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97206
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140109 n_act=3598 n_pre=3582 n_ref_event=0 n_req=9377 n_rd=7735 n_rd_L2_A=0 n_write=0 n_wr_bk=3083 bw_util=0.06965
n_activity=35388 dram_eff=0.3057
bk0: 508a 143150i bk1: 510a 142827i bk2: 466a 144154i bk3: 540a 143455i bk4: 450a 144214i bk5: 436a 145237i bk6: 418a 143692i bk7: 361a 145028i bk8: 487a 143020i bk9: 533a 142329i bk10: 518a 143272i bk11: 517a 143097i bk12: 481a 143954i bk13: 487a 143097i bk14: 526a 142674i bk15: 497a 143963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616295
Row_Buffer_Locality_read = 0.675760
Row_Buffer_Locality_write = 0.336175
Bank_Level_Parallism = 6.876482
Bank_Level_Parallism_Col = 4.482651
Bank_Level_Parallism_Ready = 1.852745
write_to_read_ratio_blp_rw_average = 0.401116
GrpLevelPara = 2.484516 

BW Util details:
bwutil = 0.069654 
total_CMD = 155311 
util_bw = 10818 
Wasted_Col = 14217 
Wasted_Row = 3641 
Idle = 126635 

BW Util Bottlenecks: 
RCDc_limit = 18607 
RCDWRc_limit = 6144 
WTRc_limit = 5583 
RTWc_limit = 28823 
CCDLc_limit = 5740 
rwq = 0 
CCDLc_limit_alone = 3530 
WTRc_limit_alone = 5093 
RTWc_limit_alone = 27103 

Commands details: 
total_CMD = 155311 
n_nop = 140109 
Read = 7735 
Write = 0 
L2_Alloc = 0 
L2_WB = 3083 
n_act = 3598 
n_pre = 3582 
n_ref = 0 
n_req = 9377 
total_req = 10818 

Dual Bus Interface Util: 
issued_total_row = 7180 
issued_total_col = 10818 
Row_Bus_Util =  0.046230 
CoL_Bus_Util = 0.069654 
Either_Row_CoL_Bus_Util = 0.097881 
Issued_on_Two_Bus_Simul_Util = 0.018003 
issued_two_Eff = 0.183923 
queue_avg = 4.272692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27269
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140167 n_act=3653 n_pre=3637 n_ref_event=0 n_req=9244 n_rd=7647 n_rd_L2_A=0 n_write=0 n_wr_bk=3003 bw_util=0.06857
n_activity=35544 dram_eff=0.2996
bk0: 475a 144130i bk1: 495a 143628i bk2: 475a 143437i bk3: 516a 142805i bk4: 489a 143761i bk5: 511a 144139i bk6: 363a 144888i bk7: 407a 144487i bk8: 470a 144128i bk9: 438a 144243i bk10: 529a 142924i bk11: 517a 142953i bk12: 509a 142668i bk13: 483a 143498i bk14: 487a 143587i bk15: 483a 143908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604825
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.308704
Bank_Level_Parallism = 6.724684
Bank_Level_Parallism_Col = 4.276932
Bank_Level_Parallism_Ready = 1.851549
write_to_read_ratio_blp_rw_average = 0.399972
GrpLevelPara = 2.457849 

BW Util details:
bwutil = 0.068572 
total_CMD = 155311 
util_bw = 10650 
Wasted_Col = 14731 
Wasted_Row = 3622 
Idle = 126308 

BW Util Bottlenecks: 
RCDc_limit = 18986 
RCDWRc_limit = 6248 
WTRc_limit = 5393 
RTWc_limit = 28343 
CCDLc_limit = 5517 
rwq = 0 
CCDLc_limit_alone = 3510 
WTRc_limit_alone = 4941 
RTWc_limit_alone = 26788 

Commands details: 
total_CMD = 155311 
n_nop = 140167 
Read = 7647 
Write = 0 
L2_Alloc = 0 
L2_WB = 3003 
n_act = 3653 
n_pre = 3637 
n_ref = 0 
n_req = 9244 
total_req = 10650 

Dual Bus Interface Util: 
issued_total_row = 7290 
issued_total_col = 10650 
Row_Bus_Util =  0.046938 
CoL_Bus_Util = 0.068572 
Either_Row_CoL_Bus_Util = 0.097508 
Issued_on_Two_Bus_Simul_Util = 0.018003 
issued_two_Eff = 0.184628 
queue_avg = 4.106297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1063
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140603 n_act=3479 n_pre=3463 n_ref_event=0 n_req=9187 n_rd=7606 n_rd_L2_A=0 n_write=0 n_wr_bk=2868 bw_util=0.06744
n_activity=35044 dram_eff=0.2989
bk0: 504a 144817i bk1: 471a 145089i bk2: 509a 143504i bk3: 494a 144606i bk4: 454a 145789i bk5: 467a 144819i bk6: 343a 145000i bk7: 385a 144957i bk8: 511a 142862i bk9: 442a 144772i bk10: 507a 144303i bk11: 514a 143497i bk12: 506a 143471i bk13: 511a 144170i bk14: 468a 145045i bk15: 520a 143644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621313
Row_Buffer_Locality_read = 0.680384
Row_Buffer_Locality_write = 0.337128
Bank_Level_Parallism = 6.530179
Bank_Level_Parallism_Col = 4.216424
Bank_Level_Parallism_Ready = 1.830342
write_to_read_ratio_blp_rw_average = 0.381140
GrpLevelPara = 2.400637 

BW Util details:
bwutil = 0.067439 
total_CMD = 155311 
util_bw = 10474 
Wasted_Col = 14093 
Wasted_Row = 3582 
Idle = 127162 

BW Util Bottlenecks: 
RCDc_limit = 17964 
RCDWRc_limit = 5866 
WTRc_limit = 5050 
RTWc_limit = 25232 
CCDLc_limit = 5273 
rwq = 0 
CCDLc_limit_alone = 3368 
WTRc_limit_alone = 4717 
RTWc_limit_alone = 23660 

Commands details: 
total_CMD = 155311 
n_nop = 140603 
Read = 7606 
Write = 0 
L2_Alloc = 0 
L2_WB = 2868 
n_act = 3479 
n_pre = 3463 
n_ref = 0 
n_req = 9187 
total_req = 10474 

Dual Bus Interface Util: 
issued_total_row = 6942 
issued_total_col = 10474 
Row_Bus_Util =  0.044697 
CoL_Bus_Util = 0.067439 
Either_Row_CoL_Bus_Util = 0.094700 
Issued_on_Two_Bus_Simul_Util = 0.017436 
issued_two_Eff = 0.184117 
queue_avg = 3.805661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80566
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140770 n_act=3425 n_pre=3409 n_ref_event=0 n_req=9060 n_rd=7512 n_rd_L2_A=0 n_write=0 n_wr_bk=2841 bw_util=0.06666
n_activity=35091 dram_eff=0.295
bk0: 506a 143777i bk1: 495a 144226i bk2: 476a 143677i bk3: 448a 145934i bk4: 455a 145476i bk5: 482a 144374i bk6: 379a 144041i bk7: 385a 144630i bk8: 479a 145327i bk9: 495a 143069i bk10: 473a 144196i bk11: 492a 144011i bk12: 464a 144421i bk13: 468a 143131i bk14: 519a 143950i bk15: 496a 144228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621965
Row_Buffer_Locality_read = 0.684105
Row_Buffer_Locality_write = 0.320413
Bank_Level_Parallism = 6.627902
Bank_Level_Parallism_Col = 4.325774
Bank_Level_Parallism_Ready = 1.844490
write_to_read_ratio_blp_rw_average = 0.393180
GrpLevelPara = 2.435461 

BW Util details:
bwutil = 0.066660 
total_CMD = 155311 
util_bw = 10353 
Wasted_Col = 14056 
Wasted_Row = 3589 
Idle = 127313 

BW Util Bottlenecks: 
RCDc_limit = 17784 
RCDWRc_limit = 5947 
WTRc_limit = 5003 
RTWc_limit = 28435 
CCDLc_limit = 5194 
rwq = 0 
CCDLc_limit_alone = 3157 
WTRc_limit_alone = 4623 
RTWc_limit_alone = 26778 

Commands details: 
total_CMD = 155311 
n_nop = 140770 
Read = 7512 
Write = 0 
L2_Alloc = 0 
L2_WB = 2841 
n_act = 3425 
n_pre = 3409 
n_ref = 0 
n_req = 9060 
total_req = 10353 

Dual Bus Interface Util: 
issued_total_row = 6834 
issued_total_col = 10353 
Row_Bus_Util =  0.044002 
CoL_Bus_Util = 0.066660 
Either_Row_CoL_Bus_Util = 0.093625 
Issued_on_Two_Bus_Simul_Util = 0.017037 
issued_two_Eff = 0.181968 
queue_avg = 3.926290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92629
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140497 n_act=3549 n_pre=3533 n_ref_event=0 n_req=9189 n_rd=7585 n_rd_L2_A=0 n_write=0 n_wr_bk=2883 bw_util=0.0674
n_activity=35661 dram_eff=0.2935
bk0: 487a 144417i bk1: 522a 143193i bk2: 476a 144613i bk3: 505a 143974i bk4: 486a 145193i bk5: 438a 144594i bk6: 393a 143917i bk7: 383a 143959i bk8: 446a 144993i bk9: 459a 145010i bk10: 521a 143108i bk11: 524a 143730i bk12: 506a 143679i bk13: 491a 143517i bk14: 472a 143867i bk15: 476a 144343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613777
Row_Buffer_Locality_read = 0.675676
Row_Buffer_Locality_write = 0.321072
Bank_Level_Parallism = 6.665887
Bank_Level_Parallism_Col = 4.307125
Bank_Level_Parallism_Ready = 1.798242
write_to_read_ratio_blp_rw_average = 0.389333
GrpLevelPara = 2.462511 

BW Util details:
bwutil = 0.067400 
total_CMD = 155311 
util_bw = 10468 
Wasted_Col = 14012 
Wasted_Row = 3732 
Idle = 127099 

BW Util Bottlenecks: 
RCDc_limit = 18301 
RCDWRc_limit = 5987 
WTRc_limit = 5429 
RTWc_limit = 27234 
CCDLc_limit = 5434 
rwq = 0 
CCDLc_limit_alone = 3367 
WTRc_limit_alone = 4989 
RTWc_limit_alone = 25607 

Commands details: 
total_CMD = 155311 
n_nop = 140497 
Read = 7585 
Write = 0 
L2_Alloc = 0 
L2_WB = 2883 
n_act = 3549 
n_pre = 3533 
n_ref = 0 
n_req = 9189 
total_req = 10468 

Dual Bus Interface Util: 
issued_total_row = 7082 
issued_total_col = 10468 
Row_Bus_Util =  0.045599 
CoL_Bus_Util = 0.067400 
Either_Row_CoL_Bus_Util = 0.095383 
Issued_on_Two_Bus_Simul_Util = 0.017616 
issued_two_Eff = 0.184690 
queue_avg = 3.863455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86345
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155311 n_nop=140703 n_act=3463 n_pre=3447 n_ref_event=0 n_req=9091 n_rd=7548 n_rd_L2_A=0 n_write=0 n_wr_bk=2832 bw_util=0.06683
n_activity=36103 dram_eff=0.2875
bk0: 464a 144506i bk1: 478a 144788i bk2: 480a 145179i bk3: 493a 143665i bk4: 475a 145132i bk5: 466a 144449i bk6: 402a 144834i bk7: 357a 144794i bk8: 475a 144407i bk9: 491a 144632i bk10: 499a 144370i bk11: 496a 143988i bk12: 482a 144055i bk13: 491a 144359i bk14: 495a 144906i bk15: 504a 144109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619074
Row_Buffer_Locality_read = 0.679385
Row_Buffer_Locality_write = 0.324044
Bank_Level_Parallism = 6.327188
Bank_Level_Parallism_Col = 4.161207
Bank_Level_Parallism_Ready = 1.810212
write_to_read_ratio_blp_rw_average = 0.382728
GrpLevelPara = 2.371512 

BW Util details:
bwutil = 0.066834 
total_CMD = 155311 
util_bw = 10380 
Wasted_Col = 14328 
Wasted_Row = 4040 
Idle = 126563 

BW Util Bottlenecks: 
RCDc_limit = 18021 
RCDWRc_limit = 5910 
WTRc_limit = 5087 
RTWc_limit = 25735 
CCDLc_limit = 5418 
rwq = 0 
CCDLc_limit_alone = 3470 
WTRc_limit_alone = 4673 
RTWc_limit_alone = 24201 

Commands details: 
total_CMD = 155311 
n_nop = 140703 
Read = 7548 
Write = 0 
L2_Alloc = 0 
L2_WB = 2832 
n_act = 3463 
n_pre = 3447 
n_ref = 0 
n_req = 9091 
total_req = 10380 

Dual Bus Interface Util: 
issued_total_row = 6910 
issued_total_col = 10380 
Row_Bus_Util =  0.044491 
CoL_Bus_Util = 0.066834 
Either_Row_CoL_Bus_Util = 0.094056 
Issued_on_Two_Bus_Simul_Util = 0.017269 
issued_two_Eff = 0.183598 
queue_avg = 3.827559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82756

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19701, Miss = 8064, Miss_rate = 0.409, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[1]: Access = 19660, Miss = 7758, Miss_rate = 0.395, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[2]: Access = 19558, Miss = 7926, Miss_rate = 0.405, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[3]: Access = 19848, Miss = 8065, Miss_rate = 0.406, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 19588, Miss = 8009, Miss_rate = 0.409, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[5]: Access = 19728, Miss = 7967, Miss_rate = 0.404, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[6]: Access = 19762, Miss = 7936, Miss_rate = 0.402, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[7]: Access = 20018, Miss = 8110, Miss_rate = 0.405, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 19928, Miss = 8049, Miss_rate = 0.404, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[9]: Access = 19840, Miss = 7714, Miss_rate = 0.389, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[10]: Access = 19564, Miss = 7907, Miss_rate = 0.404, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[11]: Access = 70819, Miss = 38348, Miss_rate = 0.541, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[12]: Access = 19326, Miss = 7743, Miss_rate = 0.401, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[13]: Access = 19841, Miss = 8136, Miss_rate = 0.410, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[14]: Access = 19826, Miss = 8108, Miss_rate = 0.409, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[15]: Access = 19948, Miss = 7899, Miss_rate = 0.396, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[16]: Access = 19569, Miss = 7631, Miss_rate = 0.390, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[17]: Access = 19514, Miss = 7853, Miss_rate = 0.402, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[18]: Access = 20104, Miss = 7973, Miss_rate = 0.397, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[19]: Access = 19504, Miss = 7956, Miss_rate = 0.408, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[20]: Access = 19606, Miss = 7779, Miss_rate = 0.397, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[21]: Access = 19674, Miss = 8156, Miss_rate = 0.415, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[22]: Access = 19691, Miss = 7809, Miss_rate = 0.397, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[23]: Access = 19768, Miss = 8011, Miss_rate = 0.405, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[24]: Access = 19431, Miss = 7824, Miss_rate = 0.403, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[25]: Access = 19922, Miss = 8072, Miss_rate = 0.405, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[26]: Access = 19513, Miss = 7585, Miss_rate = 0.389, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[27]: Access = 19750, Miss = 8069, Miss_rate = 0.409, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[28]: Access = 19605, Miss = 7855, Miss_rate = 0.401, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[29]: Access = 19519, Miss = 7926, Miss_rate = 0.406, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[30]: Access = 19714, Miss = 7848, Miss_rate = 0.398, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[31]: Access = 19665, Miss = 7972, Miss_rate = 0.405, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[32]: Access = 19553, Miss = 7807, Miss_rate = 0.399, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[33]: Access = 19886, Miss = 8070, Miss_rate = 0.406, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[34]: Access = 19571, Miss = 8019, Miss_rate = 0.410, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[35]: Access = 19718, Miss = 7881, Miss_rate = 0.400, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[36]: Access = 19558, Miss = 7835, Miss_rate = 0.401, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[37]: Access = 19399, Miss = 7696, Miss_rate = 0.397, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[38]: Access = 19636, Miss = 7936, Miss_rate = 0.404, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[39]: Access = 19695, Miss = 7805, Miss_rate = 0.396, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[40]: Access = 19920, Miss = 7842, Miss_rate = 0.394, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[41]: Access = 19587, Miss = 8051, Miss_rate = 0.411, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[42]: Access = 19598, Miss = 7862, Miss_rate = 0.401, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[43]: Access = 19590, Miss = 7655, Miss_rate = 0.391, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[44]: Access = 19666, Miss = 8183, Miss_rate = 0.416, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[45]: Access = 19520, Miss = 7953, Miss_rate = 0.407, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[46]: Access = 19778, Miss = 7948, Miss_rate = 0.402, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[47]: Access = 19380, Miss = 7885, Miss_rate = 0.407, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[48]: Access = 19603, Miss = 7946, Miss_rate = 0.405, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[49]: Access = 19631, Miss = 8015, Miss_rate = 0.408, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[50]: Access = 19360, Miss = 7723, Miss_rate = 0.399, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[51]: Access = 19549, Miss = 7962, Miss_rate = 0.407, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[52]: Access = 20212, Miss = 8143, Miss_rate = 0.403, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[53]: Access = 19766, Miss = 7950, Miss_rate = 0.402, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[54]: Access = 19731, Miss = 7691, Miss_rate = 0.390, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[55]: Access = 20074, Miss = 8168, Miss_rate = 0.407, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[56]: Access = 19720, Miss = 7957, Miss_rate = 0.403, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[57]: Access = 19640, Miss = 8014, Miss_rate = 0.408, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[58]: Access = 19643, Miss = 7913, Miss_rate = 0.403, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[59]: Access = 19422, Miss = 7820, Miss_rate = 0.403, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[60]: Access = 19506, Miss = 7870, Miss_rate = 0.403, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[61]: Access = 19438, Miss = 8041, Miss_rate = 0.414, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[62]: Access = 19763, Miss = 8029, Miss_rate = 0.406, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[63]: Access = 19394, Miss = 7745, Miss_rate = 0.399, Pending_hits = 41, Reservation_fails = 0
L2_total_cache_accesses = 1310011
L2_total_cache_misses = 537473
L2_total_cache_miss_rate = 0.4103
L2_total_cache_pending_hits = 3093
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 134882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2869
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 261873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 249157
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 755977
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 556903
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1310011
icnt_total_pkts_simt_to_mem=1310011
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1310011
Req_Network_cycles = 206844
Req_Network_injected_packets_per_cycle =       6.3333 
Req_Network_conflicts_per_cycle =      21.0772
Req_Network_conflicts_per_cycle_util =      39.7133
Req_Bank_Level_Parallism =      11.9332
Req_Network_in_buffer_full_per_cycle =      32.4259
Req_Network_in_buffer_avg_util =      95.6682
Req_Network_out_buffer_full_per_cycle =       0.0030
Req_Network_out_buffer_avg_util =       8.5699

Reply_Network_injected_packets_num = 1310011
Reply_Network_cycles = 206844
Reply_Network_injected_packets_per_cycle =        6.3333
Reply_Network_conflicts_per_cycle =        8.2382
Reply_Network_conflicts_per_cycle_util =      15.4205
Reply_Bank_Level_Parallism =      11.8549
Reply_Network_in_buffer_full_per_cycle =       0.0001
Reply_Network_in_buffer_avg_util =       2.9031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0792
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 49 sec (4729 sec)
gpgpu_simulation_rate = 54561 (inst/sec)
gpgpu_simulation_rate = 43 (cycle/sec)
gpgpu_silicon_slowdown = 26325581x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 96120
gpu_sim_insn = 36390672
gpu_ipc =     378.5963
gpu_tot_sim_cycle = 302964
gpu_tot_sim_insn = 294412166
gpu_tot_ipc =     971.7728
gpu_tot_issued_cta = 29310
gpu_occupancy = 67.8928% 
gpu_tot_occupancy = 47.9710% 
max_total_param_size = 0
gpu_stall_dramfull = 2228239
gpu_stall_icnt2sh    = 13
partiton_level_parallism =      24.2360
partiton_level_parallism_total  =      12.0132
partiton_level_parallism_util =      26.2288
partiton_level_parallism_util_total  =      18.3731
L2_BW  =     877.9251 GB/Sec
L2_BW_total  =     435.1672 GB/Sec
gpu_total_sim_rate=27683

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 78462, Miss = 40657, Miss_rate = 0.518, Pending_hits = 83, Reservation_fails = 1339849
	L1D_cache_core[1]: Access = 79087, Miss = 40906, Miss_rate = 0.517, Pending_hits = 62, Reservation_fails = 1425200
	L1D_cache_core[2]: Access = 79121, Miss = 40943, Miss_rate = 0.517, Pending_hits = 65, Reservation_fails = 1292028
	L1D_cache_core[3]: Access = 77878, Miss = 40323, Miss_rate = 0.518, Pending_hits = 68, Reservation_fails = 1432823
	L1D_cache_core[4]: Access = 80598, Miss = 41717, Miss_rate = 0.518, Pending_hits = 67, Reservation_fails = 1324773
	L1D_cache_core[5]: Access = 79339, Miss = 41104, Miss_rate = 0.518, Pending_hits = 64, Reservation_fails = 1331295
	L1D_cache_core[6]: Access = 80733, Miss = 41697, Miss_rate = 0.516, Pending_hits = 70, Reservation_fails = 1425093
	L1D_cache_core[7]: Access = 80590, Miss = 41589, Miss_rate = 0.516, Pending_hits = 87, Reservation_fails = 1292792
	L1D_cache_core[8]: Access = 78726, Miss = 40773, Miss_rate = 0.518, Pending_hits = 53, Reservation_fails = 1469338
	L1D_cache_core[9]: Access = 82528, Miss = 42632, Miss_rate = 0.517, Pending_hits = 75, Reservation_fails = 1448070
	L1D_cache_core[10]: Access = 78931, Miss = 40906, Miss_rate = 0.518, Pending_hits = 72, Reservation_fails = 1454218
	L1D_cache_core[11]: Access = 79294, Miss = 41064, Miss_rate = 0.518, Pending_hits = 68, Reservation_fails = 1405847
	L1D_cache_core[12]: Access = 84124, Miss = 43331, Miss_rate = 0.515, Pending_hits = 73, Reservation_fails = 1527033
	L1D_cache_core[13]: Access = 78638, Miss = 40836, Miss_rate = 0.519, Pending_hits = 71, Reservation_fails = 1409554
	L1D_cache_core[14]: Access = 80710, Miss = 41939, Miss_rate = 0.520, Pending_hits = 70, Reservation_fails = 1322796
	L1D_cache_core[15]: Access = 81503, Miss = 42131, Miss_rate = 0.517, Pending_hits = 57, Reservation_fails = 1335844
	L1D_cache_core[16]: Access = 82483, Miss = 42618, Miss_rate = 0.517, Pending_hits = 66, Reservation_fails = 1323246
	L1D_cache_core[17]: Access = 77404, Miss = 40209, Miss_rate = 0.519, Pending_hits = 57, Reservation_fails = 1328445
	L1D_cache_core[18]: Access = 82548, Miss = 42591, Miss_rate = 0.516, Pending_hits = 67, Reservation_fails = 1468725
	L1D_cache_core[19]: Access = 80459, Miss = 41719, Miss_rate = 0.519, Pending_hits = 58, Reservation_fails = 1313316
	L1D_cache_core[20]: Access = 79616, Miss = 41178, Miss_rate = 0.517, Pending_hits = 87, Reservation_fails = 1323212
	L1D_cache_core[21]: Access = 78415, Miss = 40639, Miss_rate = 0.518, Pending_hits = 74, Reservation_fails = 1278650
	L1D_cache_core[22]: Access = 80162, Miss = 41505, Miss_rate = 0.518, Pending_hits = 77, Reservation_fails = 1418489
	L1D_cache_core[23]: Access = 80562, Miss = 41805, Miss_rate = 0.519, Pending_hits = 77, Reservation_fails = 1440287
	L1D_cache_core[24]: Access = 79501, Miss = 41233, Miss_rate = 0.519, Pending_hits = 64, Reservation_fails = 1319290
	L1D_cache_core[25]: Access = 79779, Miss = 41209, Miss_rate = 0.517, Pending_hits = 70, Reservation_fails = 1368040
	L1D_cache_core[26]: Access = 79596, Miss = 41256, Miss_rate = 0.518, Pending_hits = 59, Reservation_fails = 1535813
	L1D_cache_core[27]: Access = 78437, Miss = 40761, Miss_rate = 0.520, Pending_hits = 56, Reservation_fails = 1260906
	L1D_cache_core[28]: Access = 80281, Miss = 41599, Miss_rate = 0.518, Pending_hits = 67, Reservation_fails = 1413664
	L1D_cache_core[29]: Access = 80144, Miss = 41587, Miss_rate = 0.519, Pending_hits = 76, Reservation_fails = 1283154
	L1D_cache_core[30]: Access = 80069, Miss = 41434, Miss_rate = 0.517, Pending_hits = 68, Reservation_fails = 1348083
	L1D_cache_core[31]: Access = 81317, Miss = 42109, Miss_rate = 0.518, Pending_hits = 66, Reservation_fails = 1465010
	L1D_cache_core[32]: Access = 81079, Miss = 41997, Miss_rate = 0.518, Pending_hits = 62, Reservation_fails = 1292368
	L1D_cache_core[33]: Access = 79063, Miss = 40953, Miss_rate = 0.518, Pending_hits = 74, Reservation_fails = 1466365
	L1D_cache_core[34]: Access = 76936, Miss = 39896, Miss_rate = 0.519, Pending_hits = 79, Reservation_fails = 1153012
	L1D_cache_core[35]: Access = 79516, Miss = 41258, Miss_rate = 0.519, Pending_hits = 77, Reservation_fails = 1456116
	L1D_cache_core[36]: Access = 79277, Miss = 41134, Miss_rate = 0.519, Pending_hits = 75, Reservation_fails = 1301218
	L1D_cache_core[37]: Access = 80331, Miss = 41675, Miss_rate = 0.519, Pending_hits = 69, Reservation_fails = 1547627
	L1D_cache_core[38]: Access = 81153, Miss = 41918, Miss_rate = 0.517, Pending_hits = 67, Reservation_fails = 1385655
	L1D_cache_core[39]: Access = 79928, Miss = 41530, Miss_rate = 0.520, Pending_hits = 73, Reservation_fails = 1476978
	L1D_cache_core[40]: Access = 77407, Miss = 40206, Miss_rate = 0.519, Pending_hits = 69, Reservation_fails = 1270983
	L1D_cache_core[41]: Access = 80462, Miss = 41661, Miss_rate = 0.518, Pending_hits = 57, Reservation_fails = 1482298
	L1D_cache_core[42]: Access = 76157, Miss = 39686, Miss_rate = 0.521, Pending_hits = 82, Reservation_fails = 1221860
	L1D_cache_core[43]: Access = 82630, Miss = 42575, Miss_rate = 0.515, Pending_hits = 74, Reservation_fails = 1411953
	L1D_cache_core[44]: Access = 78286, Miss = 40698, Miss_rate = 0.520, Pending_hits = 70, Reservation_fails = 1304184
	L1D_cache_core[45]: Access = 79815, Miss = 41262, Miss_rate = 0.517, Pending_hits = 59, Reservation_fails = 1453808
	L1D_cache_core[46]: Access = 81245, Miss = 41986, Miss_rate = 0.517, Pending_hits = 67, Reservation_fails = 1379624
	L1D_cache_core[47]: Access = 76076, Miss = 39639, Miss_rate = 0.521, Pending_hits = 66, Reservation_fails = 1214767
	L1D_cache_core[48]: Access = 81778, Miss = 42219, Miss_rate = 0.516, Pending_hits = 82, Reservation_fails = 1469151
	L1D_cache_core[49]: Access = 81193, Miss = 42041, Miss_rate = 0.518, Pending_hits = 73, Reservation_fails = 1300061
	L1D_cache_core[50]: Access = 78215, Miss = 40601, Miss_rate = 0.519, Pending_hits = 72, Reservation_fails = 1264577
	L1D_cache_core[51]: Access = 81005, Miss = 41986, Miss_rate = 0.518, Pending_hits = 67, Reservation_fails = 1445512
	L1D_cache_core[52]: Access = 80106, Miss = 41524, Miss_rate = 0.518, Pending_hits = 65, Reservation_fails = 1380110
	L1D_cache_core[53]: Access = 79269, Miss = 41075, Miss_rate = 0.518, Pending_hits = 75, Reservation_fails = 1408824
	L1D_cache_core[54]: Access = 80904, Miss = 41829, Miss_rate = 0.517, Pending_hits = 68, Reservation_fails = 1458151
	L1D_cache_core[55]: Access = 82027, Miss = 42411, Miss_rate = 0.517, Pending_hits = 56, Reservation_fails = 1260596
	L1D_cache_core[56]: Access = 81600, Miss = 42265, Miss_rate = 0.518, Pending_hits = 63, Reservation_fails = 1355741
	L1D_cache_core[57]: Access = 82126, Miss = 42572, Miss_rate = 0.518, Pending_hits = 74, Reservation_fails = 1468381
	L1D_cache_core[58]: Access = 79238, Miss = 41135, Miss_rate = 0.519, Pending_hits = 70, Reservation_fails = 1394630
	L1D_cache_core[59]: Access = 78615, Miss = 40798, Miss_rate = 0.519, Pending_hits = 70, Reservation_fails = 1355777
	L1D_cache_core[60]: Access = 82075, Miss = 42524, Miss_rate = 0.518, Pending_hits = 68, Reservation_fails = 1546491
	L1D_cache_core[61]: Access = 81252, Miss = 41914, Miss_rate = 0.516, Pending_hits = 72, Reservation_fails = 1358356
	L1D_cache_core[62]: Access = 83901, Miss = 43353, Miss_rate = 0.517, Pending_hits = 67, Reservation_fails = 1328986
	L1D_cache_core[63]: Access = 82612, Miss = 42593, Miss_rate = 0.516, Pending_hits = 81, Reservation_fails = 1484312
	L1D_cache_core[64]: Access = 84612, Miss = 43659, Miss_rate = 0.516, Pending_hits = 82, Reservation_fails = 1295997
	L1D_cache_core[65]: Access = 76894, Miss = 40001, Miss_rate = 0.520, Pending_hits = 75, Reservation_fails = 1417606
	L1D_cache_core[66]: Access = 79417, Miss = 41372, Miss_rate = 0.521, Pending_hits = 61, Reservation_fails = 1564231
	L1D_cache_core[67]: Access = 77572, Miss = 40443, Miss_rate = 0.521, Pending_hits = 63, Reservation_fails = 1712509
	L1D_cache_core[68]: Access = 82366, Miss = 42745, Miss_rate = 0.519, Pending_hits = 64, Reservation_fails = 1703327
	L1D_cache_core[69]: Access = 87988, Miss = 45357, Miss_rate = 0.515, Pending_hits = 70, Reservation_fails = 1601513
	L1D_cache_core[70]: Access = 96697, Miss = 49319, Miss_rate = 0.510, Pending_hits = 94, Reservation_fails = 1721201
	L1D_cache_core[71]: Access = 96590, Miss = 49327, Miss_rate = 0.511, Pending_hits = 119, Reservation_fails = 1800220
	L1D_cache_core[72]: Access = 98578, Miss = 50213, Miss_rate = 0.509, Pending_hits = 117, Reservation_fails = 1794111
	L1D_cache_core[73]: Access = 90620, Miss = 46422, Miss_rate = 0.512, Pending_hits = 93, Reservation_fails = 1632010
	L1D_cache_core[74]: Access = 78471, Miss = 40591, Miss_rate = 0.517, Pending_hits = 61, Reservation_fails = 1395985
	L1D_cache_core[75]: Access = 79604, Miss = 41155, Miss_rate = 0.517, Pending_hits = 62, Reservation_fails = 1334532
	L1D_cache_core[76]: Access = 80344, Miss = 41516, Miss_rate = 0.517, Pending_hits = 89, Reservation_fails = 1333948
	L1D_cache_core[77]: Access = 80586, Miss = 41631, Miss_rate = 0.517, Pending_hits = 75, Reservation_fails = 1355006
	L1D_cache_core[78]: Access = 77557, Miss = 40241, Miss_rate = 0.519, Pending_hits = 59, Reservation_fails = 1367636
	L1D_cache_core[79]: Access = 80657, Miss = 41604, Miss_rate = 0.516, Pending_hits = 77, Reservation_fails = 1436222
	L1D_total_cache_accesses = 6474865
	L1D_total_cache_misses = 3350510
	L1D_total_cache_miss_rate = 0.5175
	L1D_total_cache_pending_hits = 5698
	L1D_total_cache_reservation_fails = 112689409
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2830347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1206135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 83879100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 743402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4942
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1387218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28810309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4789768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1690039

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 83879100
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28810309
ctas_completed 29310, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
950, 1002, 772, 834, 771, 782, 804, 740, 989, 772, 846, 949, 750, 875, 762, 886, 464, 536, 641, 412, 567, 454, 724, 401, 682, 651, 610, 527, 588, 599, 578, 401, 593, 522, 312, 313, 437, 303, 323, 478, 302, 500, 459, 479, 573, 334, 344, 521, 
gpgpu_n_tot_thrd_icount = 603298976
gpgpu_n_tot_w_icount = 18853093
gpgpu_n_stall_shd_mem = 27298563
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1949537
gpgpu_n_mem_write_global = 1690039
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19898296
gpgpu_n_store_insn = 2424312
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 91040768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27268698
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70622094	W0_Idle:95394086	W0_Scoreboard:263954891	W1:4047085	W2:2080736	W3:1368291	W4:997197	W5:658073	W6:391741	W7:211084	W8:96898	W9:41573	W10:14380	W11:4038	W12:1194	W13:485	W14:74	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8940244
single_issue_nums: WS0:4717361	WS1:4703844	WS2:4726701	WS3:4705187	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15596296 {8:1949537,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67601560 {40:1690039,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77981480 {40:1949537,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13520312 {8:1690039,}
maxmflatency = 25522 
max_icnt2mem_latency = 25356 
maxmrqlatency = 2461 
max_icnt2sh_latency = 2464 
averagemflatency = 2326 
avg_icnt2mem_latency = 1932 
avg_mrq_latency = 131 
avg_icnt2sh_latency = 27 
mrq_lat_table:160092 	73868 	36352 	41838 	67136 	103490 	140017 	175379 	131854 	37802 	2524 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	299771 	409437 	381907 	1461885 	574773 	294689 	193720 	23394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	310578 	228117 	136146 	77623 	250303 	305612 	1466473 	444493 	262156 	135606 	22469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1650693 	770999 	462850 	210470 	171752 	227937 	83558 	33535 	16364 	11104 	314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	90 	62 	35 	81 	69 	69 	46 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17631      6475      6699      9883      8940      6964      7482     15195     11287      7105     14180     11110     15114      6980     12085      9751 
dram[1]:      6873      6496      6727      6741      9055      7007      7262      8897     11783      9263     10145     10537      5934     10995      6199      9523 
dram[2]:      7100     11484      7813     14251      6943      6964      7211     13002     11852     10188      7260      9054      9582     10802      6261      6575 
dram[3]:      6519      8810      7864      6867      8840     10003      7788      7586     17265      7809     15270     10584      8491      7237      9067      8275 
dram[4]:      7892      6454      7923     12023      9762      7817     10879     10710      6009      8288     11175     23223     10369     10108     10169      6215 
dram[5]:      7546      6485      6733      8015      7216      6999      7228      7248      6209      9115      6586     13629      8795      5957      8029      7442 
dram[6]:      6508      6456      7001      6713     10140      9020      8348      7217      5480      6780     14992      9464      9256      6490     11853     11878 
dram[7]:      6469     11314      6731      6746      6982      8093     14139      8343     11873     16343     14615      5909     17366     13153      6211      8852 
dram[8]:      6806      6473      6701      8281      6954      6962      8611     11415      6294     15163      7932      8618     10132     14467      6191     11693 
dram[9]:      8668      6763      6715      8964      6986     11596      7223      7683      7886      7552      7704      7880     11060      8297     13166      7078 
dram[10]:      7398      6478      8868     14642      9982     18729     15245      7310      8289      5881     15696      9424      7052      8057      8603      8117 
dram[11]:     14249      7236      6715      7510      6976     16934      9554      8954      9170      6904     12946      7001     11531      6926     18797     10372 
dram[12]:      9750      6618      9649      6719      6950      9713      7203     10877     11834      8703      7527      9469      6921      6876     13411      6655 
dram[13]:      6480      6494      6727      8825      7413      9622      8623      8459     11857      7928      8069     11111      5936      5943      6204      6205 
dram[14]:     10339      9711      6701      8535      6944      9407      7205      7219     10723     11120     14382      7331      9581     11086      6196      9006 
dram[15]:      6959     10280      7168     10569      6958      8923      7235      7245     13476     16414      9196     15280      6233      6357      9417      6205 
dram[16]:      6835     12738      9412      8784      9240      7923      7208      7233     11337      8334     17898     11410      9490      6339      7447     10967 
dram[17]:      6968      6482      6713      6725      9193      9472      7228      8916     14967      6744     14550     11677      9948      5963     10037     10439 
dram[18]:      6434     11047     10634      8716      9373      6970      7215      7223     24366      9638     21825     10494      7928      5961      9065      8199 
dram[19]:      6461      6476      6711      9100     11801      6995      7224      7232     12178     18312     22829     12067      5926      8211      6986     12586 
dram[20]:      6438      8090      8269      6714      6958      8378      7213      8023     11421      8333      8732     11623      6019      9073      6192      9333 
dram[21]:      8035      6470      6718      6741      9047     12045      7341      8852      5454      9517     16190      9667     16289      7085      8152     12159 
dram[22]:      7632     12187      9341      6710      8645      6964      8120      7832      8209     11399      9601      6823      9284      6157     13225     10650 
dram[23]:      6453      9465      6721      8345      7723      7379     10081      9899      9454     10677      9305     12645      5919      6319      7203      6359 
dram[24]:      6440      7074      6690      6706      6960     12428     11917      7221      9409     13182      9093      7666      6880     16097      9451      8807 
dram[25]:      8605      6677     14736      9201      9823     10925      7231      9236      7536      6860      8465      6246      5927      5951      7500      6688 
dram[26]:      8732      6469      6685     14426      9718     13762      8373      8406      5880      8209     15547     15940      6838     10300     10738      8575 
dram[27]:      9014      7259      6711      9347      9224      9298      7233      8471      6924      9532      8788     12858      6971      5947      6548      7865 
dram[28]:     11191      8102      9437     10957      9635      7208      7587      9691      9360     11363     15114     21269      5927      8294      6807      7359 
dram[29]:      9812      6476      6722     11894     10338     16554      7248      9205      7655     17973     18222     10095      8906     16883      6196      9275 
dram[30]:      6430     10977      8426     11662      6951      6967      7374      9810      8221     13324      7652     13049      8162      6391      6189      6563 
dram[31]:      9360      6484      8209     15964      7237      7413     11161      7256      8058      9692     17854      8065      6566      6403     13742     14013 
average row accesses per activate:
dram[0]:  1.993021  2.124866  2.039238  1.939363  2.185366  2.000000  1.940377  1.982740  2.011122  1.962551  2.072239  2.000000  2.053403  2.067961  2.067236  1.973241 
dram[1]:  2.064619  1.990674  2.084862  2.033099  2.235941  2.009185  1.869936  1.923077  2.071942  1.997053  2.030623  2.072100  2.073040  2.003109  2.051535  2.059190 
dram[2]:  2.135612  2.064732  1.992400  2.041754  2.092700  2.088305  1.950237  1.926282  2.102725  2.065946  2.001076  2.060127  2.042150  2.084946  2.013948  2.019743 
dram[3]:  2.073607  2.077895  2.018358  2.006224  2.012836  2.059284  1.887324  1.887580  2.030457  1.972892  2.030992  2.022893  2.123941  2.084946  1.969357  2.081458 
dram[4]:  2.054752  1.993859  1.947202  2.023861  2.023052  1.973451  1.981799  1.931741  2.061038  2.063358  1.977823  2.034066  2.026558  2.030818  2.010460  2.071974 
dram[5]:  2.071823  2.079832  2.031056  2.034557  2.072361  2.006689  1.913849  1.919614  2.048701  2.040437  2.076763  2.030501  2.025584  1.973657  2.014862  2.030494 
dram[6]:  2.072826  2.017505  2.031116  1.992481  2.078978  2.046380  1.850267  1.903602  1.982310  2.008639  2.048654  2.016343  1.994675  2.000000  2.099675  1.993770 
dram[7]:  1.986556  1.963153  1.958199  2.029412  1.979052  2.077100  1.907348  2.011652  2.080786  2.077586  2.047179  2.083505  1.979466  2.062500  2.021277  1.967774 
dram[8]:  1.941358  2.009709  1.993691  2.032680  2.076839  2.004646  1.974836  1.855923  1.989316  2.001040  2.048283  2.006135  2.050054  2.039867  2.025751  2.025078 
dram[9]:  2.094131  2.065831  2.067403  2.076327  2.139697  2.043891  1.920219  1.916290  2.041890  2.150491  2.007322  1.971579  1.920040  2.043077  2.007269  2.009298 
dram[10]:  2.088362  2.072826  2.015740  2.015135  2.080552  2.049238  1.882609  1.885496  1.989722  2.025027  2.012820  2.029751  1.952978  2.066038  1.966387  1.956078 
dram[11]:  2.108626  1.978056  2.023469  2.017838  2.101058  2.074246  1.865156  1.985582  2.049073  2.042194  2.102618  2.061441  2.058153  2.036209  2.029661  1.977516 
dram[12]:  2.061798  1.953799  2.035637  1.988458  2.065685  2.002230  1.885193  1.903294  2.053362  2.070760  2.010235  2.044445  2.045691  2.019608  2.096026  2.042345 
dram[13]:  2.091892  2.086379  2.095398  2.067692  2.054588  1.955682  1.922992  1.853968  2.050164  1.930380  2.113483  2.059978  2.048860  2.029567  2.084507  2.014146 
dram[14]:  2.126338  2.088449  2.065101  2.113391  2.087413  2.010090  1.917017  2.018104  1.926113  1.969844  2.073245  2.037678  1.989930  2.086407  2.057260  2.058350 
dram[15]:  2.016293  1.966173  2.035599  2.106092  2.056561  1.996771  1.878788  1.949948  1.929448  1.996016  1.983246  2.061053  2.063694  2.019355  2.018085  1.960285 
dram[16]:  2.101293  2.025151  2.020365  2.065032  1.958011  2.001117  1.881134  1.926535  2.104377  2.069401  2.086558  1.956653  1.980413  2.113167  2.074627  2.052320 
dram[17]:  2.124197  2.045311  2.015641  2.048246  1.974209  2.056044  1.831924  1.962039  2.008556  1.966497  2.068891  1.994887  1.993724  2.026567  2.072895  1.994808 
dram[18]:  1.983351  1.997917  2.022752  1.992798  2.013746  2.004381  1.849711  1.917401  2.004184  2.064131  2.060888  2.002055  2.010838  1.906027  1.973433  2.044039 
dram[19]:  2.069328  1.910537  2.057359  2.023280  2.001170  2.052572  1.959296  1.992553  1.991080  2.017103  2.069328  2.089852  1.928425  2.007559  2.065507  2.031974 
dram[20]:  2.057344  2.082508  1.903579  2.041408  2.001066  2.041808  1.913219  1.946565  1.978304  2.082000  2.057851  2.063190  2.009375  2.080882  2.058516  2.058882 
dram[21]:  2.079004  2.043850  2.003119  1.997872  2.015385  1.978959  1.901822  1.950113  2.061331  2.025343  2.007913  2.033010  1.992828  2.007487  2.084967  1.973767 
dram[22]:  2.034664  2.017021  2.028511  2.007299  2.151589  1.985344  1.918831  1.907580  2.000000  2.062435  2.048754  2.027439  1.995772  1.991828  2.026511  2.035197 
dram[23]:  2.002051  2.056842  2.062047  1.974922  2.059165  1.960981  1.937835  1.929425  2.009404  2.020000  2.075922  2.006356  2.026345  2.001106  2.030769  2.024160 
dram[24]:  2.073626  2.074324  2.031425  2.011790  2.110148  1.973392  1.876181  1.904311  2.034444  2.022508  2.046559  2.009109  2.043944  2.041152  2.082627  2.072727 
dram[25]:  2.024416  1.978373  2.042208  2.033917  2.029095  2.030172  1.937433  1.888398  2.113356  2.065591  2.043260  2.041139  2.006067  1.992632  2.108932  1.972860 
dram[26]:  2.018443  2.011134  2.060201  2.047571  2.069240  2.044601  1.974790  1.928571  2.024615  2.115542  2.077002  2.035971  2.044276  2.080594  2.044193  2.039832 
dram[27]:  2.067720  2.033438  2.038544  1.981386  2.041526  2.087838  1.937835  1.927083  1.982292  2.070270  2.000000  2.028369  2.013131  1.957360  2.022869  1.960163 
dram[28]:  2.083156  2.031116  2.059448  2.009605  2.095406  2.100457  1.896817  1.975081  1.997047  2.038544  2.059184  2.113369  2.118085  2.069223  2.041885  2.056566 
dram[29]:  2.014660  2.069149  2.028723  2.085034  2.062885  2.065367  1.971030  1.917838  2.030120  2.128866  2.026596  2.056180  1.923391  1.997910  2.132479  2.077908 
dram[30]:  2.010846  2.018293  2.006543  2.062007  2.085480  2.003488  1.931183  1.899666  1.977660  2.110746  1.952242  2.056701  1.974359  2.071121  2.058568  2.039828 
dram[31]:  2.029158  2.067961  2.061822  1.997904  2.119761  1.985092  1.962647  1.918390  2.029046  2.026427  2.095339  2.004065  2.032223  2.015480  2.095085  2.052743 
average row locality = 970378/480281 = 2.020438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1639      1600      1494      1540      1469      1459      1506      1476      1633      1567      1599      1574      1590      1557      1550      1601 
dram[1]:      1597      1541      1489      1667      1521      1450      1412      1369      1639      1656      1534      1582      1571      1573      1506      1591 
dram[2]:      1569      1473      1516      1613      1499      1438      1329      1443      1634      1560      1484      1541      1569      1582      1521      1669 
dram[3]:      1583      1592      1533      1586      1419      1521      1408      1404      1651      1593      1583      1581      1623      1564      1541      1559 
dram[4]:      1616      1574      1508      1530      1514      1469      1513      1358      1645      1573      1585      1477      1594      1553      1530      1529 
dram[5]:      1529      1591      1621      1544      1454      1504      1429      1446      1540      1497      1623      1510      1473      1585      1517      1566 
dram[6]:      1542      1494      1560      1534      1489      1501      1402      1456      1543      1503      1612      1589      1523      1428      1563      1521 
dram[7]:      1553      1541      1502      1574      1477      1489      1439      1538      1522      1567      1598      1621      1551      1544      1595      1590 
dram[8]:      1519      1485      1557      1517      1569      1428      1454      1377      1495      1573      1536      1578      1519      1472      1521      1555 
dram[9]:      1536      1601      1529      1543      1514      1424      1419      1349      1539      1604      1543      1487      1572      1608      1557      1565 
dram[10]:      1568      1533      1569      1525      1515      1438      1390      1362      1579      1476      1515      1714      1490      1610      1515      1534 
dram[11]:      1640      1529      1642      1581      1477      1470      1389      1569      1498      1558      1624      1581      1459      1534      1520      1495 
dram[12]:      1479      1544      1549      1556      1507      1483      1411      1450      1546      1624      1598      1567      1608      1495      1536      1507 
dram[13]:      1568      1513      1553      1661      1464      1419      1404      1424      1512      1447      1529      1511      1538      1548      1563      1476 
dram[14]:      1617      1632      1589      1616      1448      1509      1485      1544      1540      1667      1655      1600      1613      1580      1633      1666 
dram[15]:      1582      1485      1533      1648      1501      1560      1382      1496      1515      1629      1514      1574      1573      1502      1537      1560 
dram[16]:      1578      1642      1530      1599      1465      1455      1384      1419      1495      1577      1646      1573      1466      1583      1563      1699 
dram[17]:      1613      1579      1582      1548      1367      1540      1379      1474      1533      1560      1543      1580      1554      1535      1637      1547 
dram[18]:      1537      1541      1519      1569      1434      1527      1272      1380      1564      1526      1628      1570      1664      1526      1473      1539 
dram[19]:      1588      1553      1546      1582      1396      1477      1423      1508      1619      1637      1562      1567      1534      1493      1641      1481 
dram[20]:      1653      1539      1556      1622      1557      1490      1521      1432      1623      1681      1614      1683      1556      1599      1581      1673 
dram[21]:      1552      1533      1572      1526      1399      1466      1529      1365      1582      1553      1621      1698      1599      1514      1548      1510 
dram[22]:      1557      1530      1562      1593      1440      1433      1434      1483      1592      1586      1517      1607      1527      1565      1551      1602 
dram[23]:      1567      1582      1645      1540      1460      1459      1463      1441      1541      1542      1546      1525      1477      1465      1508      1552 
dram[24]:      1518      1494      1483      1548      1396      1468      1429      1457      1488      1533      1645      1615      1549      1625      1575      1562 
dram[25]:      1550      1548      1550      1534      1572      1571      1448      1367      1512      1548      1638      1557      1611      1524      1557      1515 
dram[26]:      1593      1603      1496      1660      1486      1418      1500      1425      1581      1674      1646      1601      1533      1577      1609      1565 
dram[27]:      1472      1563      1543      1577      1495      1546      1460      1490      1562      1551      1654      1599      1604      1555      1552      1544 
dram[28]:      1591      1517      1582      1551      1459      1502      1378      1469      1664      1539      1640      1601      1628      1597      1581      1651 
dram[29]:      1563      1588      1562      1493      1395      1488      1482      1429      1643      1677      1530      1623      1521      1535      1612      1557 
dram[30]:      1485      1619      1493      1479      1471      1413      1462      1375      1494      1538      1614      1618      1509      1561      1537      1543 
dram[31]:      1511      1536      1544      1557      1471      1421      1493      1419      1592      1552      1593      1587      1541      1581      1576      1569 
total dram reads = 786793
bank skew: 1714/1272 = 1.35
chip skew: 25394/24130 = 1.05
number of total write accesses:
dram[0]:       924      1011       862       896       885       843       905       892       917       953      1033      1051       967       930      1004      1016 
dram[1]:       938       962       901       959       834       824       878       901       975       950      1000      1029       936       938       944      1017 
dram[2]:       964       975       857       911       834       797       843       914       988       955       966      1050       970       969       937      1002 
dram[3]:       976      1004       894       939       799       863       908       900       911       961       993       978      1005      1003       992      1035 
dram[4]:       966      1013       879       908       852       836       891       867      1046       988       981       956       998       938       958       993 
dram[5]:       932      1017       913       921       773       776       829       897       927       952       964       918       900       939       997       962 
dram[6]:       938       926       890       830       798       790       846       873       945       928      1007       996       931       886       965      1011 
dram[7]:       986       965       856       944       853       800       904       940       996       938      1036      1043       985       946      1038       969 
dram[8]:       955      1005       874       917       855       810       897       911       997       920       961      1003       940       939       947       990 
dram[9]:       931       975       916       904       861       797       867       870       959       950       978       977       967      1001       977       981 
dram[10]:       942       967       918       932       775       838       876       885       943       997       972      1038       944       943       916       997 
dram[11]:       886       965       929       913       866       819       878       935       965       950      1009       987       878       955      1013       919 
dram[12]:       945       985       871       844       856       841       855       889       990       959       935       965       969       918       978       972 
dram[13]:       945       970       869       954       840       808       895       840       937       937       939      1003       942       958       968       986 
dram[14]:       980      1015       919       886       910       785       913       908       935       932       976       978       954      1053       993      1020 
dram[15]:      1038       938       927       980       850       763       912       952       955       981       987       982       961       965       957       937 
dram[16]:      1010       981       935       893       798       897       900       841       981       974      1060       942       946       929       996      1028 
dram[17]:      1008       951       967       862       820       903       871       846       912       987       982      1005       919       985       992       977 
dram[18]:       955       997       927       959       863       803       832       934       916       938       983       980      1001       880       996       940 
dram[19]:       988       929       970       864       815       844       908       908      1002       954      1047      1066       930       957       998       973 
dram[20]:      1019       957       937       929       878       853       940       901      1018      1016       967      1005       956       977       980      1042 
dram[21]:       989       971       912       933       858       867       883       889      1017       949      1068      1095       925       933       967       974 
dram[22]:      1003       967       935       871       807       822       913       887      1009      1000       990       996       965      1005       922       957 
dram[23]:       983       964       932       902       855       781       873       895       967       993       964       979       966       897       925       951 
dram[24]:       961       918       843       851       814       818       909       927       885       932       975       977       947       976      1042       979 
dram[25]:       925       974       895       896       839       826       871       853       960       965      1037       981       975       938      1017       948 
dram[26]:       979      1030       927       986       914       855      1000       910      1013      1029       985      1012       962       965       995       996 
dram[27]:       920      1010       931       875       850       855       868       951       869       964      1008      1030       979       946      1067       972 
dram[28]:       953       994       930       898       859       905       884       913       968       968       956       963       957       917      1004      1010 
dram[29]:       940       964       880       921       759       837       879       840       995      1042       978      1011       944       949      1013       980 
dram[30]:       943       949       869       905       812       805       866       849       951      1002       990       992       876       923       952       924 
dram[31]:       969       970       923       917       806       849       893       869       969       947       972      1017       939       969      1006       988 
total dram writes = 479566
bank skew: 1095/759 = 1.44
chip skew: 15558/14560 = 1.07
average mf latency per bank:
dram[0]:       6777      6694      7402      7259      7428      7548      6332      6253      6144      6010      5612      5531      6403      6405      6490      6410
dram[1]:       6708      6671      7201      6879      7183      7435      6461      6160      5767      5881      5534      5525      6074      6178      6550      6345
dram[2]:       6663      6661      7086      6859      7047      7426      6472      5998      5608      5886      5614      5261      6009      6024      6408      6148
dram[3]:       6564      6555      7088      6986      7531      7502      6520      6266      5780      5816      5496      5733      5946      6310      6298      6312
dram[4]:       6442      6520      7135      7135      7010      7250      6125      6086      5569      5598      5456      5453      5917      6153      6400      6392
dram[5]:       6752      6435    148442      7209      7526      7350      6284      6154      5838      5724      5616      5767      6182      6023      6236      6422
dram[6]:       6558      6725      7081      7309      7226      7283      6149      6015      5788      5753      5575      5418      6114      6168      6263      6303
dram[7]:       6449      6706      7242      7101      7239      7518      6337      5861      5664      5818      5315      5408      5931      6056      5916      6319
dram[8]:       6448      6377      6900      7036      7047      7472      6002      5854      5676      5495      5402      5332      5881      5950      6356      6126
dram[9]:       6438      6409      6870      7129      7015      7538      6116      6056      5487      5564      5435      5463      5693      5776      6055      6118
dram[10]:       6600      6670      7056      7314      7672      7538      6367      6125      5882      5658      5591      5493      6015      5966      6515      6323
dram[11]:       6723      6579      6945      7056      7299      7382      6261      6007      5925      5707      5468      5633      6119      6068      6232      6536
dram[12]:       6633      6569      7264      7115      7193      7171      6229      5870      5697      5704      5675      5627      5972      6171      6306      6555
dram[13]:       6628      6805      7282      6772      7394      7502      6136      6039      5732      5663      5628      5495      6216      6206      6353      6442
dram[14]:       7385      7133      7832      7826      8007      8285      6937      6652      6534      6417      6266      6199      6956      6786      7062      6934
dram[15]:       6322      6720      7283      6842      7413      7453      6163      5876      5766      5554      5613      5679      6213      6270      6466      6583
dram[16]:       6609      6593      7018      7067      7475      7153      6172      6381      5821      5777      5434      5659      6133      6102      6285      6184
dram[17]:       6851      6951      7040      7423      7900      7318      6254      6443      6095      6025      5759      5529      6504      6185      6331      6492
dram[18]:       6812      6557      7045      6795      7324      7352      6505      6116      5920      5736      5478      5735      5989      6366      6281      6451
dram[19]:       6282      6838      7114      7249      7722      7496      6161      5990      5831      5809      5682      5513      6387      6289      6241      6588
dram[20]:       6955      7262      7487      7537      7574      7857      6381      6604      6254      6300      6067      5947      6635      6561      6909      6592
dram[21]:       6599      6773      7119      7096      7555      7263      6006      6147      5600      5867      5475      5324      6099      6250      6500      6448
dram[22]:       6457      6518      7099      6950      7394      7292      6108      6147      5635      5673      5396      5399      6049      5891      6426      6281
dram[23]:       6483      6535      6636      7029      7079      7413      6054      6117      5632      5545      5736      5482      6179      6338      6551      6301
dram[24]:       6701      6994      7455      7179      7685      7720      5946      6114      5939      5826      5537      5519      5981      6099      6376      6545
dram[25]:       6763      6637      7163      7369      7025      7426      6122      6387      5850      5815      5529      5516      5883      6177      6390      6400
dram[26]:       6531      6503      7107      6758      7277      7645      5745      6062      5612      5529      5538      5695      5995      5927      6436      6431
dram[27]:       7050      6739      7299      7430      7355      7598      6394      6113      6143      5995      5659      5603      6089      6440      6317      6549
dram[28]:       6652      6737      7083      7226      7347      7262      6233      6238      5713      5923      5646      5743      6041      6430      6362      6442
dram[29]:       6597      6590      7087      7017      7819      7234      6123      6443      5712      5575      5605      5511      5991      6131      6181      6262
dram[30]:       6571      6401      7020      7089      7266      7575      6019      6200      5560      5439      5343      5319      6165      5917      6450      6549
dram[31]:       6789      6676      6919      7230      7634      7604      6055      6194      5589      5771      5589      5604      6065      5966      6483      6386
maximum mf latency per bank:
dram[0]:      22878     23308     24225     22266     19724     22111     23935     22931     16732     18918     14578     23514     21284     21902     20843     19955
dram[1]:      22817     23297     24225     22324     19380     23478     23975     22980     16701     17639     16173     23522     17430     22085     20934     20639
dram[2]:      22888     23330     24170     22308     19747     22846     24019     22631     16741     18232     16085     23646     20994     22457     20884     20446
dram[3]:      22934     23274     24165     22277     20133     23247     24086     22947     16714     19071     16300     23605     20791     21643     20603     20435
dram[4]:      24217     23288     22789     23247     20325     23442     23991     22972     16615     15264     15435     18586     21281     23141     20730     21224
dram[5]:      24233     22644     24328     21088     20888     23775     23927     23200     16919     17205     15011     23737     21515     23149     20742     20672
dram[6]:      23374     23246     22905     23167     20394     23515     24016     23019     16375     16603     14968     16952     21528     23092     22375     19909
dram[7]:      23420     21020     22919     21669     20311     23479     23863     22965     16673     18313     14782     23419     22593     22515     22385     20265
dram[8]:      24072     25515     23378     22050     23136     22573     23233     23411     15814     18036     15403     14152     20608     21004     21550     21091
dram[9]:      24128     25518     23382     20946     23096     22487     23129     23446     15254     15906     15555     22851     23363     20986     20311     19871
dram[10]:      24243     23144     22904     23266     20989     22658     23613     22840     13765     17167     15460     15036     23343     21075     21284     20351
dram[11]:      24136     25522     22885     23228     20977     23565     23373     23468     16641     16562     14439     22895     20618     20775     20316     20377
dram[12]:      24187     22929     23506     22953     23899     22888     23031     23442     13812     16477     15988     23654     22572     21987     20328     20349
dram[13]:      24235     23024     23516     22953     23170     22947     23113     23443     16860     16547     15667     23647     23521     21441     20335     21117
dram[14]:      24207     23136     23403     21678     23670     22912     22913     23554     17332     19740     15682     16868     20882     20479     18622     19732
dram[15]:      23992     23096     23333     22062     23171     22829     23077     23563     16151     16690     15458     21923     23418     20533     20629     19894
dram[16]:      23382     22897     23148     23678     23934     22291     22362     22778     17159     16928     14290     23166     23011     23666     19960     20678
dram[17]:      23668     22868     23127     23682     23978     22768     23499     22008     17385     19100     15380     23165     23122     23673     20131     19430
dram[18]:      23762     22932     23178     23532     24014     22976     23430     23144     16716     17986     14898     22536     23124     23665     20997     20377
dram[19]:      23865     22968     23151     23572     23836     23020     23538     22986     16808     16827     13930     21883     20462     23622     20961     20538
dram[20]:      23678     23656     23386     22899     24126     20708     22703     23048     17747     17229     15387     15835     22905     23381     20814     20694
dram[21]:      23888     23707     23623     22901     24168     22114     23446     22561     16714     16604     14721     23036     21009     23497     21023     20372
dram[22]:      23938     23024     23004     22606     24021     21687     23241     22990     16465     15342     14391     23066     23143     23474     20568     19305
dram[23]:      24035     23139     21096     22539     24119     22668     23239     22028     16235     16799     14306     23121     22849     23617     20792     19191
dram[24]:      22946     23513     23911     22913     21863     23142     23987     23172     16874     17034     17668     14139     20347     22902     19997     20160
dram[25]:      21710     23509     23958     23023     22710     23149     24194     23158     15230     15583     15150     14665     20309     23033     20449     20938
dram[26]:      23118     23613     23767     22947     24140     21593     23910     23046     16329     17955     13872     15492     20454     22986     20629     20355
dram[27]:      22954     23541     23879     22950     24129     21090     24092     23075     17000     17542     14468     17515     20428     23204     19824     20853
dram[28]:      23120     23662     24075     23182     22643     23059     24165     21002     16803     15367     15302     17701     20523     23209     20374     20891
dram[29]:      23124     23726     24091     25479     23092     22575     24185     23155     15689     18090     15158     22317     18537     23108     20666     20898
dram[30]:      23194     23692     24050     23089     22037     22959     24156     21736     15856     17807     14290     16431     20045     23093     20422     20919
dram[31]:      23144     23421     23960     23169     22800     23059     24126     19297     17395     14801     22577     14884     19827     23170     20317     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171416 n_act=15142 n_pre=15126 n_ref_event=0 n_req=30642 n_rd=24854 n_rd_L2_A=0 n_write=0 n_wr_bk=15089 bw_util=0.1756
n_activity=98326 dram_eff=0.4062
bk0: 1639a 174318i bk1: 1600a 173024i bk2: 1494a 179036i bk3: 1540a 175683i bk4: 1469a 180489i bk5: 1459a 180131i bk6: 1506a 174262i bk7: 1476a 176262i bk8: 1633a 174152i bk9: 1567a 174544i bk10: 1599a 175408i bk11: 1574a 175837i bk12: 1590a 175679i bk13: 1557a 175542i bk14: 1550a 175175i bk15: 1601a 172746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.505842
Row_Buffer_Locality_read = 0.554076
Row_Buffer_Locality_write = 0.298721
Bank_Level_Parallism = 9.567946
Bank_Level_Parallism_Col = 5.781303
Bank_Level_Parallism_Ready = 2.199209
write_to_read_ratio_blp_rw_average = 0.463571
GrpLevelPara = 2.987975 

BW Util details:
bwutil = 0.175584 
total_CMD = 227486 
util_bw = 39943 
Wasted_Col = 44524 
Wasted_Row = 5221 
Idle = 137798 

BW Util Bottlenecks: 
RCDc_limit = 70525 
RCDWRc_limit = 20840 
WTRc_limit = 27607 
RTWc_limit = 117941 
CCDLc_limit = 24162 
rwq = 0 
CCDLc_limit_alone = 14696 
WTRc_limit_alone = 25148 
RTWc_limit_alone = 110934 

Commands details: 
total_CMD = 227486 
n_nop = 171416 
Read = 24854 
Write = 0 
L2_Alloc = 0 
L2_WB = 15089 
n_act = 15142 
n_pre = 15126 
n_ref = 0 
n_req = 30642 
total_req = 39943 

Dual Bus Interface Util: 
issued_total_row = 30268 
issued_total_col = 39943 
Row_Bus_Util =  0.133054 
CoL_Bus_Util = 0.175584 
Either_Row_CoL_Bus_Util = 0.246477 
Issued_on_Two_Bus_Simul_Util = 0.062162 
issued_two_Eff = 0.252203 
queue_avg = 13.712421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171890 n_act=14968 n_pre=14952 n_ref_event=0 n_req=30445 n_rd=24698 n_rd_L2_A=0 n_write=0 n_wr_bk=14986 bw_util=0.1744
n_activity=97390 dram_eff=0.4075
bk0: 1597a 175766i bk1: 1541a 176457i bk2: 1489a 179189i bk3: 1667a 174408i bk4: 1521a 180349i bk5: 1450a 180852i bk6: 1412a 178296i bk7: 1369a 176558i bk8: 1639a 175902i bk9: 1656a 174961i bk10: 1534a 177680i bk11: 1582a 174882i bk12: 1571a 176511i bk13: 1573a 175785i bk14: 1506a 177142i bk15: 1591a 173904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.508359
Row_Buffer_Locality_read = 0.555875
Row_Buffer_Locality_write = 0.304159
Bank_Level_Parallism = 9.368678
Bank_Level_Parallism_Col = 5.630101
Bank_Level_Parallism_Ready = 2.170573
write_to_read_ratio_blp_rw_average = 0.459389
GrpLevelPara = 2.956695 

BW Util details:
bwutil = 0.174446 
total_CMD = 227486 
util_bw = 39684 
Wasted_Col = 44911 
Wasted_Row = 5234 
Idle = 137657 

BW Util Bottlenecks: 
RCDc_limit = 69628 
RCDWRc_limit = 20818 
WTRc_limit = 29336 
RTWc_limit = 111287 
CCDLc_limit = 24116 
rwq = 0 
CCDLc_limit_alone = 14554 
WTRc_limit_alone = 26651 
RTWc_limit_alone = 104410 

Commands details: 
total_CMD = 227486 
n_nop = 171890 
Read = 24698 
Write = 0 
L2_Alloc = 0 
L2_WB = 14986 
n_act = 14968 
n_pre = 14952 
n_ref = 0 
n_req = 30445 
total_req = 39684 

Dual Bus Interface Util: 
issued_total_row = 29920 
issued_total_col = 39684 
Row_Bus_Util =  0.131525 
CoL_Bus_Util = 0.174446 
Either_Row_CoL_Bus_Util = 0.244393 
Issued_on_Two_Bus_Simul_Util = 0.061577 
issued_two_Eff = 0.251961 
queue_avg = 13.069103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0691
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172242 n_act=14743 n_pre=14727 n_ref_event=0 n_req=30112 n_rd=24440 n_rd_L2_A=0 n_write=0 n_wr_bk=14932 bw_util=0.1731
n_activity=97330 dram_eff=0.4045
bk0: 1569a 177781i bk1: 1473a 176579i bk2: 1516a 179370i bk3: 1613a 177049i bk4: 1499a 180740i bk5: 1438a 181693i bk6: 1329a 178820i bk7: 1443a 175433i bk8: 1634a 176806i bk9: 1560a 178281i bk10: 1484a 179579i bk11: 1541a 176211i bk12: 1569a 177643i bk13: 1582a 177250i bk14: 1521a 178955i bk15: 1669a 174810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.510395
Row_Buffer_Locality_read = 0.561334
Row_Buffer_Locality_write = 0.290903
Bank_Level_Parallism = 9.183095
Bank_Level_Parallism_Col = 5.550304
Bank_Level_Parallism_Ready = 2.161180
write_to_read_ratio_blp_rw_average = 0.453649
GrpLevelPara = 2.924068 

BW Util details:
bwutil = 0.173074 
total_CMD = 227486 
util_bw = 39372 
Wasted_Col = 44675 
Wasted_Row = 5562 
Idle = 137877 

BW Util Bottlenecks: 
RCDc_limit = 68826 
RCDWRc_limit = 20407 
WTRc_limit = 27577 
RTWc_limit = 106943 
CCDLc_limit = 22913 
rwq = 0 
CCDLc_limit_alone = 13878 
WTRc_limit_alone = 24968 
RTWc_limit_alone = 100517 

Commands details: 
total_CMD = 227486 
n_nop = 172242 
Read = 24440 
Write = 0 
L2_Alloc = 0 
L2_WB = 14932 
n_act = 14743 
n_pre = 14727 
n_ref = 0 
n_req = 30112 
total_req = 39372 

Dual Bus Interface Util: 
issued_total_row = 29470 
issued_total_col = 39372 
Row_Bus_Util =  0.129546 
CoL_Bus_Util = 0.173074 
Either_Row_CoL_Bus_Util = 0.242846 
Issued_on_Two_Bus_Simul_Util = 0.059775 
issued_two_Eff = 0.246144 
queue_avg = 12.245057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171431 n_act=15095 n_pre=15079 n_ref_event=0 n_req=30509 n_rd=24741 n_rd_L2_A=0 n_write=0 n_wr_bk=15161 bw_util=0.1754
n_activity=98415 dram_eff=0.4054
bk0: 1583a 175412i bk1: 1592a 175446i bk2: 1533a 179502i bk3: 1586a 176491i bk4: 1419a 181127i bk5: 1521a 179941i bk6: 1408a 178416i bk7: 1404a 175448i bk8: 1651a 176336i bk9: 1593a 175772i bk10: 1583a 175254i bk11: 1581a 177649i bk12: 1623a 174823i bk13: 1564a 176053i bk14: 1541a 175614i bk15: 1559a 176148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.505228
Row_Buffer_Locality_read = 0.553211
Row_Buffer_Locality_write = 0.299411
Bank_Level_Parallism = 9.337728
Bank_Level_Parallism_Col = 5.609759
Bank_Level_Parallism_Ready = 2.182297
write_to_read_ratio_blp_rw_average = 0.453707
GrpLevelPara = 2.956056 

BW Util details:
bwutil = 0.175404 
total_CMD = 227486 
util_bw = 39902 
Wasted_Col = 44772 
Wasted_Row = 5375 
Idle = 137437 

BW Util Bottlenecks: 
RCDc_limit = 70314 
RCDWRc_limit = 21124 
WTRc_limit = 27088 
RTWc_limit = 111634 
CCDLc_limit = 23497 
rwq = 0 
CCDLc_limit_alone = 14378 
WTRc_limit_alone = 24713 
RTWc_limit_alone = 104890 

Commands details: 
total_CMD = 227486 
n_nop = 171431 
Read = 24741 
Write = 0 
L2_Alloc = 0 
L2_WB = 15161 
n_act = 15095 
n_pre = 15079 
n_ref = 0 
n_req = 30509 
total_req = 39902 

Dual Bus Interface Util: 
issued_total_row = 30174 
issued_total_col = 39902 
Row_Bus_Util =  0.132641 
CoL_Bus_Util = 0.175404 
Either_Row_CoL_Bus_Util = 0.246411 
Issued_on_Two_Bus_Simul_Util = 0.061635 
issued_two_Eff = 0.250129 
queue_avg = 12.884696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8847
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171591 n_act=15067 n_pre=15051 n_ref_event=0 n_req=30333 n_rd=24568 n_rd_L2_A=0 n_write=0 n_wr_bk=15070 bw_util=0.1742
n_activity=97251 dram_eff=0.4076
bk0: 1616a 175246i bk1: 1574a 176064i bk2: 1508a 175580i bk3: 1530a 177923i bk4: 1514a 178821i bk5: 1469a 180410i bk6: 1513a 175875i bk7: 1358a 179918i bk8: 1645a 175643i bk9: 1573a 176125i bk10: 1585a 175471i bk11: 1477a 178652i bk12: 1594a 174875i bk13: 1553a 177533i bk14: 1530a 175413i bk15: 1529a 176609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503280
Row_Buffer_Locality_read = 0.552100
Row_Buffer_Locality_write = 0.295230
Bank_Level_Parallism = 9.365255
Bank_Level_Parallism_Col = 5.611667
Bank_Level_Parallism_Ready = 2.176169
write_to_read_ratio_blp_rw_average = 0.455431
GrpLevelPara = 2.957616 

BW Util details:
bwutil = 0.174244 
total_CMD = 227486 
util_bw = 39638 
Wasted_Col = 44880 
Wasted_Row = 5170 
Idle = 137798 

BW Util Bottlenecks: 
RCDc_limit = 71074 
RCDWRc_limit = 20872 
WTRc_limit = 27778 
RTWc_limit = 109767 
CCDLc_limit = 23222 
rwq = 0 
CCDLc_limit_alone = 14347 
WTRc_limit_alone = 25346 
RTWc_limit_alone = 103324 

Commands details: 
total_CMD = 227486 
n_nop = 171591 
Read = 24568 
Write = 0 
L2_Alloc = 0 
L2_WB = 15070 
n_act = 15067 
n_pre = 15051 
n_ref = 0 
n_req = 30333 
total_req = 39638 

Dual Bus Interface Util: 
issued_total_row = 30118 
issued_total_col = 39638 
Row_Bus_Util =  0.132395 
CoL_Bus_Util = 0.174244 
Either_Row_CoL_Bus_Util = 0.245707 
Issued_on_Two_Bus_Simul_Util = 0.060931 
issued_two_Eff = 0.247983 
queue_avg = 12.687765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6878
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172365 n_act=14839 n_pre=14823 n_ref_event=0 n_req=30018 n_rd=24429 n_rd_L2_A=0 n_write=0 n_wr_bk=14617 bw_util=0.1716
n_activity=99556 dram_eff=0.3922
bk0: 1529a 179081i bk1: 1591a 174459i bk2: 1621a 173980i bk3: 1544a 176188i bk4: 1454a 182233i bk5: 1504a 180518i bk6: 1429a 177426i bk7: 1446a 176248i bk8: 1540a 178018i bk9: 1497a 177064i bk10: 1623a 176958i bk11: 1510a 178885i bk12: 1473a 178548i bk13: 1585a 176030i bk14: 1517a 177451i bk15: 1566a 176612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.505663
Row_Buffer_Locality_read = 0.555242
Row_Buffer_Locality_write = 0.288960
Bank_Level_Parallism = 9.127038
Bank_Level_Parallism_Col = 5.563664
Bank_Level_Parallism_Ready = 2.176331
write_to_read_ratio_blp_rw_average = 0.455838
GrpLevelPara = 2.928391 

BW Util details:
bwutil = 0.171641 
total_CMD = 227486 
util_bw = 39046 
Wasted_Col = 45709 
Wasted_Row = 6194 
Idle = 136537 

BW Util Bottlenecks: 
RCDc_limit = 70355 
RCDWRc_limit = 20774 
WTRc_limit = 27506 
RTWc_limit = 110851 
CCDLc_limit = 22844 
rwq = 0 
CCDLc_limit_alone = 13611 
WTRc_limit_alone = 24972 
RTWc_limit_alone = 104152 

Commands details: 
total_CMD = 227486 
n_nop = 172365 
Read = 24429 
Write = 0 
L2_Alloc = 0 
L2_WB = 14617 
n_act = 14839 
n_pre = 14823 
n_ref = 0 
n_req = 30018 
total_req = 39046 

Dual Bus Interface Util: 
issued_total_row = 29662 
issued_total_col = 39046 
Row_Bus_Util =  0.130390 
CoL_Bus_Util = 0.171641 
Either_Row_CoL_Bus_Util = 0.242305 
Issued_on_Two_Bus_Simul_Util = 0.059727 
issued_two_Eff = 0.246494 
queue_avg = 12.720647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7206
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172608 n_act=14864 n_pre=14848 n_ref_event=0 n_req=29846 n_rd=24260 n_rd_L2_A=0 n_write=0 n_wr_bk=14560 bw_util=0.1706
n_activity=98715 dram_eff=0.3933
bk0: 1542a 177753i bk1: 1494a 180346i bk2: 1560a 177318i bk3: 1534a 178462i bk4: 1489a 181193i bk5: 1501a 181125i bk6: 1402a 178403i bk7: 1456a 175657i bk8: 1543a 176042i bk9: 1503a 180798i bk10: 1612a 177257i bk11: 1589a 176115i bk12: 1523a 177953i bk13: 1428a 181295i bk14: 1563a 178032i bk15: 1521a 175729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.501977
Row_Buffer_Locality_read = 0.551731
Row_Buffer_Locality_write = 0.285893
Bank_Level_Parallism = 9.048360
Bank_Level_Parallism_Col = 5.433618
Bank_Level_Parallism_Ready = 2.125863
write_to_read_ratio_blp_rw_average = 0.443440
GrpLevelPara = 2.892317 

BW Util details:
bwutil = 0.170648 
total_CMD = 227486 
util_bw = 38820 
Wasted_Col = 45417 
Wasted_Row = 5961 
Idle = 137288 

BW Util Bottlenecks: 
RCDc_limit = 69838 
RCDWRc_limit = 20911 
WTRc_limit = 28816 
RTWc_limit = 103892 
CCDLc_limit = 22774 
rwq = 0 
CCDLc_limit_alone = 13981 
WTRc_limit_alone = 26137 
RTWc_limit_alone = 97778 

Commands details: 
total_CMD = 227486 
n_nop = 172608 
Read = 24260 
Write = 0 
L2_Alloc = 0 
L2_WB = 14560 
n_act = 14864 
n_pre = 14848 
n_ref = 0 
n_req = 29846 
total_req = 38820 

Dual Bus Interface Util: 
issued_total_row = 29712 
issued_total_col = 38820 
Row_Bus_Util =  0.130610 
CoL_Bus_Util = 0.170648 
Either_Row_CoL_Bus_Util = 0.241237 
Issued_on_Two_Bus_Simul_Util = 0.060021 
issued_two_Eff = 0.248806 
queue_avg = 12.205986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.206
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171191 n_act=15159 n_pre=15143 n_ref_event=0 n_req=30530 n_rd=24701 n_rd_L2_A=0 n_write=0 n_wr_bk=15199 bw_util=0.1754
n_activity=98481 dram_eff=0.4052
bk0: 1553a 175946i bk1: 1541a 175846i bk2: 1502a 176824i bk3: 1574a 175797i bk4: 1477a 178387i bk5: 1489a 180108i bk6: 1439a 174002i bk7: 1538a 173862i bk8: 1522a 175784i bk9: 1567a 176156i bk10: 1598a 175314i bk11: 1621a 174332i bk12: 1551a 175702i bk13: 1544a 177914i bk14: 1595a 174676i bk15: 1590a 174527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503472
Row_Buffer_Locality_read = 0.549087
Row_Buffer_Locality_write = 0.310173
Bank_Level_Parallism = 9.452804
Bank_Level_Parallism_Col = 5.698904
Bank_Level_Parallism_Ready = 2.214662
write_to_read_ratio_blp_rw_average = 0.456968
GrpLevelPara = 2.977322 

BW Util details:
bwutil = 0.175395 
total_CMD = 227486 
util_bw = 39900 
Wasted_Col = 45226 
Wasted_Row = 5337 
Idle = 137023 

BW Util Bottlenecks: 
RCDc_limit = 71668 
RCDWRc_limit = 21055 
WTRc_limit = 29100 
RTWc_limit = 113706 
CCDLc_limit = 23842 
rwq = 0 
CCDLc_limit_alone = 14506 
WTRc_limit_alone = 26435 
RTWc_limit_alone = 107035 

Commands details: 
total_CMD = 227486 
n_nop = 171191 
Read = 24701 
Write = 0 
L2_Alloc = 0 
L2_WB = 15199 
n_act = 15159 
n_pre = 15143 
n_ref = 0 
n_req = 30530 
total_req = 39900 

Dual Bus Interface Util: 
issued_total_row = 30302 
issued_total_col = 39900 
Row_Bus_Util =  0.133204 
CoL_Bus_Util = 0.175395 
Either_Row_CoL_Bus_Util = 0.247466 
Issued_on_Two_Bus_Simul_Util = 0.061133 
issued_two_Eff = 0.247038 
queue_avg = 13.443395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4434
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172222 n_act=14910 n_pre=14894 n_ref_event=0 n_req=29884 n_rd=24155 n_rd_L2_A=0 n_write=0 n_wr_bk=14921 bw_util=0.1718
n_activity=98327 dram_eff=0.3974
bk0: 1519a 176377i bk1: 1485a 176986i bk2: 1557a 176706i bk3: 1517a 176811i bk4: 1569a 177297i bk5: 1428a 181801i bk6: 1454a 178313i bk7: 1377a 176595i bk8: 1495a 177430i bk9: 1573a 176574i bk10: 1536a 179253i bk11: 1578a 177524i bk12: 1519a 177535i bk13: 1472a 179200i bk14: 1521a 177278i bk15: 1555a 177173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.501071
Row_Buffer_Locality_read = 0.552722
Row_Buffer_Locality_write = 0.283296
Bank_Level_Parallism = 9.163631
Bank_Level_Parallism_Col = 5.510688
Bank_Level_Parallism_Ready = 2.169286
write_to_read_ratio_blp_rw_average = 0.451379
GrpLevelPara = 2.908679 

BW Util details:
bwutil = 0.171773 
total_CMD = 227486 
util_bw = 39076 
Wasted_Col = 45327 
Wasted_Row = 5824 
Idle = 137259 

BW Util Bottlenecks: 
RCDc_limit = 69119 
RCDWRc_limit = 21476 
WTRc_limit = 27249 
RTWc_limit = 108318 
CCDLc_limit = 22563 
rwq = 0 
CCDLc_limit_alone = 13626 
WTRc_limit_alone = 24785 
RTWc_limit_alone = 101845 

Commands details: 
total_CMD = 227486 
n_nop = 172222 
Read = 24155 
Write = 0 
L2_Alloc = 0 
L2_WB = 14921 
n_act = 14910 
n_pre = 14894 
n_ref = 0 
n_req = 29884 
total_req = 39076 

Dual Bus Interface Util: 
issued_total_row = 29804 
issued_total_col = 39076 
Row_Bus_Util =  0.131015 
CoL_Bus_Util = 0.171773 
Either_Row_CoL_Bus_Util = 0.242934 
Issued_on_Two_Bus_Simul_Util = 0.059854 
issued_two_Eff = 0.246381 
queue_avg = 12.136527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1365
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172087 n_act=14843 n_pre=14827 n_ref_event=0 n_req=30108 n_rd=24390 n_rd_L2_A=0 n_write=0 n_wr_bk=14911 bw_util=0.1728
n_activity=98448 dram_eff=0.3992
bk0: 1536a 178454i bk1: 1601a 175775i bk2: 1529a 178179i bk3: 1543a 176976i bk4: 1514a 180708i bk5: 1424a 181466i bk6: 1419a 178913i bk7: 1349a 177336i bk8: 1539a 178136i bk9: 1604a 178871i bk10: 1543a 177198i bk11: 1487a 178997i bk12: 1572a 174434i bk13: 1608a 175685i bk14: 1557a 177222i bk15: 1565a 175475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.507008
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = 0.299930
Bank_Level_Parallism = 9.163263
Bank_Level_Parallism_Col = 5.571770
Bank_Level_Parallism_Ready = 2.171421
write_to_read_ratio_blp_rw_average = 0.460001
GrpLevelPara = 2.944496 

BW Util details:
bwutil = 0.172762 
total_CMD = 227486 
util_bw = 39301 
Wasted_Col = 45122 
Wasted_Row = 5726 
Idle = 137337 

BW Util Bottlenecks: 
RCDc_limit = 70462 
RCDWRc_limit = 20947 
WTRc_limit = 27394 
RTWc_limit = 111289 
CCDLc_limit = 22993 
rwq = 0 
CCDLc_limit_alone = 13711 
WTRc_limit_alone = 24891 
RTWc_limit_alone = 104510 

Commands details: 
total_CMD = 227486 
n_nop = 172087 
Read = 24390 
Write = 0 
L2_Alloc = 0 
L2_WB = 14911 
n_act = 14843 
n_pre = 14827 
n_ref = 0 
n_req = 30108 
total_req = 39301 

Dual Bus Interface Util: 
issued_total_row = 29670 
issued_total_col = 39301 
Row_Bus_Util =  0.130426 
CoL_Bus_Util = 0.172762 
Either_Row_CoL_Bus_Util = 0.243527 
Issued_on_Two_Bus_Simul_Util = 0.059661 
issued_two_Eff = 0.244986 
queue_avg = 12.667342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6673
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172177 n_act=14997 n_pre=14981 n_ref_event=0 n_req=30070 n_rd=24333 n_rd_L2_A=0 n_write=0 n_wr_bk=14883 bw_util=0.1724
n_activity=96897 dram_eff=0.4047
bk0: 1568a 176084i bk1: 1533a 175733i bk2: 1569a 175981i bk3: 1525a 177796i bk4: 1515a 180610i bk5: 1438a 180795i bk6: 1390a 178022i bk7: 1362a 177886i bk8: 1579a 174929i bk9: 1476a 177637i bk10: 1515a 178487i bk11: 1714a 173015i bk12: 1490a 176250i bk13: 1610a 175911i bk14: 1515a 177014i bk15: 1534a 176553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.501264
Row_Buffer_Locality_read = 0.550939
Row_Buffer_Locality_write = 0.290570
Bank_Level_Parallism = 9.388063
Bank_Level_Parallism_Col = 5.636046
Bank_Level_Parallism_Ready = 2.125765
write_to_read_ratio_blp_rw_average = 0.460625
GrpLevelPara = 2.975591 

BW Util details:
bwutil = 0.172389 
total_CMD = 227486 
util_bw = 39216 
Wasted_Col = 44492 
Wasted_Row = 5463 
Idle = 138315 

BW Util Bottlenecks: 
RCDc_limit = 70049 
RCDWRc_limit = 21321 
WTRc_limit = 27184 
RTWc_limit = 111481 
CCDLc_limit = 23310 
rwq = 0 
CCDLc_limit_alone = 14271 
WTRc_limit_alone = 24819 
RTWc_limit_alone = 104807 

Commands details: 
total_CMD = 227486 
n_nop = 172177 
Read = 24333 
Write = 0 
L2_Alloc = 0 
L2_WB = 14883 
n_act = 14997 
n_pre = 14981 
n_ref = 0 
n_req = 30070 
total_req = 39216 

Dual Bus Interface Util: 
issued_total_row = 29978 
issued_total_col = 39216 
Row_Bus_Util =  0.131780 
CoL_Bus_Util = 0.172389 
Either_Row_CoL_Bus_Util = 0.243131 
Issued_on_Two_Bus_Simul_Util = 0.061037 
issued_two_Eff = 0.251044 
queue_avg = 12.764047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.764
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172047 n_act=14898 n_pre=14882 n_ref_event=0 n_req=30261 n_rd=24566 n_rd_L2_A=0 n_write=0 n_wr_bk=14867 bw_util=0.1733
n_activity=97416 dram_eff=0.4048
bk0: 1640a 175063i bk1: 1529a 176607i bk2: 1642a 174552i bk3: 1581a 176573i bk4: 1477a 181195i bk5: 1470a 180182i bk6: 1389a 176932i bk7: 1569a 172643i bk8: 1498a 178036i bk9: 1558a 174804i bk10: 1624a 175357i bk11: 1581a 176710i bk12: 1459a 179253i bk13: 1534a 176867i bk14: 1520a 176576i bk15: 1495a 177894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.507683
Row_Buffer_Locality_read = 0.552593
Row_Buffer_Locality_write = 0.313960
Bank_Level_Parallism = 9.389614
Bank_Level_Parallism_Col = 5.660519
Bank_Level_Parallism_Ready = 2.186823
write_to_read_ratio_blp_rw_average = 0.454311
GrpLevelPara = 2.956463 

BW Util details:
bwutil = 0.173343 
total_CMD = 227486 
util_bw = 39433 
Wasted_Col = 44779 
Wasted_Row = 5333 
Idle = 137941 

BW Util Bottlenecks: 
RCDc_limit = 70546 
RCDWRc_limit = 20368 
WTRc_limit = 27402 
RTWc_limit = 112979 
CCDLc_limit = 23132 
rwq = 0 
CCDLc_limit_alone = 13910 
WTRc_limit_alone = 24836 
RTWc_limit_alone = 106323 

Commands details: 
total_CMD = 227486 
n_nop = 172047 
Read = 24566 
Write = 0 
L2_Alloc = 0 
L2_WB = 14867 
n_act = 14898 
n_pre = 14882 
n_ref = 0 
n_req = 30261 
total_req = 39433 

Dual Bus Interface Util: 
issued_total_row = 29780 
issued_total_col = 39433 
Row_Bus_Util =  0.130909 
CoL_Bus_Util = 0.173343 
Either_Row_CoL_Bus_Util = 0.243703 
Issued_on_Two_Bus_Simul_Util = 0.060549 
issued_two_Eff = 0.248453 
queue_avg = 12.901190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9012
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172155 n_act=14924 n_pre=14908 n_ref_event=0 n_req=30100 n_rd=24460 n_rd_L2_A=0 n_write=0 n_wr_bk=14772 bw_util=0.1725
n_activity=98979 dram_eff=0.3964
bk0: 1479a 179352i bk1: 1544a 177798i bk2: 1549a 177400i bk3: 1556a 176996i bk4: 1507a 180043i bk5: 1483a 180758i bk6: 1411a 177817i bk7: 1450a 178259i bk8: 1546a 177156i bk9: 1624a 176634i bk10: 1598a 175422i bk11: 1567a 177795i bk12: 1608a 175583i bk13: 1495a 179155i bk14: 1536a 178996i bk15: 1507a 177518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.504186
Row_Buffer_Locality_read = 0.554742
Row_Buffer_Locality_write = 0.284929
Bank_Level_Parallism = 9.031696
Bank_Level_Parallism_Col = 5.449059
Bank_Level_Parallism_Ready = 2.134763
write_to_read_ratio_blp_rw_average = 0.453128
GrpLevelPara = 2.908056 

BW Util details:
bwutil = 0.172459 
total_CMD = 227486 
util_bw = 39232 
Wasted_Col = 45647 
Wasted_Row = 6266 
Idle = 136341 

BW Util Bottlenecks: 
RCDc_limit = 70262 
RCDWRc_limit = 21305 
WTRc_limit = 27050 
RTWc_limit = 107990 
CCDLc_limit = 22858 
rwq = 0 
CCDLc_limit_alone = 13979 
WTRc_limit_alone = 24587 
RTWc_limit_alone = 101574 

Commands details: 
total_CMD = 227486 
n_nop = 172155 
Read = 24460 
Write = 0 
L2_Alloc = 0 
L2_WB = 14772 
n_act = 14924 
n_pre = 14908 
n_ref = 0 
n_req = 30100 
total_req = 39232 

Dual Bus Interface Util: 
issued_total_row = 29832 
issued_total_col = 39232 
Row_Bus_Util =  0.131138 
CoL_Bus_Util = 0.172459 
Either_Row_CoL_Bus_Util = 0.243228 
Issued_on_Two_Bus_Simul_Util = 0.060369 
issued_two_Eff = 0.248197 
queue_avg = 12.465224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4652
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172642 n_act=14671 n_pre=14655 n_ref_event=0 n_req=29756 n_rd=24130 n_rd_L2_A=0 n_write=0 n_wr_bk=14791 bw_util=0.1711
n_activity=96985 dram_eff=0.4013
bk0: 1568a 178551i bk1: 1513a 176375i bk2: 1553a 177902i bk3: 1661a 175153i bk4: 1464a 179675i bk5: 1419a 182480i bk6: 1404a 177760i bk7: 1424a 176004i bk8: 1512a 177525i bk9: 1447a 177907i bk10: 1529a 180381i bk11: 1511a 178333i bk12: 1538a 177868i bk13: 1548a 175799i bk14: 1563a 175932i bk15: 1476a 177449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.506957
Row_Buffer_Locality_read = 0.555367
Row_Buffer_Locality_write = 0.299325
Bank_Level_Parallism = 9.243511
Bank_Level_Parallism_Col = 5.607620
Bank_Level_Parallism_Ready = 2.169806
write_to_read_ratio_blp_rw_average = 0.454557
GrpLevelPara = 2.934455 

BW Util details:
bwutil = 0.171092 
total_CMD = 227486 
util_bw = 38921 
Wasted_Col = 44748 
Wasted_Row = 5522 
Idle = 138295 

BW Util Bottlenecks: 
RCDc_limit = 69099 
RCDWRc_limit = 20514 
WTRc_limit = 27256 
RTWc_limit = 110764 
CCDLc_limit = 22888 
rwq = 0 
CCDLc_limit_alone = 13936 
WTRc_limit_alone = 24805 
RTWc_limit_alone = 104263 

Commands details: 
total_CMD = 227486 
n_nop = 172642 
Read = 24130 
Write = 0 
L2_Alloc = 0 
L2_WB = 14791 
n_act = 14671 
n_pre = 14655 
n_ref = 0 
n_req = 29756 
total_req = 38921 

Dual Bus Interface Util: 
issued_total_row = 29326 
issued_total_col = 38921 
Row_Bus_Util =  0.128913 
CoL_Bus_Util = 0.171092 
Either_Row_CoL_Bus_Util = 0.241087 
Issued_on_Two_Bus_Simul_Util = 0.058918 
issued_two_Eff = 0.244384 
queue_avg = 12.473726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4737
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=170917 n_act=15294 n_pre=15278 n_ref_event=0 n_req=31170 n_rd=25394 n_rd_L2_A=0 n_write=0 n_wr_bk=15157 bw_util=0.1783
n_activity=97824 dram_eff=0.4145
bk0: 1617a 173798i bk1: 1632a 172324i bk2: 1589a 174075i bk3: 1616a 175910i bk4: 1448a 176153i bk5: 1509a 177395i bk6: 1485a 174251i bk7: 1544a 172439i bk8: 1540a 173737i bk9: 1667a 171033i bk10: 1655a 173828i bk11: 1600a 172785i bk12: 1613a 174079i bk13: 1580a 172350i bk14: 1633a 173020i bk15: 1666a 171358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.509336
Row_Buffer_Locality_read = 0.553005
Row_Buffer_Locality_write = 0.317348
Bank_Level_Parallism = 9.901485
Bank_Level_Parallism_Col = 6.033755
Bank_Level_Parallism_Ready = 2.259229
write_to_read_ratio_blp_rw_average = 0.459511
GrpLevelPara = 3.068828 

BW Util details:
bwutil = 0.178257 
total_CMD = 227486 
util_bw = 40551 
Wasted_Col = 44239 
Wasted_Row = 5339 
Idle = 137357 

BW Util Bottlenecks: 
RCDc_limit = 72246 
RCDWRc_limit = 20359 
WTRc_limit = 30531 
RTWc_limit = 122480 
CCDLc_limit = 24619 
rwq = 0 
CCDLc_limit_alone = 14141 
WTRc_limit_alone = 27550 
RTWc_limit_alone = 114983 

Commands details: 
total_CMD = 227486 
n_nop = 170917 
Read = 25394 
Write = 0 
L2_Alloc = 0 
L2_WB = 15157 
n_act = 15294 
n_pre = 15278 
n_ref = 0 
n_req = 31170 
total_req = 40551 

Dual Bus Interface Util: 
issued_total_row = 30572 
issued_total_col = 40551 
Row_Bus_Util =  0.134391 
CoL_Bus_Util = 0.178257 
Either_Row_CoL_Bus_Util = 0.248670 
Issued_on_Two_Bus_Simul_Util = 0.063978 
issued_two_Eff = 0.257279 
queue_avg = 15.284097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2841
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171371 n_act=15184 n_pre=15168 n_ref_event=0 n_req=30398 n_rd=24591 n_rd_L2_A=0 n_write=0 n_wr_bk=15085 bw_util=0.1744
n_activity=97056 dram_eff=0.4088
bk0: 1582a 174208i bk1: 1485a 176201i bk2: 1533a 177594i bk3: 1648a 174222i bk4: 1501a 178731i bk5: 1560a 178709i bk6: 1382a 176267i bk7: 1496a 172831i bk8: 1515a 175817i bk9: 1629a 174492i bk10: 1514a 177989i bk11: 1574a 178050i bk12: 1573a 176242i bk13: 1502a 176275i bk14: 1537a 176314i bk15: 1560a 175140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500493
Row_Buffer_Locality_read = 0.550405
Row_Buffer_Locality_write = 0.289134
Bank_Level_Parallism = 9.512490
Bank_Level_Parallism_Col = 5.684020
Bank_Level_Parallism_Ready = 2.154073
write_to_read_ratio_blp_rw_average = 0.461655
GrpLevelPara = 2.986923 

BW Util details:
bwutil = 0.174411 
total_CMD = 227486 
util_bw = 39676 
Wasted_Col = 44841 
Wasted_Row = 4954 
Idle = 138015 

BW Util Bottlenecks: 
RCDc_limit = 71081 
RCDWRc_limit = 21771 
WTRc_limit = 27981 
RTWc_limit = 117246 
CCDLc_limit = 23390 
rwq = 0 
CCDLc_limit_alone = 14321 
WTRc_limit_alone = 25468 
RTWc_limit_alone = 110690 

Commands details: 
total_CMD = 227486 
n_nop = 171371 
Read = 24591 
Write = 0 
L2_Alloc = 0 
L2_WB = 15085 
n_act = 15184 
n_pre = 15168 
n_ref = 0 
n_req = 30398 
total_req = 39676 

Dual Bus Interface Util: 
issued_total_row = 30352 
issued_total_col = 39676 
Row_Bus_Util =  0.133424 
CoL_Bus_Util = 0.174411 
Either_Row_CoL_Bus_Util = 0.246675 
Issued_on_Two_Bus_Simul_Util = 0.061160 
issued_two_Eff = 0.247937 
queue_avg = 13.190939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1909
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171649 n_act=15027 n_pre=15011 n_ref_event=0 n_req=30450 n_rd=24674 n_rd_L2_A=0 n_write=0 n_wr_bk=15111 bw_util=0.1749
n_activity=97541 dram_eff=0.4079
bk0: 1578a 176509i bk1: 1642a 173611i bk2: 1530a 177697i bk3: 1599a 176155i bk4: 1465a 179456i bk5: 1455a 180180i bk6: 1384a 178214i bk7: 1419a 176623i bk8: 1495a 178307i bk9: 1577a 175661i bk10: 1646a 175938i bk11: 1573a 174860i bk12: 1466a 178128i bk13: 1583a 176107i bk14: 1563a 174122i bk15: 1699a 174701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.506502
Row_Buffer_Locality_read = 0.557024
Row_Buffer_Locality_write = 0.290686
Bank_Level_Parallism = 9.429688
Bank_Level_Parallism_Col = 5.689670
Bank_Level_Parallism_Ready = 2.188413
write_to_read_ratio_blp_rw_average = 0.460947
GrpLevelPara = 2.981282 

BW Util details:
bwutil = 0.174890 
total_CMD = 227486 
util_bw = 39785 
Wasted_Col = 44556 
Wasted_Row = 5159 
Idle = 137986 

BW Util Bottlenecks: 
RCDc_limit = 70290 
RCDWRc_limit = 21360 
WTRc_limit = 26916 
RTWc_limit = 116633 
CCDLc_limit = 23514 
rwq = 0 
CCDLc_limit_alone = 14408 
WTRc_limit_alone = 24584 
RTWc_limit_alone = 109859 

Commands details: 
total_CMD = 227486 
n_nop = 171649 
Read = 24674 
Write = 0 
L2_Alloc = 0 
L2_WB = 15111 
n_act = 15027 
n_pre = 15011 
n_ref = 0 
n_req = 30450 
total_req = 39785 

Dual Bus Interface Util: 
issued_total_row = 30038 
issued_total_col = 39785 
Row_Bus_Util =  0.132043 
CoL_Bus_Util = 0.174890 
Either_Row_CoL_Bus_Util = 0.245452 
Issued_on_Two_Bus_Simul_Util = 0.061481 
issued_two_Eff = 0.250479 
queue_avg = 13.109255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1093
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171635 n_act=15046 n_pre=15030 n_ref_event=0 n_req=30264 n_rd=24571 n_rd_L2_A=0 n_write=0 n_wr_bk=14987 bw_util=0.1739
n_activity=98623 dram_eff=0.4011
bk0: 1613a 175048i bk1: 1579a 177600i bk2: 1582a 174158i bk3: 1548a 178696i bk4: 1367a 180982i bk5: 1540a 177286i bk6: 1379a 175208i bk7: 1474a 175477i bk8: 1533a 177632i bk9: 1560a 175211i bk10: 1543a 177328i bk11: 1580a 175609i bk12: 1554a 177472i bk13: 1535a 177036i bk14: 1637a 173350i bk15: 1547a 175886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502842
Row_Buffer_Locality_read = 0.549794
Row_Buffer_Locality_write = 0.300193
Bank_Level_Parallism = 9.352668
Bank_Level_Parallism_Col = 5.669069
Bank_Level_Parallism_Ready = 2.170990
write_to_read_ratio_blp_rw_average = 0.456962
GrpLevelPara = 2.962210 

BW Util details:
bwutil = 0.173892 
total_CMD = 227486 
util_bw = 39558 
Wasted_Col = 45161 
Wasted_Row = 5743 
Idle = 137024 

BW Util Bottlenecks: 
RCDc_limit = 71171 
RCDWRc_limit = 20967 
WTRc_limit = 27802 
RTWc_limit = 114508 
CCDLc_limit = 24069 
rwq = 0 
CCDLc_limit_alone = 14425 
WTRc_limit_alone = 25089 
RTWc_limit_alone = 107577 

Commands details: 
total_CMD = 227486 
n_nop = 171635 
Read = 24571 
Write = 0 
L2_Alloc = 0 
L2_WB = 14987 
n_act = 15046 
n_pre = 15030 
n_ref = 0 
n_req = 30264 
total_req = 39558 

Dual Bus Interface Util: 
issued_total_row = 30076 
issued_total_col = 39558 
Row_Bus_Util =  0.132210 
CoL_Bus_Util = 0.173892 
Either_Row_CoL_Bus_Util = 0.245514 
Issued_on_Two_Bus_Simul_Util = 0.060588 
issued_two_Eff = 0.246782 
queue_avg = 13.338988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.339
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171900 n_act=15059 n_pre=15043 n_ref_event=0 n_req=29984 n_rd=24269 n_rd_L2_A=0 n_write=0 n_wr_bk=14904 bw_util=0.1722
n_activity=96867 dram_eff=0.4044
bk0: 1537a 176142i bk1: 1541a 176051i bk2: 1519a 178074i bk3: 1569a 175915i bk4: 1434a 179887i bk5: 1527a 179793i bk6: 1272a 179316i bk7: 1380a 175935i bk8: 1564a 176939i bk9: 1526a 178553i bk10: 1628a 178564i bk11: 1570a 175660i bk12: 1664a 174609i bk13: 1526a 178399i bk14: 1473a 177715i bk15: 1539a 176762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497765
Row_Buffer_Locality_read = 0.547695
Row_Buffer_Locality_write = 0.285739
Bank_Level_Parallism = 9.296755
Bank_Level_Parallism_Col = 5.550590
Bank_Level_Parallism_Ready = 2.149235
write_to_read_ratio_blp_rw_average = 0.454396
GrpLevelPara = 2.946164 

BW Util details:
bwutil = 0.172200 
total_CMD = 227486 
util_bw = 39173 
Wasted_Col = 45043 
Wasted_Row = 5218 
Idle = 138052 

BW Util Bottlenecks: 
RCDc_limit = 71032 
RCDWRc_limit = 21261 
WTRc_limit = 28778 
RTWc_limit = 107005 
CCDLc_limit = 23438 
rwq = 0 
CCDLc_limit_alone = 14177 
WTRc_limit_alone = 26159 
RTWc_limit_alone = 100363 

Commands details: 
total_CMD = 227486 
n_nop = 171900 
Read = 24269 
Write = 0 
L2_Alloc = 0 
L2_WB = 14904 
n_act = 15059 
n_pre = 15043 
n_ref = 0 
n_req = 29984 
total_req = 39173 

Dual Bus Interface Util: 
issued_total_row = 30102 
issued_total_col = 39173 
Row_Bus_Util =  0.132325 
CoL_Bus_Util = 0.172200 
Either_Row_CoL_Bus_Util = 0.244349 
Issued_on_Two_Bus_Simul_Util = 0.060175 
issued_two_Eff = 0.246267 
queue_avg = 12.626131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6261
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171526 n_act=15095 n_pre=15079 n_ref_event=0 n_req=30433 n_rd=24607 n_rd_L2_A=0 n_write=0 n_wr_bk=15153 bw_util=0.1748
n_activity=98404 dram_eff=0.404
bk0: 1588a 176829i bk1: 1553a 174912i bk2: 1546a 175350i bk3: 1582a 175761i bk4: 1396a 183019i bk5: 1477a 179852i bk6: 1423a 176523i bk7: 1508a 175606i bk8: 1619a 174094i bk9: 1637a 174792i bk10: 1562a 176225i bk11: 1567a 176482i bk12: 1534a 177692i bk13: 1493a 177605i bk14: 1641a 174572i bk15: 1481a 176544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503992
Row_Buffer_Locality_read = 0.550941
Row_Buffer_Locality_write = 0.305699
Bank_Level_Parallism = 9.374907
Bank_Level_Parallism_Col = 5.651920
Bank_Level_Parallism_Ready = 2.170699
write_to_read_ratio_blp_rw_average = 0.458042
GrpLevelPara = 2.975767 

BW Util details:
bwutil = 0.174780 
total_CMD = 227486 
util_bw = 39760 
Wasted_Col = 44586 
Wasted_Row = 5719 
Idle = 137421 

BW Util Bottlenecks: 
RCDc_limit = 70479 
RCDWRc_limit = 20981 
WTRc_limit = 28929 
RTWc_limit = 110946 
CCDLc_limit = 23056 
rwq = 0 
CCDLc_limit_alone = 13886 
WTRc_limit_alone = 26393 
RTWc_limit_alone = 104312 

Commands details: 
total_CMD = 227486 
n_nop = 171526 
Read = 24607 
Write = 0 
L2_Alloc = 0 
L2_WB = 15153 
n_act = 15095 
n_pre = 15079 
n_ref = 0 
n_req = 30433 
total_req = 39760 

Dual Bus Interface Util: 
issued_total_row = 30174 
issued_total_col = 39760 
Row_Bus_Util =  0.132641 
CoL_Bus_Util = 0.174780 
Either_Row_CoL_Bus_Util = 0.245993 
Issued_on_Two_Bus_Simul_Util = 0.061428 
issued_two_Eff = 0.249714 
queue_avg = 13.362009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.362
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=170498 n_act=15456 n_pre=15440 n_ref_event=0 n_req=31270 n_rd=25380 n_rd_L2_A=0 n_write=0 n_wr_bk=15375 bw_util=0.1792
n_activity=98109 dram_eff=0.4154
bk0: 1653a 172335i bk1: 1539a 175449i bk2: 1556a 173427i bk3: 1622a 172784i bk4: 1557a 175861i bk5: 1490a 179733i bk6: 1521a 171609i bk7: 1432a 174662i bk8: 1623a 172394i bk9: 1681a 171591i bk10: 1614a 174884i bk11: 1683a 173840i bk12: 1556a 174370i bk13: 1599a 172702i bk14: 1581a 172654i bk15: 1673a 171384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.505724
Row_Buffer_Locality_read = 0.548739
Row_Buffer_Locality_write = 0.320374
Bank_Level_Parallism = 9.910685
Bank_Level_Parallism_Col = 5.954342
Bank_Level_Parallism_Ready = 2.214698
write_to_read_ratio_blp_rw_average = 0.463657
GrpLevelPara = 3.044342 

BW Util details:
bwutil = 0.179154 
total_CMD = 227486 
util_bw = 40755 
Wasted_Col = 44142 
Wasted_Row = 5043 
Idle = 137546 

BW Util Bottlenecks: 
RCDc_limit = 72562 
RCDWRc_limit = 20414 
WTRc_limit = 28282 
RTWc_limit = 121917 
CCDLc_limit = 24586 
rwq = 0 
CCDLc_limit_alone = 14630 
WTRc_limit_alone = 25734 
RTWc_limit_alone = 114509 

Commands details: 
total_CMD = 227486 
n_nop = 170498 
Read = 25380 
Write = 0 
L2_Alloc = 0 
L2_WB = 15375 
n_act = 15456 
n_pre = 15440 
n_ref = 0 
n_req = 31270 
total_req = 40755 

Dual Bus Interface Util: 
issued_total_row = 30896 
issued_total_col = 40755 
Row_Bus_Util =  0.135815 
CoL_Bus_Util = 0.179154 
Either_Row_CoL_Bus_Util = 0.250512 
Issued_on_Two_Bus_Simul_Util = 0.064457 
issued_two_Eff = 0.257300 
queue_avg = 14.915314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9153
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171460 n_act=15111 n_pre=15095 n_ref_event=0 n_req=30368 n_rd=24567 n_rd_L2_A=0 n_write=0 n_wr_bk=15230 bw_util=0.1749
n_activity=96836 dram_eff=0.411
bk0: 1552a 177229i bk1: 1533a 176535i bk2: 1572a 175532i bk3: 1526a 177455i bk4: 1399a 180816i bk5: 1466a 177645i bk6: 1529a 175064i bk7: 1365a 177914i bk8: 1582a 175347i bk9: 1553a 177869i bk10: 1621a 174191i bk11: 1698a 174062i bk12: 1599a 175868i bk13: 1514a 178530i bk14: 1548a 176790i bk15: 1510a 177347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502404
Row_Buffer_Locality_read = 0.550047
Row_Buffer_Locality_write = 0.300638
Bank_Level_Parallism = 9.433508
Bank_Level_Parallism_Col = 5.633562
Bank_Level_Parallism_Ready = 2.163103
write_to_read_ratio_blp_rw_average = 0.452877
GrpLevelPara = 2.985698 

BW Util details:
bwutil = 0.174943 
total_CMD = 227486 
util_bw = 39797 
Wasted_Col = 44314 
Wasted_Row = 5140 
Idle = 138235 

BW Util Bottlenecks: 
RCDc_limit = 70695 
RCDWRc_limit = 20961 
WTRc_limit = 28261 
RTWc_limit = 110258 
CCDLc_limit = 23053 
rwq = 0 
CCDLc_limit_alone = 13914 
WTRc_limit_alone = 25761 
RTWc_limit_alone = 103619 

Commands details: 
total_CMD = 227486 
n_nop = 171460 
Read = 24567 
Write = 0 
L2_Alloc = 0 
L2_WB = 15230 
n_act = 15111 
n_pre = 15095 
n_ref = 0 
n_req = 30368 
total_req = 39797 

Dual Bus Interface Util: 
issued_total_row = 30206 
issued_total_col = 39797 
Row_Bus_Util =  0.132782 
CoL_Bus_Util = 0.174943 
Either_Row_CoL_Bus_Util = 0.246283 
Issued_on_Two_Bus_Simul_Util = 0.061441 
issued_two_Eff = 0.249473 
queue_avg = 12.902654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9027
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171583 n_act=15077 n_pre=15061 n_ref_event=0 n_req=30363 n_rd=24579 n_rd_L2_A=0 n_write=0 n_wr_bk=15049 bw_util=0.1742
n_activity=98626 dram_eff=0.4018
bk0: 1557a 175847i bk1: 1530a 177126i bk2: 1562a 176832i bk3: 1593a 176375i bk4: 1440a 180001i bk5: 1433a 178841i bk6: 1434a 177922i bk7: 1483a 174452i bk8: 1592a 175409i bk9: 1586a 175467i bk10: 1517a 177855i bk11: 1607a 173664i bk12: 1527a 177728i bk13: 1565a 176454i bk14: 1551a 176308i bk15: 1602a 176576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503442
Row_Buffer_Locality_read = 0.553725
Row_Buffer_Locality_write = 0.289765
Bank_Level_Parallism = 9.316077
Bank_Level_Parallism_Col = 5.620312
Bank_Level_Parallism_Ready = 2.146538
write_to_read_ratio_blp_rw_average = 0.462697
GrpLevelPara = 2.954253 

BW Util details:
bwutil = 0.174200 
total_CMD = 227486 
util_bw = 39628 
Wasted_Col = 45335 
Wasted_Row = 5556 
Idle = 136967 

BW Util Bottlenecks: 
RCDc_limit = 70676 
RCDWRc_limit = 21636 
WTRc_limit = 28124 
RTWc_limit = 114874 
CCDLc_limit = 23710 
rwq = 0 
CCDLc_limit_alone = 14578 
WTRc_limit_alone = 25610 
RTWc_limit_alone = 108256 

Commands details: 
total_CMD = 227486 
n_nop = 171583 
Read = 24579 
Write = 0 
L2_Alloc = 0 
L2_WB = 15049 
n_act = 15077 
n_pre = 15061 
n_ref = 0 
n_req = 30363 
total_req = 39628 

Dual Bus Interface Util: 
issued_total_row = 30138 
issued_total_col = 39628 
Row_Bus_Util =  0.132483 
CoL_Bus_Util = 0.174200 
Either_Row_CoL_Bus_Util = 0.245743 
Issued_on_Two_Bus_Simul_Util = 0.060940 
issued_two_Eff = 0.247983 
queue_avg = 12.711287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7113
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172103 n_act=14912 n_pre=14896 n_ref_event=0 n_req=29989 n_rd=24313 n_rd_L2_A=0 n_write=0 n_wr_bk=14827 bw_util=0.1721
n_activity=97833 dram_eff=0.4001
bk0: 1567a 174716i bk1: 1582a 175586i bk2: 1645a 175953i bk3: 1540a 177531i bk4: 1460a 179437i bk5: 1459a 179570i bk6: 1463a 175254i bk7: 1441a 176685i bk8: 1541a 176673i bk9: 1542a 176309i bk10: 1546a 179429i bk11: 1525a 178104i bk12: 1477a 177985i bk13: 1465a 177596i bk14: 1508a 179898i bk15: 1552a 176711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502751
Row_Buffer_Locality_read = 0.553490
Row_Buffer_Locality_write = 0.285412
Bank_Level_Parallism = 9.271061
Bank_Level_Parallism_Col = 5.592977
Bank_Level_Parallism_Ready = 2.178692
write_to_read_ratio_blp_rw_average = 0.456591
GrpLevelPara = 2.950773 

BW Util details:
bwutil = 0.172055 
total_CMD = 227486 
util_bw = 39140 
Wasted_Col = 45099 
Wasted_Row = 5538 
Idle = 137709 

BW Util Bottlenecks: 
RCDc_limit = 70427 
RCDWRc_limit = 21377 
WTRc_limit = 27330 
RTWc_limit = 112234 
CCDLc_limit = 22782 
rwq = 0 
CCDLc_limit_alone = 13852 
WTRc_limit_alone = 24892 
RTWc_limit_alone = 105742 

Commands details: 
total_CMD = 227486 
n_nop = 172103 
Read = 24313 
Write = 0 
L2_Alloc = 0 
L2_WB = 14827 
n_act = 14912 
n_pre = 14896 
n_ref = 0 
n_req = 29989 
total_req = 39140 

Dual Bus Interface Util: 
issued_total_row = 29808 
issued_total_col = 39140 
Row_Bus_Util =  0.131032 
CoL_Bus_Util = 0.172055 
Either_Row_CoL_Bus_Util = 0.243457 
Issued_on_Two_Bus_Simul_Util = 0.059630 
issued_two_Eff = 0.244931 
queue_avg = 12.550219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5502
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172234 n_act=14829 n_pre=14813 n_ref_event=0 n_req=30020 n_rd=24385 n_rd_L2_A=0 n_write=0 n_wr_bk=14754 bw_util=0.1721
n_activity=98438 dram_eff=0.3976
bk0: 1518a 176348i bk1: 1494a 179085i bk2: 1483a 180209i bk3: 1548a 178397i bk4: 1396a 181120i bk5: 1468a 179316i bk6: 1429a 175877i bk7: 1457a 176176i bk8: 1488a 180025i bk9: 1533a 177651i bk10: 1645a 175242i bk11: 1615a 176551i bk12: 1549a 176500i bk13: 1625a 175223i bk14: 1575a 175076i bk15: 1562a 177735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.506029
Row_Buffer_Locality_read = 0.556613
Row_Buffer_Locality_write = 0.287134
Bank_Level_Parallism = 9.192606
Bank_Level_Parallism_Col = 5.581409
Bank_Level_Parallism_Ready = 2.211452
write_to_read_ratio_blp_rw_average = 0.457908
GrpLevelPara = 2.940132 

BW Util details:
bwutil = 0.172050 
total_CMD = 227486 
util_bw = 39139 
Wasted_Col = 45646 
Wasted_Row = 5425 
Idle = 137276 

BW Util Bottlenecks: 
RCDc_limit = 70381 
RCDWRc_limit = 21145 
WTRc_limit = 26790 
RTWc_limit = 114442 
CCDLc_limit = 23166 
rwq = 0 
CCDLc_limit_alone = 14012 
WTRc_limit_alone = 24390 
RTWc_limit_alone = 107688 

Commands details: 
total_CMD = 227486 
n_nop = 172234 
Read = 24385 
Write = 0 
L2_Alloc = 0 
L2_WB = 14754 
n_act = 14829 
n_pre = 14813 
n_ref = 0 
n_req = 30020 
total_req = 39139 

Dual Bus Interface Util: 
issued_total_row = 29642 
issued_total_col = 39139 
Row_Bus_Util =  0.130303 
CoL_Bus_Util = 0.172050 
Either_Row_CoL_Bus_Util = 0.242881 
Issued_on_Two_Bus_Simul_Util = 0.059472 
issued_two_Eff = 0.244860 
queue_avg = 12.565178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.5652
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171928 n_act=15017 n_pre=15001 n_ref_event=0 n_req=30319 n_rd=24602 n_rd_L2_A=0 n_write=0 n_wr_bk=14900 bw_util=0.1736
n_activity=97684 dram_eff=0.4044
bk0: 1550a 176979i bk1: 1548a 175414i bk2: 1550a 177438i bk3: 1534a 176750i bk4: 1572a 177536i bk5: 1571a 178083i bk6: 1448a 174272i bk7: 1367a 175604i bk8: 1512a 177273i bk9: 1548a 176913i bk10: 1638a 174358i bk11: 1557a 176887i bk12: 1611a 172843i bk13: 1524a 176573i bk14: 1557a 174679i bk15: 1515a 176696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.504700
Row_Buffer_Locality_read = 0.554752
Row_Buffer_Locality_write = 0.289313
Bank_Level_Parallism = 9.517923
Bank_Level_Parallism_Col = 5.789175
Bank_Level_Parallism_Ready = 2.265177
write_to_read_ratio_blp_rw_average = 0.461854
GrpLevelPara = 2.989405 

BW Util details:
bwutil = 0.173646 
total_CMD = 227486 
util_bw = 39502 
Wasted_Col = 44453 
Wasted_Row = 5539 
Idle = 137992 

BW Util Bottlenecks: 
RCDc_limit = 70250 
RCDWRc_limit = 21080 
WTRc_limit = 27709 
RTWc_limit = 117781 
CCDLc_limit = 23291 
rwq = 0 
CCDLc_limit_alone = 13927 
WTRc_limit_alone = 25369 
RTWc_limit_alone = 110757 

Commands details: 
total_CMD = 227486 
n_nop = 171928 
Read = 24602 
Write = 0 
L2_Alloc = 0 
L2_WB = 14900 
n_act = 15017 
n_pre = 15001 
n_ref = 0 
n_req = 30319 
total_req = 39502 

Dual Bus Interface Util: 
issued_total_row = 30018 
issued_total_col = 39502 
Row_Bus_Util =  0.131955 
CoL_Bus_Util = 0.173646 
Either_Row_CoL_Bus_Util = 0.244226 
Issued_on_Two_Bus_Simul_Util = 0.061375 
issued_two_Eff = 0.251305 
queue_avg = 13.174785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1748
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=170912 n_act=15154 n_pre=15138 n_ref_event=0 n_req=30892 n_rd=24967 n_rd_L2_A=0 n_write=0 n_wr_bk=15558 bw_util=0.1781
n_activity=97408 dram_eff=0.416
bk0: 1593a 174733i bk1: 1603a 173508i bk2: 1496a 178056i bk3: 1660a 174657i bk4: 1486a 176910i bk5: 1418a 180622i bk6: 1500a 174585i bk7: 1425a 176909i bk8: 1581a 174886i bk9: 1674a 173454i bk10: 1646a 176095i bk11: 1601a 175323i bk12: 1533a 176590i bk13: 1577a 174217i bk14: 1609a 174420i bk15: 1565a 174958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.509452
Row_Buffer_Locality_read = 0.557216
Row_Buffer_Locality_write = 0.308186
Bank_Level_Parallism = 9.604171
Bank_Level_Parallism_Col = 5.775262
Bank_Level_Parallism_Ready = 2.230500
write_to_read_ratio_blp_rw_average = 0.457167
GrpLevelPara = 2.984684 

BW Util details:
bwutil = 0.178143 
total_CMD = 227486 
util_bw = 40525 
Wasted_Col = 44130 
Wasted_Row = 4967 
Idle = 137864 

BW Util Bottlenecks: 
RCDc_limit = 70103 
RCDWRc_limit = 21200 
WTRc_limit = 29032 
RTWc_limit = 113276 
CCDLc_limit = 23568 
rwq = 0 
CCDLc_limit_alone = 14044 
WTRc_limit_alone = 26193 
RTWc_limit_alone = 106591 

Commands details: 
total_CMD = 227486 
n_nop = 170912 
Read = 24967 
Write = 0 
L2_Alloc = 0 
L2_WB = 15558 
n_act = 15154 
n_pre = 15138 
n_ref = 0 
n_req = 30892 
total_req = 40525 

Dual Bus Interface Util: 
issued_total_row = 30292 
issued_total_col = 40525 
Row_Bus_Util =  0.133160 
CoL_Bus_Util = 0.178143 
Either_Row_CoL_Bus_Util = 0.248692 
Issued_on_Two_Bus_Simul_Util = 0.062610 
issued_two_Eff = 0.251759 
queue_avg = 13.267313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2673
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171237 n_act=15224 n_pre=15208 n_ref_event=0 n_req=30575 n_rd=24767 n_rd_L2_A=0 n_write=0 n_wr_bk=15095 bw_util=0.1752
n_activity=98301 dram_eff=0.4055
bk0: 1472a 179088i bk1: 1563a 175035i bk2: 1543a 176487i bk3: 1577a 175866i bk4: 1495a 179134i bk5: 1546a 178881i bk6: 1460a 176610i bk7: 1490a 174278i bk8: 1562a 177084i bk9: 1551a 176844i bk10: 1654a 172911i bk11: 1599a 174298i bk12: 1604a 173085i bk13: 1555a 175457i bk14: 1552a 173520i bk15: 1544a 175859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502077
Row_Buffer_Locality_read = 0.551177
Row_Buffer_Locality_write = 0.292700
Bank_Level_Parallism = 9.437696
Bank_Level_Parallism_Col = 5.670277
Bank_Level_Parallism_Ready = 2.184662
write_to_read_ratio_blp_rw_average = 0.462694
GrpLevelPara = 2.973562 

BW Util details:
bwutil = 0.175228 
total_CMD = 227486 
util_bw = 39862 
Wasted_Col = 45565 
Wasted_Row = 5264 
Idle = 136795 

BW Util Bottlenecks: 
RCDc_limit = 71667 
RCDWRc_limit = 21520 
WTRc_limit = 27895 
RTWc_limit = 117383 
CCDLc_limit = 23911 
rwq = 0 
CCDLc_limit_alone = 14468 
WTRc_limit_alone = 25317 
RTWc_limit_alone = 110518 

Commands details: 
total_CMD = 227486 
n_nop = 171237 
Read = 24767 
Write = 0 
L2_Alloc = 0 
L2_WB = 15095 
n_act = 15224 
n_pre = 15208 
n_ref = 0 
n_req = 30575 
total_req = 39862 

Dual Bus Interface Util: 
issued_total_row = 30432 
issued_total_col = 39862 
Row_Bus_Util =  0.133775 
CoL_Bus_Util = 0.175228 
Either_Row_CoL_Bus_Util = 0.247264 
Issued_on_Two_Bus_Simul_Util = 0.061740 
issued_two_Eff = 0.249693 
queue_avg = 13.251373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2514
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171543 n_act=14997 n_pre=14981 n_ref_event=0 n_req=30687 n_rd=24950 n_rd_L2_A=0 n_write=0 n_wr_bk=15079 bw_util=0.176
n_activity=97509 dram_eff=0.4105
bk0: 1591a 176764i bk1: 1517a 176796i bk2: 1582a 175800i bk3: 1551a 176942i bk4: 1459a 179523i bk5: 1502a 178712i bk6: 1378a 176586i bk7: 1469a 175738i bk8: 1664a 173416i bk9: 1539a 176791i bk10: 1640a 176048i bk11: 1601a 177913i bk12: 1628a 175264i bk13: 1597a 177010i bk14: 1581a 176361i bk15: 1651a 173192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511291
Row_Buffer_Locality_read = 0.558076
Row_Buffer_Locality_write = 0.307826
Bank_Level_Parallism = 9.459688
Bank_Level_Parallism_Col = 5.711508
Bank_Level_Parallism_Ready = 2.220290
write_to_read_ratio_blp_rw_average = 0.457195
GrpLevelPara = 2.971439 

BW Util details:
bwutil = 0.175962 
total_CMD = 227486 
util_bw = 40029 
Wasted_Col = 44404 
Wasted_Row = 5169 
Idle = 137884 

BW Util Bottlenecks: 
RCDc_limit = 69690 
RCDWRc_limit = 20923 
WTRc_limit = 27482 
RTWc_limit = 112564 
CCDLc_limit = 23547 
rwq = 0 
CCDLc_limit_alone = 14146 
WTRc_limit_alone = 25020 
RTWc_limit_alone = 105625 

Commands details: 
total_CMD = 227486 
n_nop = 171543 
Read = 24950 
Write = 0 
L2_Alloc = 0 
L2_WB = 15079 
n_act = 14997 
n_pre = 14981 
n_ref = 0 
n_req = 30687 
total_req = 40029 

Dual Bus Interface Util: 
issued_total_row = 29978 
issued_total_col = 40029 
Row_Bus_Util =  0.131780 
CoL_Bus_Util = 0.175962 
Either_Row_CoL_Bus_Util = 0.245918 
Issued_on_Two_Bus_Simul_Util = 0.061824 
issued_two_Eff = 0.251399 
queue_avg = 13.381342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3813
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171972 n_act=14951 n_pre=14935 n_ref_event=0 n_req=30443 n_rd=24698 n_rd_L2_A=0 n_write=0 n_wr_bk=14932 bw_util=0.1742
n_activity=97591 dram_eff=0.4061
bk0: 1563a 176119i bk1: 1588a 176415i bk2: 1562a 176236i bk3: 1493a 177709i bk4: 1395a 183455i bk5: 1488a 179509i bk6: 1482a 174867i bk7: 1429a 177638i bk8: 1643a 176228i bk9: 1677a 175069i bk10: 1530a 177146i bk11: 1623a 175727i bk12: 1521a 176768i bk13: 1535a 175381i bk14: 1612a 175555i bk15: 1557a 176099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.508885
Row_Buffer_Locality_read = 0.555996
Row_Buffer_Locality_write = 0.306353
Bank_Level_Parallism = 9.409938
Bank_Level_Parallism_Col = 5.662976
Bank_Level_Parallism_Ready = 2.213172
write_to_read_ratio_blp_rw_average = 0.456637
GrpLevelPara = 2.960404 

BW Util details:
bwutil = 0.174209 
total_CMD = 227486 
util_bw = 39630 
Wasted_Col = 44244 
Wasted_Row = 5425 
Idle = 138187 

BW Util Bottlenecks: 
RCDc_limit = 69237 
RCDWRc_limit = 20885 
WTRc_limit = 27394 
RTWc_limit = 111562 
CCDLc_limit = 22955 
rwq = 0 
CCDLc_limit_alone = 13960 
WTRc_limit_alone = 24978 
RTWc_limit_alone = 104983 

Commands details: 
total_CMD = 227486 
n_nop = 171972 
Read = 24698 
Write = 0 
L2_Alloc = 0 
L2_WB = 14932 
n_act = 14951 
n_pre = 14935 
n_ref = 0 
n_req = 30443 
total_req = 39630 

Dual Bus Interface Util: 
issued_total_row = 29886 
issued_total_col = 39630 
Row_Bus_Util =  0.131375 
CoL_Bus_Util = 0.174209 
Either_Row_CoL_Bus_Util = 0.244033 
Issued_on_Two_Bus_Simul_Util = 0.061551 
issued_two_Eff = 0.252225 
queue_avg = 13.170063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1701
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=172366 n_act=14814 n_pre=14798 n_ref_event=0 n_req=29858 n_rd=24211 n_rd_L2_A=0 n_write=0 n_wr_bk=14608 bw_util=0.1706
n_activity=98390 dram_eff=0.3945
bk0: 1485a 178540i bk1: 1619a 174903i bk2: 1493a 179633i bk3: 1479a 179736i bk4: 1471a 181444i bk5: 1413a 179848i bk6: 1462a 176585i bk7: 1375a 178587i bk8: 1494a 178969i bk9: 1538a 179106i bk10: 1614a 173397i bk11: 1618a 176415i bk12: 1509a 179966i bk13: 1561a 176907i bk14: 1537a 177003i bk15: 1543a 178724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503852
Row_Buffer_Locality_read = 0.555120
Row_Buffer_Locality_write = 0.284045
Bank_Level_Parallism = 9.145855
Bank_Level_Parallism_Col = 5.500617
Bank_Level_Parallism_Ready = 2.176821
write_to_read_ratio_blp_rw_average = 0.456127
GrpLevelPara = 2.927235 

BW Util details:
bwutil = 0.170643 
total_CMD = 227486 
util_bw = 38819 
Wasted_Col = 45224 
Wasted_Row = 5601 
Idle = 137842 

BW Util Bottlenecks: 
RCDc_limit = 70695 
RCDWRc_limit = 21289 
WTRc_limit = 26803 
RTWc_limit = 109581 
CCDLc_limit = 22783 
rwq = 0 
CCDLc_limit_alone = 14025 
WTRc_limit_alone = 24496 
RTWc_limit_alone = 103130 

Commands details: 
total_CMD = 227486 
n_nop = 172366 
Read = 24211 
Write = 0 
L2_Alloc = 0 
L2_WB = 14608 
n_act = 14814 
n_pre = 14798 
n_ref = 0 
n_req = 29858 
total_req = 38819 

Dual Bus Interface Util: 
issued_total_row = 29612 
issued_total_col = 38819 
Row_Bus_Util =  0.130171 
CoL_Bus_Util = 0.170643 
Either_Row_CoL_Bus_Util = 0.242301 
Issued_on_Two_Bus_Simul_Util = 0.058513 
issued_two_Eff = 0.241491 
queue_avg = 12.148080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1481
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227486 n_nop=171875 n_act=14914 n_pre=14898 n_ref_event=0 n_req=30281 n_rd=24543 n_rd_L2_A=0 n_write=0 n_wr_bk=15003 bw_util=0.1738
n_activity=98767 dram_eff=0.4004
bk0: 1511a 177308i bk1: 1536a 175626i bk2: 1544a 178011i bk3: 1557a 176495i bk4: 1471a 180903i bk5: 1421a 179880i bk6: 1493a 175979i bk7: 1419a 175182i bk8: 1592a 176375i bk9: 1552a 178848i bk10: 1593a 177722i bk11: 1587a 177004i bk12: 1541a 177719i bk13: 1581a 175223i bk14: 1576a 175844i bk15: 1569a 176553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.507480
Row_Buffer_Locality_read = 0.557674
Row_Buffer_Locality_write = 0.292785
Bank_Level_Parallism = 9.263221
Bank_Level_Parallism_Col = 5.617371
Bank_Level_Parallism_Ready = 2.190487
write_to_read_ratio_blp_rw_average = 0.461364
GrpLevelPara = 2.945807 

BW Util details:
bwutil = 0.173839 
total_CMD = 227486 
util_bw = 39546 
Wasted_Col = 45002 
Wasted_Row = 5635 
Idle = 137303 

BW Util Bottlenecks: 
RCDc_limit = 69770 
RCDWRc_limit = 21058 
WTRc_limit = 27217 
RTWc_limit = 113133 
CCDLc_limit = 23909 
rwq = 0 
CCDLc_limit_alone = 14426 
WTRc_limit_alone = 24747 
RTWc_limit_alone = 106120 

Commands details: 
total_CMD = 227486 
n_nop = 171875 
Read = 24543 
Write = 0 
L2_Alloc = 0 
L2_WB = 15003 
n_act = 14914 
n_pre = 14898 
n_ref = 0 
n_req = 30281 
total_req = 39546 

Dual Bus Interface Util: 
issued_total_row = 29812 
issued_total_col = 39546 
Row_Bus_Util =  0.131050 
CoL_Bus_Util = 0.173839 
Either_Row_CoL_Bus_Util = 0.244459 
Issued_on_Two_Bus_Simul_Util = 0.060430 
issued_two_Eff = 0.247199 
queue_avg = 12.898266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8983

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55908, Miss = 30706, Miss_rate = 0.549, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[1]: Access = 56111, Miss = 30185, Miss_rate = 0.538, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 55810, Miss = 30164, Miss_rate = 0.540, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[3]: Access = 56297, Miss = 30642, Miss_rate = 0.544, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[4]: Access = 56009, Miss = 30484, Miss_rate = 0.544, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[5]: Access = 56207, Miss = 30407, Miss_rate = 0.541, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[6]: Access = 56689, Miss = 30609, Miss_rate = 0.540, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 56459, Miss = 30496, Miss_rate = 0.540, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[8]: Access = 56537, Miss = 30358, Miss_rate = 0.537, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[9]: Access = 56147, Miss = 30023, Miss_rate = 0.535, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[10]: Access = 55762, Miss = 30189, Miss_rate = 0.541, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[11]: Access = 106971, Miss = 60732, Miss_rate = 0.568, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[12]: Access = 55295, Miss = 29557, Miss_rate = 0.535, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[13]: Access = 56081, Miss = 30279, Miss_rate = 0.540, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[14]: Access = 55602, Miss = 30118, Miss_rate = 0.542, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 56337, Miss = 30449, Miss_rate = 0.540, Pending_hits = 129, Reservation_fails = 48
L2_cache_bank[16]: Access = 55661, Miss = 29740, Miss_rate = 0.534, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 56333, Miss = 30483, Miss_rate = 0.541, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[18]: Access = 56160, Miss = 29995, Miss_rate = 0.534, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[19]: Access = 55871, Miss = 30576, Miss_rate = 0.547, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[20]: Access = 55690, Miss = 29751, Miss_rate = 0.534, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[21]: Access = 55889, Miss = 30621, Miss_rate = 0.548, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[22]: Access = 55827, Miss = 29715, Miss_rate = 0.532, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[23]: Access = 56420, Miss = 30857, Miss_rate = 0.547, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[24]: Access = 55724, Miss = 29976, Miss_rate = 0.538, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[25]: Access = 56324, Miss = 30524, Miss_rate = 0.542, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[26]: Access = 55602, Miss = 29333, Miss_rate = 0.528, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[27]: Access = 56178, Miss = 30505, Miss_rate = 0.543, Pending_hits = 107, Reservation_fails = 14
L2_cache_bank[28]: Access = 55850, Miss = 30743, Miss_rate = 0.550, Pending_hits = 186, Reservation_fails = 53
L2_cache_bank[29]: Access = 55953, Miss = 31341, Miss_rate = 0.560, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[30]: Access = 55777, Miss = 29656, Miss_rate = 0.532, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[31]: Access = 56207, Miss = 30698, Miss_rate = 0.546, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[32]: Access = 56067, Miss = 30528, Miss_rate = 0.544, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[33]: Access = 56127, Miss = 30302, Miss_rate = 0.540, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[34]: Access = 56263, Miss = 30743, Miss_rate = 0.546, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[35]: Access = 56360, Miss = 30564, Miss_rate = 0.542, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[36]: Access = 55806, Miss = 30396, Miss_rate = 0.545, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[37]: Access = 55829, Miss = 30216, Miss_rate = 0.541, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[38]: Access = 56009, Miss = 30465, Miss_rate = 0.544, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[39]: Access = 56300, Miss = 30135, Miss_rate = 0.535, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[40]: Access = 56232, Miss = 30745, Miss_rate = 0.547, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[41]: Access = 56372, Miss = 31816, Miss_rate = 0.564, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[42]: Access = 56066, Miss = 30376, Miss_rate = 0.542, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[43]: Access = 56171, Miss = 30563, Miss_rate = 0.544, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[44]: Access = 55730, Miss = 30210, Miss_rate = 0.542, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[45]: Access = 55811, Miss = 30316, Miss_rate = 0.543, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[46]: Access = 56356, Miss = 30252, Miss_rate = 0.537, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[47]: Access = 55917, Miss = 30401, Miss_rate = 0.544, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[48]: Access = 55887, Miss = 30137, Miss_rate = 0.539, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[49]: Access = 56048, Miss = 30390, Miss_rate = 0.542, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[50]: Access = 55670, Miss = 30139, Miss_rate = 0.541, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[51]: Access = 56221, Miss = 30429, Miss_rate = 0.541, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[52]: Access = 56775, Miss = 30522, Miss_rate = 0.538, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[53]: Access = 56741, Miss = 30687, Miss_rate = 0.541, Pending_hits = 140, Reservation_fails = 656
L2_cache_bank[54]: Access = 56411, Miss = 30199, Miss_rate = 0.535, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[55]: Access = 56651, Miss = 30748, Miss_rate = 0.543, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[56]: Access = 56443, Miss = 30498, Miss_rate = 0.540, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[57]: Access = 56183, Miss = 30627, Miss_rate = 0.545, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[58]: Access = 56210, Miss = 30379, Miss_rate = 0.540, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[59]: Access = 56150, Miss = 30583, Miss_rate = 0.545, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[60]: Access = 55398, Miss = 29751, Miss_rate = 0.537, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[61]: Access = 55775, Miss = 30359, Miss_rate = 0.544, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[62]: Access = 56348, Miss = 30712, Miss_rate = 0.545, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[63]: Access = 55561, Miss = 30152, Miss_rate = 0.543, Pending_hits = 97, Reservation_fails = 0
L2_total_cache_accesses = 3639576
L2_total_cache_misses = 1974252
L2_total_cache_miss_rate = 0.5424
L2_total_cache_pending_hits = 7952
L2_total_cache_reservation_fails = 771
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1155994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 401322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 385471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6750
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 501378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1059651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1956287
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1690039
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 757
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=3639576
icnt_total_pkts_simt_to_mem=3639576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3639576
Req_Network_cycles = 302964
Req_Network_injected_packets_per_cycle =      12.0132 
Req_Network_conflicts_per_cycle =      28.6954
Req_Network_conflicts_per_cycle_util =      43.7261
Req_Bank_Level_Parallism =      18.3058
Req_Network_in_buffer_full_per_cycle =     150.0446
Req_Network_in_buffer_avg_util =     189.5171
Req_Network_out_buffer_full_per_cycle =       0.4183
Req_Network_out_buffer_avg_util =      43.9607

Reply_Network_injected_packets_num = 3639576
Reply_Network_cycles = 302964
Reply_Network_injected_packets_per_cycle =       12.0132
Reply_Network_conflicts_per_cycle =       10.9683
Reply_Network_conflicts_per_cycle_util =      16.7101
Reply_Bank_Level_Parallism =      18.3021
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.7638
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1502
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 57 min, 15 sec (10635 sec)
gpgpu_simulation_rate = 27683 (inst/sec)
gpgpu_simulation_rate = 28 (cycle/sec)
gpgpu_silicon_slowdown = 40428571x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 39164
gpu_sim_insn = 21513876
gpu_ipc =     549.3279
gpu_tot_sim_cycle = 342128
gpu_tot_sim_insn = 315926042
gpu_tot_ipc =     923.4148
gpu_tot_issued_cta = 31264
gpu_occupancy = 44.3751% 
gpu_tot_occupancy = 47.4533% 
max_total_param_size = 0
gpu_stall_dramfull = 2228561
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       3.9896
partiton_level_parallism_total  =      11.0948
partiton_level_parallism_util =       4.6222
partiton_level_parallism_util_total  =      16.3686
L2_BW  =     144.5205 GB/Sec
L2_BW_total  =     401.8964 GB/Sec
gpu_total_sim_rate=26581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 80382, Miss = 42193, Miss_rate = 0.525, Pending_hits = 83, Reservation_fails = 1514145
	L1D_cache_core[1]: Access = 81007, Miss = 42442, Miss_rate = 0.524, Pending_hits = 62, Reservation_fails = 1595057
	L1D_cache_core[2]: Access = 81041, Miss = 42479, Miss_rate = 0.524, Pending_hits = 65, Reservation_fails = 1480507
	L1D_cache_core[3]: Access = 79798, Miss = 41859, Miss_rate = 0.525, Pending_hits = 68, Reservation_fails = 1593289
	L1D_cache_core[4]: Access = 82518, Miss = 43253, Miss_rate = 0.524, Pending_hits = 67, Reservation_fails = 1489011
	L1D_cache_core[5]: Access = 81259, Miss = 42640, Miss_rate = 0.525, Pending_hits = 64, Reservation_fails = 1487707
	L1D_cache_core[6]: Access = 82653, Miss = 43233, Miss_rate = 0.523, Pending_hits = 70, Reservation_fails = 1573941
	L1D_cache_core[7]: Access = 82510, Miss = 43125, Miss_rate = 0.523, Pending_hits = 87, Reservation_fails = 1465189
	L1D_cache_core[8]: Access = 80646, Miss = 42309, Miss_rate = 0.525, Pending_hits = 53, Reservation_fails = 1657863
	L1D_cache_core[9]: Access = 84448, Miss = 44168, Miss_rate = 0.523, Pending_hits = 75, Reservation_fails = 1621016
	L1D_cache_core[10]: Access = 80851, Miss = 42442, Miss_rate = 0.525, Pending_hits = 72, Reservation_fails = 1630853
	L1D_cache_core[11]: Access = 81214, Miss = 42600, Miss_rate = 0.525, Pending_hits = 68, Reservation_fails = 1593316
	L1D_cache_core[12]: Access = 86044, Miss = 44867, Miss_rate = 0.521, Pending_hits = 73, Reservation_fails = 1733729
	L1D_cache_core[13]: Access = 80558, Miss = 42372, Miss_rate = 0.526, Pending_hits = 71, Reservation_fails = 1578497
	L1D_cache_core[14]: Access = 82630, Miss = 43475, Miss_rate = 0.526, Pending_hits = 70, Reservation_fails = 1528852
	L1D_cache_core[15]: Access = 83423, Miss = 43667, Miss_rate = 0.523, Pending_hits = 57, Reservation_fails = 1483718
	L1D_cache_core[16]: Access = 84403, Miss = 44154, Miss_rate = 0.523, Pending_hits = 66, Reservation_fails = 1535543
	L1D_cache_core[17]: Access = 79324, Miss = 41745, Miss_rate = 0.526, Pending_hits = 57, Reservation_fails = 1498949
	L1D_cache_core[18]: Access = 84468, Miss = 44127, Miss_rate = 0.522, Pending_hits = 67, Reservation_fails = 1640014
	L1D_cache_core[19]: Access = 82379, Miss = 43255, Miss_rate = 0.525, Pending_hits = 58, Reservation_fails = 1497945
	L1D_cache_core[20]: Access = 81536, Miss = 42714, Miss_rate = 0.524, Pending_hits = 87, Reservation_fails = 1520647
	L1D_cache_core[21]: Access = 80335, Miss = 42175, Miss_rate = 0.525, Pending_hits = 74, Reservation_fails = 1468721
	L1D_cache_core[22]: Access = 82082, Miss = 43041, Miss_rate = 0.524, Pending_hits = 77, Reservation_fails = 1581095
	L1D_cache_core[23]: Access = 82482, Miss = 43341, Miss_rate = 0.525, Pending_hits = 77, Reservation_fails = 1632843
	L1D_cache_core[24]: Access = 81421, Miss = 42769, Miss_rate = 0.525, Pending_hits = 64, Reservation_fails = 1489134
	L1D_cache_core[25]: Access = 81699, Miss = 42745, Miss_rate = 0.523, Pending_hits = 70, Reservation_fails = 1545247
	L1D_cache_core[26]: Access = 81516, Miss = 42792, Miss_rate = 0.525, Pending_hits = 59, Reservation_fails = 1706606
	L1D_cache_core[27]: Access = 80357, Miss = 42297, Miss_rate = 0.526, Pending_hits = 56, Reservation_fails = 1428620
	L1D_cache_core[28]: Access = 82201, Miss = 43135, Miss_rate = 0.525, Pending_hits = 67, Reservation_fails = 1577518
	L1D_cache_core[29]: Access = 82064, Miss = 43123, Miss_rate = 0.525, Pending_hits = 76, Reservation_fails = 1471830
	L1D_cache_core[30]: Access = 81989, Miss = 42970, Miss_rate = 0.524, Pending_hits = 68, Reservation_fails = 1543398
	L1D_cache_core[31]: Access = 83237, Miss = 43645, Miss_rate = 0.524, Pending_hits = 66, Reservation_fails = 1657336
	L1D_cache_core[32]: Access = 82999, Miss = 43533, Miss_rate = 0.525, Pending_hits = 62, Reservation_fails = 1470742
	L1D_cache_core[33]: Access = 80983, Miss = 42489, Miss_rate = 0.525, Pending_hits = 74, Reservation_fails = 1621229
	L1D_cache_core[34]: Access = 78856, Miss = 41432, Miss_rate = 0.525, Pending_hits = 79, Reservation_fails = 1315012
	L1D_cache_core[35]: Access = 81436, Miss = 42794, Miss_rate = 0.525, Pending_hits = 77, Reservation_fails = 1622832
	L1D_cache_core[36]: Access = 81197, Miss = 42670, Miss_rate = 0.526, Pending_hits = 75, Reservation_fails = 1481597
	L1D_cache_core[37]: Access = 82251, Miss = 43211, Miss_rate = 0.525, Pending_hits = 69, Reservation_fails = 1726359
	L1D_cache_core[38]: Access = 83073, Miss = 43454, Miss_rate = 0.523, Pending_hits = 67, Reservation_fails = 1549176
	L1D_cache_core[39]: Access = 81848, Miss = 43066, Miss_rate = 0.526, Pending_hits = 73, Reservation_fails = 1636405
	L1D_cache_core[40]: Access = 79327, Miss = 41742, Miss_rate = 0.526, Pending_hits = 69, Reservation_fails = 1455859
	L1D_cache_core[41]: Access = 82382, Miss = 43197, Miss_rate = 0.524, Pending_hits = 57, Reservation_fails = 1645289
	L1D_cache_core[42]: Access = 78077, Miss = 41222, Miss_rate = 0.528, Pending_hits = 82, Reservation_fails = 1406015
	L1D_cache_core[43]: Access = 84550, Miss = 44111, Miss_rate = 0.522, Pending_hits = 74, Reservation_fails = 1569824
	L1D_cache_core[44]: Access = 80206, Miss = 42234, Miss_rate = 0.527, Pending_hits = 70, Reservation_fails = 1517703
	L1D_cache_core[45]: Access = 81735, Miss = 42798, Miss_rate = 0.524, Pending_hits = 59, Reservation_fails = 1631232
	L1D_cache_core[46]: Access = 83165, Miss = 43522, Miss_rate = 0.523, Pending_hits = 67, Reservation_fails = 1576685
	L1D_cache_core[47]: Access = 77996, Miss = 41175, Miss_rate = 0.528, Pending_hits = 66, Reservation_fails = 1402516
	L1D_cache_core[48]: Access = 83698, Miss = 43755, Miss_rate = 0.523, Pending_hits = 82, Reservation_fails = 1662956
	L1D_cache_core[49]: Access = 83113, Miss = 43577, Miss_rate = 0.524, Pending_hits = 73, Reservation_fails = 1490389
	L1D_cache_core[50]: Access = 80135, Miss = 42137, Miss_rate = 0.526, Pending_hits = 72, Reservation_fails = 1460073
	L1D_cache_core[51]: Access = 82925, Miss = 43522, Miss_rate = 0.525, Pending_hits = 67, Reservation_fails = 1603749
	L1D_cache_core[52]: Access = 82026, Miss = 43060, Miss_rate = 0.525, Pending_hits = 65, Reservation_fails = 1580071
	L1D_cache_core[53]: Access = 81189, Miss = 42611, Miss_rate = 0.525, Pending_hits = 75, Reservation_fails = 1582892
	L1D_cache_core[54]: Access = 82824, Miss = 43365, Miss_rate = 0.524, Pending_hits = 68, Reservation_fails = 1630897
	L1D_cache_core[55]: Access = 83947, Miss = 43947, Miss_rate = 0.524, Pending_hits = 56, Reservation_fails = 1481893
	L1D_cache_core[56]: Access = 83520, Miss = 43801, Miss_rate = 0.524, Pending_hits = 63, Reservation_fails = 1531062
	L1D_cache_core[57]: Access = 84046, Miss = 44108, Miss_rate = 0.525, Pending_hits = 74, Reservation_fails = 1809518
	L1D_cache_core[58]: Access = 81158, Miss = 42671, Miss_rate = 0.526, Pending_hits = 70, Reservation_fails = 1585731
	L1D_cache_core[59]: Access = 80535, Miss = 42334, Miss_rate = 0.526, Pending_hits = 70, Reservation_fails = 1528610
	L1D_cache_core[60]: Access = 83995, Miss = 44060, Miss_rate = 0.525, Pending_hits = 68, Reservation_fails = 1745160
	L1D_cache_core[61]: Access = 83172, Miss = 43450, Miss_rate = 0.522, Pending_hits = 72, Reservation_fails = 1522151
	L1D_cache_core[62]: Access = 85821, Miss = 44889, Miss_rate = 0.523, Pending_hits = 67, Reservation_fails = 1535289
	L1D_cache_core[63]: Access = 84532, Miss = 44129, Miss_rate = 0.522, Pending_hits = 81, Reservation_fails = 1735393
	L1D_cache_core[64]: Access = 86532, Miss = 45195, Miss_rate = 0.522, Pending_hits = 82, Reservation_fails = 1461153
	L1D_cache_core[65]: Access = 78814, Miss = 41537, Miss_rate = 0.527, Pending_hits = 75, Reservation_fails = 1582161
	L1D_cache_core[66]: Access = 81337, Miss = 42908, Miss_rate = 0.528, Pending_hits = 61, Reservation_fails = 1846483
	L1D_cache_core[67]: Access = 79492, Miss = 41979, Miss_rate = 0.528, Pending_hits = 63, Reservation_fails = 1902331
	L1D_cache_core[68]: Access = 84286, Miss = 44281, Miss_rate = 0.525, Pending_hits = 64, Reservation_fails = 1904030
	L1D_cache_core[69]: Access = 89908, Miss = 46893, Miss_rate = 0.522, Pending_hits = 70, Reservation_fails = 1790318
	L1D_cache_core[70]: Access = 98617, Miss = 50855, Miss_rate = 0.516, Pending_hits = 94, Reservation_fails = 1876337
	L1D_cache_core[71]: Access = 98510, Miss = 50863, Miss_rate = 0.516, Pending_hits = 119, Reservation_fails = 1954584
	L1D_cache_core[72]: Access = 100498, Miss = 51749, Miss_rate = 0.515, Pending_hits = 117, Reservation_fails = 2188861
	L1D_cache_core[73]: Access = 92700, Miss = 48086, Miss_rate = 0.519, Pending_hits = 93, Reservation_fails = 2052621
	L1D_cache_core[74]: Access = 81031, Miss = 42639, Miss_rate = 0.526, Pending_hits = 61, Reservation_fails = 1897549
	L1D_cache_core[75]: Access = 82164, Miss = 43203, Miss_rate = 0.526, Pending_hits = 62, Reservation_fails = 1754319
	L1D_cache_core[76]: Access = 82904, Miss = 43564, Miss_rate = 0.525, Pending_hits = 89, Reservation_fails = 1835933
	L1D_cache_core[77]: Access = 83076, Miss = 43623, Miss_rate = 0.525, Pending_hits = 75, Reservation_fails = 1825484
	L1D_cache_core[78]: Access = 79477, Miss = 41777, Miss_rate = 0.526, Pending_hits = 59, Reservation_fails = 1549009
	L1D_cache_core[79]: Access = 82577, Miss = 43140, Miss_rate = 0.522, Pending_hits = 77, Reservation_fails = 1610996
	L1D_total_cache_accesses = 6631115
	L1D_total_cache_misses = 3475510
	L1D_total_cache_miss_rate = 0.5241
	L1D_total_cache_pending_hits = 5698
	L1D_total_cache_reservation_fails = 128968614
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2830347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1213948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86562816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 766839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4942
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 319560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1480968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42405798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4821018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1815039

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86562816
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 42405798
ctas_completed 31264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
979, 1031, 801, 863, 800, 811, 833, 769, 1018, 801, 875, 978, 779, 904, 791, 915, 493, 565, 670, 441, 596, 483, 753, 430, 711, 680, 639, 556, 617, 628, 607, 430, 622, 551, 341, 342, 466, 332, 352, 507, 331, 529, 488, 508, 602, 363, 373, 550, 
gpgpu_n_tot_thrd_icount = 632304352
gpgpu_n_tot_w_icount = 19759511
gpgpu_n_stall_shd_mem = 28522152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1980787
gpgpu_n_mem_write_global = 1815039
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20898296
gpgpu_n_store_insn = 4227712
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96043008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28492287
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72724020	W0_Idle:139257016	W0_Scoreboard:292563153	W1:4047085	W2:2080736	W3:1368302	W4:997197	W5:658073	W6:391972	W7:211744	W8:99087	W9:47205	W10:26887	W11:25400	W12:35965	W13:45981	W14:53215	W15:52393	W16:44242	W17:31746	W18:20493	W19:11330	W20:4631	W21:2167	W22:583	W23:143	W24:11	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9502912
single_issue_nums: WS0:4943974	WS1:4930457	WS2:4953297	WS3:4931783	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15846296 {8:1980787,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 72601560 {40:1815039,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79231480 {40:1980787,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14520312 {8:1815039,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2461 
max_icnt2sh_latency = 2464 
averagemflatency = 2586 
avg_icnt2mem_latency = 2200 
avg_mrq_latency = 126 
avg_icnt2sh_latency = 26 
mrq_lat_table:176425 	80759 	39943 	44812 	70516 	105238 	140722 	176079 	131983 	37809 	2524 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	301182 	421745 	386618 	1470126 	591039 	326992 	252786 	45338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	313784 	233868 	139354 	78892 	252630 	309807 	1474723 	460660 	294589 	193805 	43714 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1743001 	798120 	471988 	216625 	179362 	237216 	88012 	33720 	16364 	11104 	314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	65 	36 	83 	78 	86 	71 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      7263      7482     15195     11287     10338     14180     11110     15114      7954     12085      9751 
dram[1]:     10932      7034      8058      7714      9055      7007     10123     10158     11783     11331     10145     10537      5934     10995      8723     14336 
dram[2]:     15202     11484      8546     14251      6943      6964      8896     13002     11852     10188     15179      9054      9582     10802      9407      6580 
dram[3]:      6519      8810     17987      6867      8840     10003     10173      9876     17265      8698     15270     10584      9190      7237     11647      8275 
dram[4]:      8265      6522      7923     12023      9762      9630     10879     10710     11412      8980     11175     23223     12375     11997     10885      8650 
dram[5]:     12306      8764      6733      8015     10429      8229      7228      9466      8281     10785      6586     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     10140      9020     13251      9534     10854      6780     14992     11367     13471      7399     11853     11878 
dram[7]:      6827     11314      9806     10870     14081      8093     14139      8343     14407     16343     15362     12350     17366     13153      9678      8852 
dram[8]:      8707     12178     10570      8281     16192     10373      8611     11415     10196     15163      8814     16238     10132     14467      6772     11693 
dram[9]:      8668      7376      6715      9433      7252     11596      7896      8334     11377      7552      8228      8522     11060      8297     13166      8103 
dram[10]:      8431     17243      8868     14642      9982     18729     15245      7310      9207      6574     15696     12478     15341     17202     10808      8117 
dram[11]:     14249      8087      6973      9798      6976     16934     11762      8954      9170      7465     12946     15386     11531     10913     18797     10372 
dram[12]:      9750      6672      9649      8325     17205     10705     14555     10877     11834     10021     10169     10212      6921      6876     13411      8063 
dram[13]:      7936     11397      7412      8825     10467      9797     11534      8459     11857      7928      8069     11596      7213      6213      8882      7402 
dram[14]:     10339      9711     18151      8535     14937      9407      7205      8257     10723     12188     14382     12501      9581     11086      6196      9500 
dram[15]:     10461     10280      7168     10569      6958     10640      7567      8907     13476     16414      9196     15280     12317     13501      9417     10782 
dram[16]:      6985     12738      9412      8784     10332     11629      7208      7586     15103     11574     17898     15511      9490      8344      9124     10967 
dram[17]:      6968      6482      6713      6725      9193     12760      8177      8916     14967     10596     14550     11677      9948      9674     10037     12841 
dram[18]:      6434     11047     10634      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928      8109      9065      8199 
dram[19]:      6461      6476      6711      9525     11801      9619     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      6958      9795      7213     10201     11421      8333      9037     11623      6019      9073      6192      9333 
dram[21]:      8035      6623      9064     10838      9047     12045      7341      8852      6986     11608     16190     10743     16289      7085      8152     12159 
dram[22]:     11240     12187     14240      7235     12244      9737      8120     11023      8209     11399      9601     11737      9284      8011     13225     10650 
dram[23]:     11968     11164      9456     12440      7723     11167     11409      9899     13335     10677     11528     12645     10887      6319     10117      6359 
dram[24]:     11416      7799      6939      6985      8791     12428     11917     13250      9887     13182     10461      7666      6880     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     10405     10925      7459      9236      8646      7115     11525      7156     11511      8555      8481     10783 
dram[26]:      8732      6469      9854     14426     10838     13762     12987      8406      9645      9210     22158     15940      8866     10300     10738     10712 
dram[27]:      9014      7259     16752      9347     10380      9298      8226      9416      6924      9532     13122     12858     12116      6812     10205      9186 
dram[28]:     11191      8612     20581     10957      9635      7208      7795     12784     13707     11363     15114     21269      5927     13226      9234     12733 
dram[29]:      9812     11772      8399     12778     10338     16554      7248      9205     14467     17973     18222     13990      9797     16883     10331      9275 
dram[30]:     15652     10977      8426     11662     14118     11531     12400      9810     10449     13324      7652     13049      8162      6391      9578      7655 
dram[31]:      9360      9486      8209     16430      7912      7413     11161      9167     14689     16241     17854     17460      7444      6403     13742     14013 
average row accesses per activate:
dram[0]:  2.048323  2.179979  2.103448  2.002049  2.242497  2.062640  1.977296  2.020365  2.067067  2.014970  2.123343  2.053159  2.107661  2.123799  2.134043  2.027478 
dram[1]:  2.124080  2.041965  2.153759  2.084242  2.303874  2.071591  1.913502  1.954846  2.130479  2.054422  2.082377  2.130705  2.129787  2.054248  2.111714  2.118313 
dram[2]:  2.200658  2.125967  2.049303  2.099174  2.163031  2.150943  1.995316  1.961905  2.160083  2.121795  2.059701  2.119122  2.089212  2.132415  2.072263  2.076471 
dram[3]:  2.132430  2.133956  2.079399  2.061602  2.073733  2.116998  1.931257  1.929862  2.083166  2.030907  2.089139  2.080579  2.176963  2.130021  2.021191  2.135450 
dram[4]:  2.109295  2.045547  2.003132  2.080300  2.081522  2.032823  2.005258  1.967379  2.117944  2.120167  2.032934  2.095965  2.086120  2.089474  2.070686  2.134989 
dram[5]:  2.131004  2.131743  2.086154  2.090812  2.134818  2.061538  1.937433  1.948203  2.113856  2.097192  2.129990  2.084855  2.085903  2.034240  2.075949  2.087500 
dram[6]:  2.130248  2.072276  2.093717  2.056624  2.141055  2.107744  1.874207  1.935992  2.040165  2.057264  2.105641  2.080285  2.052798  2.055494  2.161117  2.055670 
dram[7]:  2.041879  2.021298  2.016985  2.093194  2.038210  2.137656  1.936908  2.033299  2.140541  2.134328  2.098278  2.141393  2.030457  2.115834  2.078471  2.023976 
dram[8]:  1.994914  2.070588  2.053292  2.092973  2.133696  2.069045  2.006480  1.887012  2.046512  2.056468  2.105096  2.062880  2.101604  2.089422  2.080594  2.082901 
dram[9]:  2.153173  2.119588  2.127054  2.135816  2.204388  2.111896  1.952381  1.955107  2.100000  2.201501  2.062952  2.026999  1.976471  2.097561  2.064882  2.069672 
dram[10]:  2.143617  2.134844  2.073728  2.077253  2.144812  2.116144  1.912997  1.919006  2.047910  2.082618  2.063158  2.084762  2.007224  2.122661  2.022869  2.005030 
dram[11]:  2.166667  2.033092  2.077699  2.078044  2.171729  2.144175  1.901499  2.021516  2.104189  2.096774  2.155279  2.117524  2.107503  2.091676  2.085864  2.043664 
dram[12]:  2.122358  2.010173  2.095085  2.046777  2.125561  2.065410  1.920213  1.933893  2.113108  2.132368  2.061678  2.107255  2.094166  2.074114  2.147666  2.106566 
dram[13]:  2.154506  2.143640  2.152993  2.120690  2.124568  2.020316  1.952226  1.884013  2.105376  1.986444  2.172031  2.118919  2.103966  2.086639  2.141328  2.069892 
dram[14]:  2.190426  2.140802  2.123941  2.174518  2.156431  2.069845  1.948079  2.050580  1.980981  2.030010  2.133468  2.099391  2.040756  2.133956  2.112235  2.110338 
dram[15]:  2.077001  2.024084  2.085987  2.161123  2.118834  2.060963  1.911325  1.985522  1.984833  2.049358  2.038263  2.120042  2.121977  2.082177  2.080169  2.012072 
dram[16]:  2.139241  2.080758  2.082803  2.123418  2.025303  2.062016  1.910657  1.954545  2.166482  2.122661  2.139113  2.017068  2.031016  2.164163  2.132135  2.112094 
dram[17]:  2.179894  2.097917  2.075413  2.103896  2.044237  2.115217  1.864017  1.994629  2.063291  2.030334  2.123404  2.051724  2.044421  2.081933  2.125761  2.048255 
dram[18]:  2.043478  2.049332  2.079229  2.053007  2.081725  2.067391  1.879545  1.945711  2.056818  2.130670  2.119877  2.057085  2.057281  1.964575  2.033684  2.101064 
dram[19]:  2.126042  1.973267  2.119099  2.079581  2.062284  2.122727  1.985900  2.026399  2.048086  2.079079  2.124611  2.146597  1.980789  2.056204  2.122718  2.092694 
dram[20]:  2.117234  2.139130  1.958580  2.094166  2.060318  2.098324  1.943057  1.977371  2.030214  2.137624  2.109980  2.113974  2.065844  2.140772  2.109054  2.112426 
dram[21]:  2.137339  2.094637  2.059732  2.057956  2.084706  2.041804  1.930000  1.979866  2.114990  2.080376  2.062807  2.087584  2.045547  2.063358  2.142241  2.023760 
dram[22]:  2.089397  2.077977  2.084817  2.065083  2.224787  2.049272  1.948718  1.926680  2.053106  2.111680  2.109560  2.088889  2.049163  2.043260  2.085084  2.090072 
dram[23]:  2.054656  2.111342  2.118852  2.036307  2.122120  2.023179  1.969312  1.960343  2.066047  2.070466  2.129550  2.065058  2.083696  2.059081  2.089227  2.083333 
dram[24]:  2.138798  2.133482  2.092018  2.073326  2.177914  2.034103  1.904860  1.934443  2.094402  2.082891  2.105528  2.065065  2.096093  2.099081  2.145263  2.135737 
dram[25]:  2.081053  2.039877  2.100750  2.100758  2.089744  2.097535  1.968017  1.919302  2.170732  2.127932  2.096517  2.103665  2.063190  2.045738  2.166127  2.031024 
dram[26]:  2.069838  2.064000  2.116869  2.110664  2.130484  2.111758  2.005192  1.965628  2.080122  2.165657  2.136456  2.093782  2.095949  2.129707  2.104188  2.104167 
dram[27]:  2.123608  2.080082  2.102128  2.046249  2.109253  2.149387  1.970308  1.960825  2.037037  2.132905  2.058537  2.076923  2.070281  2.010030  2.082559  2.014141 
dram[28]:  2.132214  2.089172  2.123548  2.071958  2.159488  2.162712  1.928494  2.008593  2.055828  2.103301  2.117528  2.165612  2.164226  2.134534  2.092975  2.113340 
dram[29]:  2.073728  2.130940  2.086407  2.149775  2.134474  2.125708  1.998940  1.950802  2.085657  2.182840  2.082105  2.110101  1.977778  2.044148  2.196391  2.139683 
dram[30]:  2.056503  2.066000  2.064586  2.120267  2.148320  2.071594  1.963753  1.929748  2.037975  2.166847  2.005791  2.112130  2.038257  2.123142  2.120560  2.100320 
dram[31]:  2.087513  2.126068  2.116578  2.058333  2.175501  2.050057  1.987395  1.943194  2.090909  2.086044  2.147336  2.057402  2.089172  2.067278  2.151163  2.108446 
average row locality = 1006836/485270 = 2.074795
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1703      1664      1558      1604      1533      1523      1554      1516      1697      1631      1663      1638      1654      1621      1614      1665 
dram[1]:      1661      1605      1553      1731      1585      1514      1460      1409      1703      1720      1598      1646      1635      1637      1570      1655 
dram[2]:      1633      1537      1580      1677      1563      1502      1377      1483      1698      1624      1548      1605      1633      1646      1585      1733 
dram[3]:      1647      1656      1597      1650      1483      1585      1456      1444      1715      1657      1647      1645      1687      1628      1605      1623 
dram[4]:      1680      1638      1572      1594      1578      1533      1553      1398      1709      1637      1649      1541      1658      1617      1594      1593 
dram[5]:      1593      1655      1685      1608      1518      1568      1461      1486      1604      1561      1687      1574      1537      1649      1581      1630 
dram[6]:      1606      1558      1624      1598      1553      1565      1436      1496      1607      1567      1676      1653      1587      1492      1627      1585 
dram[7]:      1617      1605      1566      1638      1541      1553      1479      1578      1586      1631      1662      1685      1615      1608      1659      1654 
dram[8]:      1583      1549      1621      1581      1633      1492      1494      1417      1559      1637      1600      1642      1583      1536      1585      1619 
dram[9]:      1600      1665      1593      1607      1578      1488      1459      1389      1603      1668      1607      1551      1636      1672      1621      1629 
dram[10]:      1632      1597      1633      1589      1579      1502      1430      1402      1643      1540      1579      1778      1554      1674      1579      1598 
dram[11]:      1704      1593      1706      1645      1541      1534      1429      1609      1562      1622      1688      1645      1523      1598      1584      1559 
dram[12]:      1543      1608      1613      1620      1571      1547      1451      1490      1610      1688      1662      1631      1672      1559      1600      1571 
dram[13]:      1632      1577      1617      1725      1528      1483      1444      1464      1576      1511      1593      1575      1602      1612      1627      1540 
dram[14]:      1681      1696      1653      1680      1512      1573      1525      1584      1604      1731      1719      1664      1677      1644      1697      1730 
dram[15]:      1646      1549      1597      1712      1565      1624      1422      1536      1579      1693      1578      1638      1637      1566      1601      1624 
dram[16]:      1642      1706      1594      1663      1529      1519      1424      1459      1559      1641      1710      1637      1530      1647      1627      1763 
dram[17]:      1677      1643      1646      1612      1431      1604      1419      1514      1597      1624      1607      1644      1618      1599      1701      1611 
dram[18]:      1601      1605      1583      1633      1498      1591      1312      1420      1628      1590      1692      1634      1728      1590      1537      1603 
dram[19]:      1652      1617      1610      1646      1460      1541      1463      1548      1683      1701      1626      1631      1598      1557      1705      1545 
dram[20]:      1717      1603      1620      1686      1621      1554      1561      1472      1687      1745      1678      1747      1620      1663      1645      1737 
dram[21]:      1616      1597      1636      1590      1463      1530      1569      1405      1646      1617      1685      1762      1663      1578      1612      1574 
dram[22]:      1621      1594      1626      1657      1504      1497      1474      1523      1656      1650      1581      1671      1591      1629      1615      1666 
dram[23]:      1631      1646      1709      1604      1524      1523      1503      1481      1605      1606      1610      1589      1541      1529      1572      1616 
dram[24]:      1582      1558      1547      1612      1460      1532      1469      1497      1552      1597      1709      1679      1613      1689      1639      1626 
dram[25]:      1614      1612      1614      1598      1636      1635      1488      1407      1576      1612      1702      1621      1675      1588      1621      1579 
dram[26]:      1657      1667      1560      1724      1550      1482      1540      1465      1645      1738      1710      1665      1597      1641      1673      1629 
dram[27]:      1536      1627      1607      1641      1559      1610      1500      1530      1626      1615      1718      1663      1668      1619      1616      1608 
dram[28]:      1655      1581      1646      1615      1523      1566      1418      1509      1728      1603      1704      1665      1692      1661      1645      1715 
dram[29]:      1627      1652      1626      1557      1459      1552      1522      1469      1707      1741      1594      1687      1585      1599      1676      1621 
dram[30]:      1549      1683      1557      1543      1535      1477      1502      1415      1558      1602      1678      1682      1573      1625      1601      1607 
dram[31]:      1575      1600      1608      1621      1535      1485      1533      1459      1656      1616      1657      1651      1605      1645      1640      1633 
total dram reads = 818043
bank skew: 1778/1312 = 1.36
chip skew: 26370/25106 = 1.05
number of total write accesses:
dram[0]:       961      1030       882       906       919       877       940       910       953      1006      1061      1086      1003       958      1020      1046 
dram[1]:       958       995       925       990       862       849       910       931      1007      1006      1030      1050       955       973       975      1053 
dram[2]:       982      1002       895       941       877       824       869       952      1006       991       990      1079       998       996       967      1025 
dram[3]:       998      1050       909       966       830       902       932       935       957       987      1021       998      1029      1043      1023      1062 
dram[4]:      1004      1029       913       940       874       860       938       896      1077      1022      1009       972      1028       963       978      1028 
dram[5]:       974      1047       939       942       802       818       854       936       958       983      1001       957       929       962      1014       985 
dram[6]:       961       968       917       847       838       803       872       896       984       979      1033      1024       950       939       994      1039 
dram[7]:      1026       993       884       953       876       826       934       980      1024       963      1062      1054      1008       987      1053       988 
dram[8]:       989      1033       893       933       873       833       934       936      1020       963       990      1023       993       968       977      1008 
dram[9]:       966      1013       935       929       887       808       887       897       984      1012      1029      1014       988      1021       996      1011 
dram[10]:       979       992       953       954       808       866       900       906       967      1039      1008      1065       982       962       945      1042 
dram[11]:       918       988       966       943       883       838       899       952      1012       992      1036      1005       914       985      1040       942 
dram[12]:       970      1012       903       875       880       849       871       921      1021       982       974       982      1006       954      1019      1005 
dram[13]:       967       993       905       983       860       825       919       875       978       963       976      1020       978       991      1000      1012 
dram[14]:      1001      1045       933       912       928       817       940       937       965       953       995       990       992      1089      1026      1052 
dram[15]:      1051       963       972      1007       878       783       945       982       987      1001      1022      1008       994       991       995       969 
dram[16]:      1053      1014       977       931       810       916       934       873      1014      1000      1084       957       989       961      1018      1044 
dram[17]:      1041       980      1000       897       842       942       892       869       954      1008      1012      1028       949      1014      1033      1008 
dram[18]:       967      1024       955       987       898       826       873       964       952       969      1005       999      1042       911      1028       965 
dram[19]:      1012       950       996       898       852       865       940       929      1049       972      1079      1091       949      1004      1032      1004 
dram[20]:      1030       986       956       954       890       871       962       929      1049      1052      1018      1039      1002       998      1032      1086 
dram[21]:      1007      1022       935       961       870       875       909       918      1048       984      1094      1119       961       972       996      1008 
dram[22]:      1028      1006       953       908       824       836       944       935      1059      1045      1018      1024       985      1056       955       994 
dram[23]:      1016       997       957       927       863       811       909       928      1007      1032       994      1000       983       920       945       975 
dram[24]:       978       948       882       883       830       835       952       947       921       962      1002      1012       990       994      1062      1016 
dram[25]:       945      1003       918       930       858       859       893       882       993       993      1075      1006      1002       973      1042       981 
dram[26]:      1011      1065       948      1021       932       875      1030       929      1055      1056      1019      1034       984       998      1019      1028 
dram[27]:       954      1048       955       900       875       879       893       982       905      1001      1025      1062       994       973      1085      1010 
dram[28]:       993      1018       950       932       886       930       921       928       986       987       975      1004       999       947      1042      1028 
dram[29]:       971       990       908       938       788       872       902       871      1020      1062      1007      1049       975       991      1037      1013 
dram[30]:       969       996       909       934       838       824       880       891       978      1033      1027      1025       894       968       976       950 
dram[31]:      1011       994       964       939       849       865       927       900       981       959      1008      1033       975       997      1030      1022 
total dram writes = 494342
bank skew: 1119/783 = 1.43
chip skew: 16004/15044 = 1.06
average mf latency per bank:
dram[0]:       7565      7469      8605      8309      8428      8502      6844      6774      6187      5985      5829      5633      6704      6763      7070      6914
dram[1]:       7490      7462      8327      7904      8190      8535      6979      6693      5825      5916      5593      5668      6376      6556      7085      6926
dram[2]:       7339      7386      8223      7735      7949      8447      7012      6534      5772      6080      5883      5553      6378      6433      7071      6774
dram[3]:       7301      7211      8260      8032      8556      8477      7015      6759      5794      5935      5611      5968      6275      6715      6711      6940
dram[4]:       7188      7378      8276      8216      8141      8424      6586      6436      5655      5686      5681      5622      6296      6622      7066      6927
dram[5]:       7489      7158    255004      8242      8669      8522      6836      6584      6051      5889      5734      5975      6708      6478      6864      7032
dram[6]:       7387      7414      8145      8437      8360      8563      6818      6419      5904      5918      5755      5580      6474      6575      6957      6954
dram[7]:       7176      7575      8391      8161      8407      8685      6967      6200      5853      6028      5401      5594      6380      6490      6503      6963
dram[8]:       7120      7116      8018      8214      8243      8671      6697      6375      5850      5674      5682      5591      6313      6495      6955      6680
dram[9]:       7099      7165      7933      8228      8273      8763      6790      6566      5628      5619      5568      5626      6218      6255      6528      6687
dram[10]:       7310      7475      7985      8384      8847      8599      6992      6650      6087      5885      5789      5756      6495      6401      7125      6872
dram[11]:       7396      7281      7944      8182      8492      8583      6906      6562      5962      5764      5598      5795      6588      6675      6803      7143
dram[12]:       7438      7199      8279      8180      8353      8300      6868      6350      5873      5907      6001      5923      6514      6628      6903      7107
dram[13]:       7400      7451      8286      7778      8530      8588      6749      6506      5876      5760      5869      5701      6722      6687      6925      7191
dram[14]:       8069      7789      8851      8908      9221      9334      7554      7034      6605      6549      6465      6367      7327      7255      7611      7463
dram[15]:       7088      7489      8233      7949      8552      8642      6817      6352      5876      5765      5832      5938      6734      6842      7080      7307
dram[16]:       7339      7292      7894      8040      8642      8253      6626      6849      5893      5846      5539      5738      6610      6543      6756      6851
dram[17]:       7516      7609      7907      8396      8956      8339      6758      6941      6194      6197      5903      5661      6818      6572      6813      7056
dram[18]:       7481      7248      8134      7745      8317      8467      6925      6641      6105      5959      5653      6038      6443      6731      6862      6970
dram[19]:       7047      7501      8183      8179      8721      8738      6676      6518      5893      5973      5789      5666      6804      6591      6804      7339
dram[20]:       7722      7991      8599      8411      8688      8992      6918      7051      6351      6451      6157      6113      7151      7144      7425      6994
dram[21]:       7396      7360      8201      8093      8819      8435      6486      6653      5769      6060      5688      5543      6484      6745      7133      7105
dram[22]:       7294      7250      8136      7857      8596      8438      6595      6476      5719      5862      5562      5543      6402      6275      6940      6774
dram[23]:       7406      7244      7576      7928      8323      8571      6493      6455      5784      5678      5880      5746      6740      6873      7161      6997
dram[24]:       7567      7865      8646      8173      8917      8960      6348      6626      6096      5984      5773      5768      6520      6708      6957      7094
dram[25]:       7649      7327      8329      8316      8167      8631      6554      6884      5971      5887      5674      5660      6347      6728      6977      6959
dram[26]:       7286      7210      8173      7601      8350      8879      6196      6646      5687      5729      5730      5856      6498      6518      6909      6891
dram[27]:       7774      7383      8447      8461      8465      8727      6902      6629      6195      6057      5863      5822      6557      6902      6873      6983
dram[28]:       7269      7374      8048      8307      8542      8349      6710      6709      5858      6072      5818      5924      6624      6985      6869      7155
dram[29]:       7252      7350      8124      8170      9044      8320      6605      6926      5824      5624      5772      5574      6277      6675      6701      6814
dram[30]:       7238      6972      7958      8185      8460      8834      6552      6640      5670      5536      5482      5517      6602      6410      7054      7098
dram[31]:       7443      7410      7805      8246      8807      8769      6494      6742      5729      5939      5718      5869      6359      6530      7284      6951
maximum mf latency per bank:
dram[0]:      23318     23423     24225     23279     30113     22111     23935     22931     16732     18918     14578     23514     21284     23185     21061     20123
dram[1]:      22817     23483     24225     22324     29883     23478     24086     23007     16701     17639     16173     23522     17430     23277     21179     21119
dram[2]:      22888     23528     24170     22308     19747     22846     30071     22631     16741     18232     16085     23646     20994     23273     21156     21179
dram[3]:      23444     23587     24165     23154     20133     23247     24490     22947     16714     19071     28122     23605     20892     23163     20802     20786
dram[4]:      24217     23608     22834     23452     28895     23442     30041     22972     16615     15264     15435     18586     22364     23141     21577     21224
dram[5]:      24233     30105     26975     23451     28905     23775     23927     23514     16919     17205     15011     23737     23206     23443     21110     21512
dram[6]:      23374     23319     23311     23306     28050     23515     30056     23019     16375     16603     14968     16952     21528     23092     22375     21466
dram[7]:      23420     23292     23371     23295     27694     23479     30079     22965     16673     18313     16349     23419     23385     23313     22385     22011
dram[8]:      24072     25515     23378     23272     24170     22573     28039     23411     15814     18036     15403     22689     22501     23581     21550     21091
dram[9]:      24128     25518     23382     23509     25924     22487     28893     23446     15254     15906     15555     22851     23363     23508     21518     19871
dram[10]:      24243     24623     22904     23511     29785     22658     30124     22840     13765     17167     15460     22776     23343     23565     21284     20900
dram[11]:      24136     25522     22885     23532     23601     23565     27231     23468     16641     16562     17795     22903     21158     23510     20316     20377
dram[12]:      29818     22929     23506     27695     23899     22888     29770     23442     13812     16477     29314     23654     23327     23358     21446     21153
dram[13]:      29697     23024     23516     28069     23219     22947     28919     23443     16860     16547     29775     23647     23521     21441     21429     21117
dram[14]:      24207     24652     23403     30116     23670     22912     29789     23554     17332     19740     30076     16868     22846     23425     21403     20820
dram[15]:      23992     24638     23333     29961     24567     22829     27987     23563     16151     16690     30062     22562     23418     23498     21430     21136
dram[16]:      29861     22897     29623     23678     23934     22291     22411     29881     17159     16928     14290     23166     29058     23666     20219     20890
dram[17]:      23825     22868     29384     23682     23978     23016     23499     30119     17385     19100     15380     23165     29779     23673     20868     20728
dram[18]:      24008     22932     28959     23532     30050     22976     23430     28029     16716     17986     14898     22536     29765     23665     20997     20909
dram[19]:      24482     22968     28906     23572     29802     23020     23538     28055     16808     16827     13930     23190     30044     23622     21146     20883
dram[20]:      28947     23656     23689     22899     24126     21187     22703     23048     17747     17229     15387     22887     23517     23381     21663     20694
dram[21]:      29727     24661     23623     22901     24168     22114     23446     22679     16714     16604     23101     23036     23550     23497     21688     20863
dram[22]:      30081     23024     29815     22607     24021     21954     23241     22990     16465     15342     14391     23066     30062     23474     20568     20579
dram[23]:      29697     23139     29825     22564     24119     22668     23239     29723     16235     16799     14306     23121     30075     23617     20838     20878
dram[24]:      30118     23513     30003     22917     23212     23142     23987     23172     16874     17034     17668     14139     22418     22909     19997     20475
dram[25]:      28087     23509     29701     23023     23181     23149     24194     23158     15230     15583     22838     23443     30081     23033     21485     20938
dram[26]:      28953     23613     25053     22947     24140     21768     23910     23046     16329     17955     13872     15492     29623     22986     20629     20355
dram[27]:      28900     23541     25048     22950     24129     22002     24092     23075     17000     17542     22297     23504     20428     23204     20778     20853
dram[28]:      28941     23662     24075     23182     22643     23059     24165     21505     16803     15367     15302     23264     30032     23209     20863     21113
dram[29]:      28940     23726     24091     25479     23092     22676     24185     23155     15689     18090     15158     23287     18836     23108     21238     20898
dram[30]:      30015     23692     24050     24655     22849     22959     24156     21916     15856     17807     14290     16431     22379     23093     21168     20919
dram[31]:      30118     23421     23960     24642     22800     23059     24126     22000     17395     14801     23352     23383     22311     23170     20868     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199094 n_act=15298 n_pre=15282 n_ref_event=0 n_req=31794 n_rd=25838 n_rd_L2_A=0 n_write=0 n_wr_bk=15558 bw_util=0.1611
n_activity=106496 dram_eff=0.3887
bk0: 1703a 203288i bk1: 1664a 202152i bk2: 1558a 208120i bk3: 1604a 204888i bk4: 1533a 209461i bk5: 1523a 209049i bk6: 1554a 203073i bk7: 1516a 205445i bk8: 1697a 203163i bk9: 1631a 203269i bk10: 1663a 204383i bk11: 1638a 204844i bk12: 1654a 204739i bk13: 1621a 204545i bk14: 1614a 204432i bk15: 1665a 201663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518840
Row_Buffer_Locality_read = 0.570052
Row_Buffer_Locality_write = 0.296676
Bank_Level_Parallism = 9.151896
Bank_Level_Parallism_Col = 5.613985
Bank_Level_Parallism_Ready = 2.162793
write_to_read_ratio_blp_rw_average = 0.469757
GrpLevelPara = 2.923113 

BW Util details:
bwutil = 0.161141 
total_CMD = 256893 
util_bw = 41396 
Wasted_Col = 46629 
Wasted_Row = 6553 
Idle = 162315 

BW Util Bottlenecks: 
RCDc_limit = 70758 
RCDWRc_limit = 21901 
WTRc_limit = 27677 
RTWc_limit = 118858 
CCDLc_limit = 24841 
rwq = 0 
CCDLc_limit_alone = 15315 
WTRc_limit_alone = 25215 
RTWc_limit_alone = 111794 

Commands details: 
total_CMD = 256893 
n_nop = 199094 
Read = 25838 
Write = 0 
L2_Alloc = 0 
L2_WB = 15558 
n_act = 15298 
n_pre = 15282 
n_ref = 0 
n_req = 31794 
total_req = 41396 

Dual Bus Interface Util: 
issued_total_row = 30580 
issued_total_col = 41396 
Row_Bus_Util =  0.119038 
CoL_Bus_Util = 0.161141 
Either_Row_CoL_Bus_Util = 0.224993 
Issued_on_Two_Bus_Simul_Util = 0.055186 
issued_two_Eff = 0.245281 
queue_avg = 12.176030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199549 n_act=15121 n_pre=15105 n_ref_event=0 n_req=31594 n_rd=25682 n_rd_L2_A=0 n_write=0 n_wr_bk=15469 bw_util=0.1602
n_activity=105367 dram_eff=0.3905
bk0: 1661a 204944i bk1: 1605a 205490i bk2: 1553a 208355i bk3: 1731a 203366i bk4: 1585a 209478i bk5: 1514a 209891i bk6: 1460a 207208i bk7: 1409a 205654i bk8: 1703a 204741i bk9: 1720a 203802i bk10: 1598a 206749i bk11: 1646a 204055i bk12: 1635a 205497i bk13: 1637a 204821i bk14: 1570a 206235i bk15: 1655a 203026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521396
Row_Buffer_Locality_read = 0.571879
Row_Buffer_Locality_write = 0.302097
Bank_Level_Parallism = 8.950972
Bank_Level_Parallism_Col = 5.462545
Bank_Level_Parallism_Ready = 2.133144
write_to_read_ratio_blp_rw_average = 0.465870
GrpLevelPara = 2.892006 

BW Util details:
bwutil = 0.160187 
total_CMD = 256893 
util_bw = 41151 
Wasted_Col = 47035 
Wasted_Row = 6616 
Idle = 162091 

BW Util Bottlenecks: 
RCDc_limit = 69847 
RCDWRc_limit = 21883 
WTRc_limit = 29443 
RTWc_limit = 111927 
CCDLc_limit = 24817 
rwq = 0 
CCDLc_limit_alone = 15197 
WTRc_limit_alone = 26754 
RTWc_limit_alone = 104996 

Commands details: 
total_CMD = 256893 
n_nop = 199549 
Read = 25682 
Write = 0 
L2_Alloc = 0 
L2_WB = 15469 
n_act = 15121 
n_pre = 15105 
n_ref = 0 
n_req = 31594 
total_req = 41151 

Dual Bus Interface Util: 
issued_total_row = 30226 
issued_total_col = 41151 
Row_Bus_Util =  0.117660 
CoL_Bus_Util = 0.160187 
Either_Row_CoL_Bus_Util = 0.223221 
Issued_on_Two_Bus_Simul_Util = 0.054626 
issued_two_Eff = 0.244716 
queue_avg = 11.589592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199933 n_act=14898 n_pre=14882 n_ref_event=0 n_req=31260 n_rd=25424 n_rd_L2_A=0 n_write=0 n_wr_bk=15394 bw_util=0.1589
n_activity=104616 dram_eff=0.3902
bk0: 1633a 207027i bk1: 1537a 205445i bk2: 1580a 208227i bk3: 1677a 206127i bk4: 1563a 209830i bk5: 1502a 210744i bk6: 1377a 207891i bk7: 1483a 204331i bk8: 1698a 205632i bk9: 1624a 207260i bk10: 1548a 208582i bk11: 1605a 205233i bk12: 1633a 206506i bk13: 1646a 206119i bk14: 1585a 208002i bk15: 1733a 203966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523417
Row_Buffer_Locality_read = 0.576975
Row_Buffer_Locality_write = 0.290096
Bank_Level_Parallism = 8.813195
Bank_Level_Parallism_Col = 5.398074
Bank_Level_Parallism_Ready = 2.125925
write_to_read_ratio_blp_rw_average = 0.460315
GrpLevelPara = 2.868641 

BW Util details:
bwutil = 0.158891 
total_CMD = 256893 
util_bw = 40818 
Wasted_Col = 46708 
Wasted_Row = 6722 
Idle = 162645 

BW Util Bottlenecks: 
RCDc_limit = 69087 
RCDWRc_limit = 21375 
WTRc_limit = 27655 
RTWc_limit = 107956 
CCDLc_limit = 23687 
rwq = 0 
CCDLc_limit_alone = 14574 
WTRc_limit_alone = 25044 
RTWc_limit_alone = 101454 

Commands details: 
total_CMD = 256893 
n_nop = 199933 
Read = 25424 
Write = 0 
L2_Alloc = 0 
L2_WB = 15394 
n_act = 14898 
n_pre = 14882 
n_ref = 0 
n_req = 31260 
total_req = 40818 

Dual Bus Interface Util: 
issued_total_row = 29780 
issued_total_col = 40818 
Row_Bus_Util =  0.115924 
CoL_Bus_Util = 0.158891 
Either_Row_CoL_Bus_Util = 0.221727 
Issued_on_Two_Bus_Simul_Util = 0.053088 
issued_two_Eff = 0.239431 
queue_avg = 10.884321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199086 n_act=15256 n_pre=15240 n_ref_event=0 n_req=31662 n_rd=25725 n_rd_L2_A=0 n_write=0 n_wr_bk=15642 bw_util=0.161
n_activity=106508 dram_eff=0.3884
bk0: 1647a 204570i bk1: 1656a 204446i bk2: 1597a 208650i bk3: 1650a 205459i bk4: 1483a 210223i bk5: 1585a 208843i bk6: 1456a 207469i bk7: 1444a 204542i bk8: 1715a 205200i bk9: 1657a 204826i bk10: 1647a 204387i bk11: 1645a 206783i bk12: 1687a 203824i bk13: 1628a 204910i bk14: 1605a 204644i bk15: 1623a 205165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518161
Row_Buffer_Locality_read = 0.569252
Row_Buffer_Locality_write = 0.296783
Bank_Level_Parallism = 8.935063
Bank_Level_Parallism_Col = 5.452337
Bank_Level_Parallism_Ready = 2.145648
write_to_read_ratio_blp_rw_average = 0.459543
GrpLevelPara = 2.894938 

BW Util details:
bwutil = 0.161028 
total_CMD = 256893 
util_bw = 41367 
Wasted_Col = 46759 
Wasted_Row = 6782 
Idle = 161985 

BW Util Bottlenecks: 
RCDc_limit = 70556 
RCDWRc_limit = 22224 
WTRc_limit = 27138 
RTWc_limit = 112320 
CCDLc_limit = 24157 
rwq = 0 
CCDLc_limit_alone = 14974 
WTRc_limit_alone = 24759 
RTWc_limit_alone = 105516 

Commands details: 
total_CMD = 256893 
n_nop = 199086 
Read = 25725 
Write = 0 
L2_Alloc = 0 
L2_WB = 15642 
n_act = 15256 
n_pre = 15240 
n_ref = 0 
n_req = 31662 
total_req = 41367 

Dual Bus Interface Util: 
issued_total_row = 30496 
issued_total_col = 41367 
Row_Bus_Util =  0.118711 
CoL_Bus_Util = 0.161028 
Either_Row_CoL_Bus_Util = 0.225024 
Issued_on_Two_Bus_Simul_Util = 0.054715 
issued_two_Eff = 0.243154 
queue_avg = 11.436956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.437
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199285 n_act=15226 n_pre=15210 n_ref_event=0 n_req=31479 n_rd=25544 n_rd_L2_A=0 n_write=0 n_wr_bk=15531 bw_util=0.1599
n_activity=105152 dram_eff=0.3906
bk0: 1680a 204120i bk1: 1638a 205091i bk2: 1572a 204488i bk3: 1594a 206766i bk4: 1578a 207874i bk5: 1533a 209382i bk6: 1553a 204753i bk7: 1398a 209043i bk8: 1709a 204757i bk9: 1637a 205146i bk10: 1649a 204493i bk11: 1541a 207663i bk12: 1658a 203884i bk13: 1617a 206436i bk14: 1594a 204561i bk15: 1593a 205595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516312
Row_Buffer_Locality_read = 0.568000
Row_Buffer_Locality_write = 0.293850
Bank_Level_Parallism = 8.943085
Bank_Level_Parallism_Col = 5.447369
Bank_Level_Parallism_Ready = 2.139136
write_to_read_ratio_blp_rw_average = 0.463007
GrpLevelPara = 2.894441 

BW Util details:
bwutil = 0.159891 
total_CMD = 256893 
util_bw = 41075 
Wasted_Col = 47101 
Wasted_Row = 6614 
Idle = 162103 

BW Util Bottlenecks: 
RCDc_limit = 71332 
RCDWRc_limit = 21912 
WTRc_limit = 27857 
RTWc_limit = 110804 
CCDLc_limit = 23962 
rwq = 0 
CCDLc_limit_alone = 14981 
WTRc_limit_alone = 25413 
RTWc_limit_alone = 104267 

Commands details: 
total_CMD = 256893 
n_nop = 199285 
Read = 25544 
Write = 0 
L2_Alloc = 0 
L2_WB = 15531 
n_act = 15226 
n_pre = 15210 
n_ref = 0 
n_req = 31479 
total_req = 41075 

Dual Bus Interface Util: 
issued_total_row = 30436 
issued_total_col = 41075 
Row_Bus_Util =  0.118477 
CoL_Bus_Util = 0.159891 
Either_Row_CoL_Bus_Util = 0.224249 
Issued_on_Two_Bus_Simul_Util = 0.054120 
issued_two_Eff = 0.241338 
queue_avg = 11.268599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=200025 n_act=15001 n_pre=14985 n_ref_event=0 n_req=31152 n_rd=25397 n_rd_L2_A=0 n_write=0 n_wr_bk=15101 bw_util=0.1576
n_activity=107756 dram_eff=0.3758
bk0: 1593a 207946i bk1: 1655a 203499i bk2: 1685a 202990i bk3: 1608a 205189i bk4: 1518a 211313i bk5: 1568a 209473i bk6: 1461a 206557i bk7: 1486a 204768i bk8: 1604a 207186i bk9: 1561a 205966i bk10: 1687a 205985i bk11: 1574a 207833i bk12: 1537a 207645i bk13: 1649a 205182i bk14: 1581a 206547i bk15: 1630a 205693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518458
Row_Buffer_Locality_read = 0.571091
Row_Buffer_Locality_write = 0.286186
Bank_Level_Parallism = 8.728618
Bank_Level_Parallism_Col = 5.404450
Bank_Level_Parallism_Ready = 2.139241
write_to_read_ratio_blp_rw_average = 0.463226
GrpLevelPara = 2.867224 

BW Util details:
bwutil = 0.157645 
total_CMD = 256893 
util_bw = 40498 
Wasted_Col = 47847 
Wasted_Row = 7623 
Idle = 160925 

BW Util Bottlenecks: 
RCDc_limit = 70629 
RCDWRc_limit = 21892 
WTRc_limit = 27597 
RTWc_limit = 111750 
CCDLc_limit = 23485 
rwq = 0 
CCDLc_limit_alone = 14169 
WTRc_limit_alone = 25055 
RTWc_limit_alone = 104976 

Commands details: 
total_CMD = 256893 
n_nop = 200025 
Read = 25397 
Write = 0 
L2_Alloc = 0 
L2_WB = 15101 
n_act = 15001 
n_pre = 14985 
n_ref = 0 
n_req = 31152 
total_req = 40498 

Dual Bus Interface Util: 
issued_total_row = 29986 
issued_total_col = 40498 
Row_Bus_Util =  0.116726 
CoL_Bus_Util = 0.157645 
Either_Row_CoL_Bus_Util = 0.221368 
Issued_on_Two_Bus_Simul_Util = 0.053003 
issued_two_Eff = 0.239432 
queue_avg = 11.300697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=200299 n_act=15015 n_pre=14999 n_ref_event=0 n_req=30977 n_rd=25230 n_rd_L2_A=0 n_write=0 n_wr_bk=15044 bw_util=0.1568
n_activity=106275 dram_eff=0.379
bk0: 1606a 206684i bk1: 1558a 209251i bk2: 1624a 206473i bk3: 1598a 207632i bk4: 1553a 210163i bk5: 1565a 210073i bk6: 1436a 207481i bk7: 1496a 204307i bk8: 1607a 204865i bk9: 1567a 209576i bk10: 1676a 206233i bk11: 1653a 205266i bk12: 1587a 207049i bk13: 1492a 210079i bk14: 1627a 207174i bk15: 1585a 204875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515286
Row_Buffer_Locality_read = 0.567776
Row_Buffer_Locality_write = 0.284844
Bank_Level_Parallism = 8.670552
Bank_Level_Parallism_Col = 5.284572
Bank_Level_Parallism_Ready = 2.090629
write_to_read_ratio_blp_rw_average = 0.452124
GrpLevelPara = 2.836995 

BW Util details:
bwutil = 0.156773 
total_CMD = 256893 
util_bw = 40274 
Wasted_Col = 47521 
Wasted_Row = 7249 
Idle = 161849 

BW Util Bottlenecks: 
RCDc_limit = 70086 
RCDWRc_limit = 21889 
WTRc_limit = 28984 
RTWc_limit = 105054 
CCDLc_limit = 23476 
rwq = 0 
CCDLc_limit_alone = 14586 
WTRc_limit_alone = 26294 
RTWc_limit_alone = 98854 

Commands details: 
total_CMD = 256893 
n_nop = 200299 
Read = 25230 
Write = 0 
L2_Alloc = 0 
L2_WB = 15044 
n_act = 15015 
n_pre = 14999 
n_ref = 0 
n_req = 30977 
total_req = 40274 

Dual Bus Interface Util: 
issued_total_row = 30014 
issued_total_col = 40274 
Row_Bus_Util =  0.116835 
CoL_Bus_Util = 0.156773 
Either_Row_CoL_Bus_Util = 0.220302 
Issued_on_Two_Bus_Simul_Util = 0.053306 
issued_two_Eff = 0.241969 
queue_avg = 10.827037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=198929 n_act=15316 n_pre=15300 n_ref_event=0 n_req=31659 n_rd=25677 n_rd_L2_A=0 n_write=0 n_wr_bk=15611 bw_util=0.1607
n_activity=106155 dram_eff=0.3889
bk0: 1617a 204757i bk1: 1605a 204956i bk2: 1566a 205709i bk3: 1638a 205055i bk4: 1541a 207461i bk5: 1553a 209162i bk6: 1479a 203073i bk7: 1578a 202800i bk8: 1586a 204794i bk9: 1631a 205199i bk10: 1662a 204388i bk11: 1685a 203516i bk12: 1615a 204760i bk13: 1608a 206786i bk14: 1659a 203870i bk15: 1654a 203503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516220
Row_Buffer_Locality_read = 0.565097
Row_Buffer_Locality_write = 0.306419
Bank_Level_Parallism = 9.053904
Bank_Level_Parallism_Col = 5.541963
Bank_Level_Parallism_Ready = 2.178962
write_to_read_ratio_blp_rw_average = 0.461889
GrpLevelPara = 2.917110 

BW Util details:
bwutil = 0.160721 
total_CMD = 256893 
util_bw = 41288 
Wasted_Col = 47230 
Wasted_Row = 6707 
Idle = 161668 

BW Util Bottlenecks: 
RCDc_limit = 71914 
RCDWRc_limit = 22122 
WTRc_limit = 29203 
RTWc_limit = 114424 
CCDLc_limit = 24509 
rwq = 0 
CCDLc_limit_alone = 15099 
WTRc_limit_alone = 26533 
RTWc_limit_alone = 107684 

Commands details: 
total_CMD = 256893 
n_nop = 198929 
Read = 25677 
Write = 0 
L2_Alloc = 0 
L2_WB = 15611 
n_act = 15316 
n_pre = 15300 
n_ref = 0 
n_req = 31659 
total_req = 41288 

Dual Bus Interface Util: 
issued_total_row = 30616 
issued_total_col = 41288 
Row_Bus_Util =  0.119178 
CoL_Bus_Util = 0.160721 
Either_Row_CoL_Bus_Util = 0.225635 
Issued_on_Two_Bus_Simul_Util = 0.054264 
issued_two_Eff = 0.240494 
queue_avg = 11.927293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9273
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199929 n_act=15070 n_pre=15054 n_ref_event=0 n_req=31013 n_rd=25131 n_rd_L2_A=0 n_write=0 n_wr_bk=15366 bw_util=0.1576
n_activity=106037 dram_eff=0.3819
bk0: 1583a 205456i bk1: 1549a 206001i bk2: 1621a 205870i bk3: 1581a 205966i bk4: 1633a 206404i bk5: 1492a 210933i bk6: 1494a 207257i bk7: 1417a 205688i bk8: 1559a 206338i bk9: 1637a 205517i bk10: 1600a 208319i bk11: 1642a 206668i bk12: 1583a 206222i bk13: 1536a 208196i bk14: 1585a 206288i bk15: 1619a 206255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514075
Row_Buffer_Locality_read = 0.568780
Row_Buffer_Locality_write = 0.280347
Bank_Level_Parallism = 8.791184
Bank_Level_Parallism_Col = 5.361255
Bank_Level_Parallism_Ready = 2.134726
write_to_read_ratio_blp_rw_average = 0.456220
GrpLevelPara = 2.850465 

BW Util details:
bwutil = 0.157642 
total_CMD = 256893 
util_bw = 40497 
Wasted_Col = 47261 
Wasted_Row = 7101 
Idle = 162034 

BW Util Bottlenecks: 
RCDc_limit = 69385 
RCDWRc_limit = 22515 
WTRc_limit = 27367 
RTWc_limit = 108936 
CCDLc_limit = 23245 
rwq = 0 
CCDLc_limit_alone = 14275 
WTRc_limit_alone = 24898 
RTWc_limit_alone = 102435 

Commands details: 
total_CMD = 256893 
n_nop = 199929 
Read = 25131 
Write = 0 
L2_Alloc = 0 
L2_WB = 15366 
n_act = 15070 
n_pre = 15054 
n_ref = 0 
n_req = 31013 
total_req = 40497 

Dual Bus Interface Util: 
issued_total_row = 30124 
issued_total_col = 40497 
Row_Bus_Util =  0.117263 
CoL_Bus_Util = 0.157642 
Either_Row_CoL_Bus_Util = 0.221742 
Issued_on_Two_Bus_Simul_Util = 0.053162 
issued_two_Eff = 0.239748 
queue_avg = 10.770123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7701
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199782 n_act=14996 n_pre=14980 n_ref_event=0 n_req=31248 n_rd=25366 n_rd_L2_A=0 n_write=0 n_wr_bk=15377 bw_util=0.1586
n_activity=106263 dram_eff=0.3834
bk0: 1600a 207204i bk1: 1665a 204712i bk2: 1593a 207342i bk3: 1607a 205862i bk4: 1578a 209891i bk5: 1488a 210616i bk6: 1459a 208067i bk7: 1389a 206507i bk8: 1603a 207272i bk9: 1668a 207654i bk10: 1607a 206189i bk11: 1551a 207953i bk12: 1636a 203613i bk13: 1672a 204747i bk14: 1621a 206233i bk15: 1629a 204500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520097
Row_Buffer_Locality_read = 0.571592
Row_Buffer_Locality_write = 0.298028
Bank_Level_Parallism = 8.773115
Bank_Level_Parallism_Col = 5.414334
Bank_Level_Parallism_Ready = 2.133323
write_to_read_ratio_blp_rw_average = 0.467126
GrpLevelPara = 2.883771 

BW Util details:
bwutil = 0.158599 
total_CMD = 256893 
util_bw = 40743 
Wasted_Col = 47161 
Wasted_Row = 7065 
Idle = 161924 

BW Util Bottlenecks: 
RCDc_limit = 70669 
RCDWRc_limit = 22005 
WTRc_limit = 27462 
RTWc_limit = 111936 
CCDLc_limit = 23621 
rwq = 0 
CCDLc_limit_alone = 14311 
WTRc_limit_alone = 24953 
RTWc_limit_alone = 105135 

Commands details: 
total_CMD = 256893 
n_nop = 199782 
Read = 25366 
Write = 0 
L2_Alloc = 0 
L2_WB = 15377 
n_act = 14996 
n_pre = 14980 
n_ref = 0 
n_req = 31248 
total_req = 40743 

Dual Bus Interface Util: 
issued_total_row = 29976 
issued_total_col = 40743 
Row_Bus_Util =  0.116687 
CoL_Bus_Util = 0.158599 
Either_Row_CoL_Bus_Util = 0.222314 
Issued_on_Two_Bus_Simul_Util = 0.052971 
issued_two_Eff = 0.238273 
queue_avg = 11.253903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2539
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199839 n_act=15157 n_pre=15141 n_ref_event=0 n_req=31213 n_rd=25309 n_rd_L2_A=0 n_write=0 n_wr_bk=15368 bw_util=0.1583
n_activity=104556 dram_eff=0.389
bk0: 1632a 205025i bk1: 1597a 204885i bk2: 1633a 205029i bk3: 1589a 206861i bk4: 1579a 209716i bk5: 1502a 209919i bk6: 1430a 207116i bk7: 1402a 206983i bk8: 1643a 204024i bk9: 1540a 206496i bk10: 1579a 207422i bk11: 1778a 202122i bk12: 1554a 205300i bk13: 1674a 205040i bk14: 1579a 205995i bk15: 1598a 205409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514401
Row_Buffer_Locality_read = 0.567032
Row_Buffer_Locality_write = 0.288787
Bank_Level_Parallism = 8.982708
Bank_Level_Parallism_Col = 5.475471
Bank_Level_Parallism_Ready = 2.090493
write_to_read_ratio_blp_rw_average = 0.464844
GrpLevelPara = 2.912021 

BW Util details:
bwutil = 0.158342 
total_CMD = 256893 
util_bw = 40677 
Wasted_Col = 46447 
Wasted_Row = 6852 
Idle = 162917 

BW Util Bottlenecks: 
RCDc_limit = 70315 
RCDWRc_limit = 22369 
WTRc_limit = 27287 
RTWc_limit = 112042 
CCDLc_limit = 23985 
rwq = 0 
CCDLc_limit_alone = 14917 
WTRc_limit_alone = 24907 
RTWc_limit_alone = 105354 

Commands details: 
total_CMD = 256893 
n_nop = 199839 
Read = 25309 
Write = 0 
L2_Alloc = 0 
L2_WB = 15368 
n_act = 15157 
n_pre = 15141 
n_ref = 0 
n_req = 31213 
total_req = 40677 

Dual Bus Interface Util: 
issued_total_row = 30298 
issued_total_col = 40677 
Row_Bus_Util =  0.117940 
CoL_Bus_Util = 0.158342 
Either_Row_CoL_Bus_Util = 0.222092 
Issued_on_Two_Bus_Simul_Util = 0.054190 
issued_two_Eff = 0.243997 
queue_avg = 11.330717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3307
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199763 n_act=15047 n_pre=15031 n_ref_event=0 n_req=31395 n_rd=25542 n_rd_L2_A=0 n_write=0 n_wr_bk=15313 bw_util=0.159
n_activity=105223 dram_eff=0.3883
bk0: 1704a 204206i bk1: 1593a 205724i bk2: 1706a 203561i bk3: 1645a 205523i bk4: 1541a 210399i bk5: 1534a 209258i bk6: 1429a 206119i bk7: 1609a 201884i bk8: 1562a 206862i bk9: 1622a 203600i bk10: 1688a 204418i bk11: 1645a 205769i bk12: 1523a 208048i bk13: 1598a 205858i bk14: 1584a 205634i bk15: 1559a 207110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520720
Row_Buffer_Locality_read = 0.568749
Row_Buffer_Locality_write = 0.311123
Bank_Level_Parallism = 8.995798
Bank_Level_Parallism_Col = 5.504686
Bank_Level_Parallism_Ready = 2.150728
write_to_read_ratio_blp_rw_average = 0.459952
GrpLevelPara = 2.896223 

BW Util details:
bwutil = 0.159035 
total_CMD = 256893 
util_bw = 40855 
Wasted_Col = 46711 
Wasted_Row = 6668 
Idle = 162659 

BW Util Bottlenecks: 
RCDc_limit = 70751 
RCDWRc_limit = 21412 
WTRc_limit = 27467 
RTWc_limit = 113661 
CCDLc_limit = 23779 
rwq = 0 
CCDLc_limit_alone = 14489 
WTRc_limit_alone = 24897 
RTWc_limit_alone = 106941 

Commands details: 
total_CMD = 256893 
n_nop = 199763 
Read = 25542 
Write = 0 
L2_Alloc = 0 
L2_WB = 15313 
n_act = 15047 
n_pre = 15031 
n_ref = 0 
n_req = 31395 
total_req = 40855 

Dual Bus Interface Util: 
issued_total_row = 30078 
issued_total_col = 40855 
Row_Bus_Util =  0.117084 
CoL_Bus_Util = 0.159035 
Either_Row_CoL_Bus_Util = 0.222388 
Issued_on_Two_Bus_Simul_Util = 0.053731 
issued_two_Eff = 0.241607 
queue_avg = 11.449167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4492
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199868 n_act=15078 n_pre=15062 n_ref_event=0 n_req=31237 n_rd=25436 n_rd_L2_A=0 n_write=0 n_wr_bk=15224 bw_util=0.1583
n_activity=106463 dram_eff=0.3819
bk0: 1543a 208404i bk1: 1608a 206783i bk2: 1613a 206430i bk3: 1620a 206023i bk4: 1571a 208989i bk5: 1547a 209913i bk6: 1451a 206966i bk7: 1490a 207325i bk8: 1610a 206005i bk9: 1688a 205811i bk10: 1662a 204346i bk11: 1631a 206939i bk12: 1672a 204398i bk13: 1559a 208185i bk14: 1600a 207777i bk15: 1571a 206660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517303
Row_Buffer_Locality_read = 0.570687
Row_Buffer_Locality_write = 0.283227
Bank_Level_Parallism = 8.662609
Bank_Level_Parallism_Col = 5.306062
Bank_Level_Parallism_Ready = 2.101230
write_to_read_ratio_blp_rw_average = 0.458765
GrpLevelPara = 2.852880 

BW Util details:
bwutil = 0.158276 
total_CMD = 256893 
util_bw = 40660 
Wasted_Col = 47582 
Wasted_Row = 7638 
Idle = 161013 

BW Util Bottlenecks: 
RCDc_limit = 70499 
RCDWRc_limit = 22312 
WTRc_limit = 27117 
RTWc_limit = 108699 
CCDLc_limit = 23538 
rwq = 0 
CCDLc_limit_alone = 14624 
WTRc_limit_alone = 24650 
RTWc_limit_alone = 102252 

Commands details: 
total_CMD = 256893 
n_nop = 199868 
Read = 25436 
Write = 0 
L2_Alloc = 0 
L2_WB = 15224 
n_act = 15078 
n_pre = 15062 
n_ref = 0 
n_req = 31237 
total_req = 40660 

Dual Bus Interface Util: 
issued_total_row = 30140 
issued_total_col = 40660 
Row_Bus_Util =  0.117325 
CoL_Bus_Util = 0.158276 
Either_Row_CoL_Bus_Util = 0.221980 
Issued_on_Two_Bus_Simul_Util = 0.053622 
issued_two_Eff = 0.241561 
queue_avg = 11.089138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0891
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=200331 n_act=14833 n_pre=14817 n_ref_event=0 n_req=30896 n_rd=25106 n_rd_L2_A=0 n_write=0 n_wr_bk=15245 bw_util=0.1571
n_activity=104660 dram_eff=0.3855
bk0: 1632a 207747i bk1: 1577a 205439i bk2: 1617a 206947i bk3: 1725a 204211i bk4: 1528a 208878i bk5: 1483a 211527i bk6: 1444a 206579i bk7: 1464a 204887i bk8: 1576a 206448i bk9: 1511a 206929i bk10: 1593a 209386i bk11: 1575a 207490i bk12: 1602a 206837i bk13: 1612a 204855i bk14: 1627a 205020i bk15: 1540a 206225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519906
Row_Buffer_Locality_read = 0.571457
Row_Buffer_Locality_write = 0.296373
Bank_Level_Parallism = 8.847301
Bank_Level_Parallism_Col = 5.443946
Bank_Level_Parallism_Ready = 2.132289
write_to_read_ratio_blp_rw_average = 0.461783
GrpLevelPara = 2.872106 

BW Util details:
bwutil = 0.157073 
total_CMD = 256893 
util_bw = 40351 
Wasted_Col = 46856 
Wasted_Row = 6808 
Idle = 162878 

BW Util Bottlenecks: 
RCDc_limit = 69376 
RCDWRc_limit = 21603 
WTRc_limit = 27371 
RTWc_limit = 111514 
CCDLc_limit = 23567 
rwq = 0 
CCDLc_limit_alone = 14530 
WTRc_limit_alone = 24917 
RTWc_limit_alone = 104931 

Commands details: 
total_CMD = 256893 
n_nop = 200331 
Read = 25106 
Write = 0 
L2_Alloc = 0 
L2_WB = 15245 
n_act = 14833 
n_pre = 14817 
n_ref = 0 
n_req = 30896 
total_req = 40351 

Dual Bus Interface Util: 
issued_total_row = 29650 
issued_total_col = 40351 
Row_Bus_Util =  0.115418 
CoL_Bus_Util = 0.157073 
Either_Row_CoL_Bus_Util = 0.220177 
Issued_on_Two_Bus_Simul_Util = 0.052314 
issued_two_Eff = 0.237598 
queue_avg = 11.073696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0737
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=198669 n_act=15439 n_pre=15423 n_ref_event=0 n_req=32304 n_rd=26370 n_rd_L2_A=0 n_write=0 n_wr_bk=15575 bw_util=0.1633
n_activity=105316 dram_eff=0.3983
bk0: 1681a 202969i bk1: 1696a 201168i bk2: 1653a 203223i bk3: 1680a 205048i bk4: 1512a 205381i bk5: 1573a 206185i bk6: 1525a 203346i bk7: 1584a 201406i bk8: 1604a 202740i bk9: 1731a 200233i bk10: 1719a 203048i bk11: 1664a 201940i bk12: 1677a 203034i bk13: 1644a 201001i bk14: 1697a 202054i bk15: 1730a 200130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522072
Row_Buffer_Locality_read = 0.568563
Row_Buffer_Locality_write = 0.315470
Bank_Level_Parallism = 9.492161
Bank_Level_Parallism_Col = 5.868504
Bank_Level_Parallism_Ready = 2.221791
write_to_read_ratio_blp_rw_average = 0.466032
GrpLevelPara = 3.006663 

BW Util details:
bwutil = 0.163278 
total_CMD = 256893 
util_bw = 41945 
Wasted_Col = 46224 
Wasted_Row = 6613 
Idle = 162111 

BW Util Bottlenecks: 
RCDc_limit = 72478 
RCDWRc_limit = 21352 
WTRc_limit = 30580 
RTWc_limit = 123562 
CCDLc_limit = 25260 
rwq = 0 
CCDLc_limit_alone = 14696 
WTRc_limit_alone = 27595 
RTWc_limit_alone = 115983 

Commands details: 
total_CMD = 256893 
n_nop = 198669 
Read = 26370 
Write = 0 
L2_Alloc = 0 
L2_WB = 15575 
n_act = 15439 
n_pre = 15423 
n_ref = 0 
n_req = 32304 
total_req = 41945 

Dual Bus Interface Util: 
issued_total_row = 30862 
issued_total_col = 41945 
Row_Bus_Util =  0.120136 
CoL_Bus_Util = 0.163278 
Either_Row_CoL_Bus_Util = 0.226647 
Issued_on_Two_Bus_Simul_Util = 0.056767 
issued_two_Eff = 0.250464 
queue_avg = 13.557443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5574
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199064 n_act=15333 n_pre=15317 n_ref_event=0 n_req=31535 n_rd=25567 n_rd_L2_A=0 n_write=0 n_wr_bk=15548 bw_util=0.16
n_activity=104552 dram_eff=0.3932
bk0: 1646a 203451i bk1: 1549a 205159i bk2: 1597a 206135i bk3: 1712a 203324i bk4: 1565a 207692i bk5: 1624a 207819i bk6: 1422a 205294i bk7: 1536a 201961i bk8: 1579a 204901i bk9: 1693a 203487i bk10: 1578a 207064i bk11: 1638a 207218i bk12: 1637a 205033i bk13: 1566a 205458i bk14: 1601a 205441i bk15: 1624a 204016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513778
Row_Buffer_Locality_read = 0.566433
Row_Buffer_Locality_write = 0.288204
Bank_Level_Parallism = 9.115692
Bank_Level_Parallism_Col = 5.530997
Bank_Level_Parallism_Ready = 2.119397
write_to_read_ratio_blp_rw_average = 0.467092
GrpLevelPara = 2.928743 

BW Util details:
bwutil = 0.160047 
total_CMD = 256893 
util_bw = 41115 
Wasted_Col = 46765 
Wasted_Row = 6284 
Idle = 162729 

BW Util Bottlenecks: 
RCDc_limit = 71319 
RCDWRc_limit = 22780 
WTRc_limit = 28042 
RTWc_limit = 118161 
CCDLc_limit = 24043 
rwq = 0 
CCDLc_limit_alone = 14909 
WTRc_limit_alone = 25525 
RTWc_limit_alone = 111544 

Commands details: 
total_CMD = 256893 
n_nop = 199064 
Read = 25567 
Write = 0 
L2_Alloc = 0 
L2_WB = 15548 
n_act = 15333 
n_pre = 15317 
n_ref = 0 
n_req = 31535 
total_req = 41115 

Dual Bus Interface Util: 
issued_total_row = 30650 
issued_total_col = 41115 
Row_Bus_Util =  0.119310 
CoL_Bus_Util = 0.160047 
Either_Row_CoL_Bus_Util = 0.225109 
Issued_on_Two_Bus_Simul_Util = 0.054248 
issued_two_Eff = 0.240986 
queue_avg = 11.726384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7264
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199350 n_act=15187 n_pre=15171 n_ref_event=0 n_req=31580 n_rd=25650 n_rd_L2_A=0 n_write=0 n_wr_bk=15575 bw_util=0.1605
n_activity=104598 dram_eff=0.3941
bk0: 1642a 204770i bk1: 1706a 202428i bk2: 1594a 206762i bk3: 1663a 204966i bk4: 1529a 208644i bk5: 1519a 209027i bk6: 1424a 207225i bk7: 1459a 205671i bk8: 1559a 206806i bk9: 1641a 204584i bk10: 1710a 204651i bk11: 1637a 204117i bk12: 1530a 206673i bk13: 1647a 204573i bk14: 1627a 203243i bk15: 1763a 203916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519094
Row_Buffer_Locality_read = 0.572554
Row_Buffer_Locality_write = 0.287858
Bank_Level_Parallism = 9.084363
Bank_Level_Parallism_Col = 5.566701
Bank_Level_Parallism_Ready = 2.158957
write_to_read_ratio_blp_rw_average = 0.469006
GrpLevelPara = 2.936479 

BW Util details:
bwutil = 0.160475 
total_CMD = 256893 
util_bw = 41225 
Wasted_Col = 46395 
Wasted_Row = 6367 
Idle = 162906 

BW Util Bottlenecks: 
RCDc_limit = 70551 
RCDWRc_limit = 22331 
WTRc_limit = 26985 
RTWc_limit = 118285 
CCDLc_limit = 24187 
rwq = 0 
CCDLc_limit_alone = 14929 
WTRc_limit_alone = 24652 
RTWc_limit_alone = 111360 

Commands details: 
total_CMD = 256893 
n_nop = 199350 
Read = 25650 
Write = 0 
L2_Alloc = 0 
L2_WB = 15575 
n_act = 15187 
n_pre = 15171 
n_ref = 0 
n_req = 31580 
total_req = 41225 

Dual Bus Interface Util: 
issued_total_row = 30358 
issued_total_col = 41225 
Row_Bus_Util =  0.118174 
CoL_Bus_Util = 0.160475 
Either_Row_CoL_Bus_Util = 0.223996 
Issued_on_Two_Bus_Simul_Util = 0.054653 
issued_two_Eff = 0.243991 
queue_avg = 11.678543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6785
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199298 n_act=15206 n_pre=15190 n_ref_event=0 n_req=31403 n_rd=25547 n_rd_L2_A=0 n_write=0 n_wr_bk=15469 bw_util=0.1597
n_activity=106425 dram_eff=0.3854
bk0: 1677a 204091i bk1: 1643a 206679i bk2: 1646a 203265i bk3: 1612a 207640i bk4: 1431a 210031i bk5: 1604a 206121i bk6: 1419a 204310i bk7: 1514a 204564i bk8: 1597a 206649i bk9: 1624a 204385i bk10: 1607a 206201i bk11: 1644a 204740i bk12: 1618a 206476i bk13: 1599a 206015i bk14: 1701a 202400i bk15: 1611a 204679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515779
Row_Buffer_Locality_read = 0.565898
Row_Buffer_Locality_write = 0.297131
Bank_Level_Parallism = 8.954882
Bank_Level_Parallism_Col = 5.513925
Bank_Level_Parallism_Ready = 2.136020
write_to_read_ratio_blp_rw_average = 0.463598
GrpLevelPara = 2.904635 

BW Util details:
bwutil = 0.159662 
total_CMD = 256893 
util_bw = 41016 
Wasted_Col = 47111 
Wasted_Row = 7178 
Idle = 161588 

BW Util Bottlenecks: 
RCDc_limit = 71398 
RCDWRc_limit = 22051 
WTRc_limit = 27847 
RTWc_limit = 115020 
CCDLc_limit = 24733 
rwq = 0 
CCDLc_limit_alone = 15068 
WTRc_limit_alone = 25132 
RTWc_limit_alone = 108070 

Commands details: 
total_CMD = 256893 
n_nop = 199298 
Read = 25547 
Write = 0 
L2_Alloc = 0 
L2_WB = 15469 
n_act = 15206 
n_pre = 15190 
n_ref = 0 
n_req = 31403 
total_req = 41016 

Dual Bus Interface Util: 
issued_total_row = 30396 
issued_total_col = 41016 
Row_Bus_Util =  0.118322 
CoL_Bus_Util = 0.159662 
Either_Row_CoL_Bus_Util = 0.224198 
Issued_on_Two_Bus_Simul_Util = 0.053785 
issued_two_Eff = 0.239899 
queue_avg = 11.854706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8547
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199596 n_act=15215 n_pre=15199 n_ref_event=0 n_req=31124 n_rd=25245 n_rd_L2_A=0 n_write=0 n_wr_bk=15365 bw_util=0.1581
n_activity=104888 dram_eff=0.3872
bk0: 1601a 205371i bk1: 1605a 205065i bk2: 1583a 207136i bk3: 1633a 204968i bk4: 1498a 209009i bk5: 1591a 208626i bk6: 1312a 208042i bk7: 1420a 204747i bk8: 1628a 205982i bk9: 1590a 207699i bk10: 1692a 207640i bk11: 1634a 204685i bk12: 1728a 203401i bk13: 1590a 207469i bk14: 1537a 206822i bk15: 1603a 205884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511149
Row_Buffer_Locality_read = 0.564032
Row_Buffer_Locality_write = 0.284062
Bank_Level_Parallism = 8.889777
Bank_Level_Parallism_Col = 5.396986
Bank_Level_Parallism_Ready = 2.115046
write_to_read_ratio_blp_rw_average = 0.460322
GrpLevelPara = 2.884887 

BW Util details:
bwutil = 0.158081 
total_CMD = 256893 
util_bw = 40610 
Wasted_Col = 47079 
Wasted_Row = 6674 
Idle = 162530 

BW Util Bottlenecks: 
RCDc_limit = 71301 
RCDWRc_limit = 22328 
WTRc_limit = 28826 
RTWc_limit = 107815 
CCDLc_limit = 24148 
rwq = 0 
CCDLc_limit_alone = 14823 
WTRc_limit_alone = 26205 
RTWc_limit_alone = 101111 

Commands details: 
total_CMD = 256893 
n_nop = 199596 
Read = 25245 
Write = 0 
L2_Alloc = 0 
L2_WB = 15365 
n_act = 15215 
n_pre = 15199 
n_ref = 0 
n_req = 31124 
total_req = 40610 

Dual Bus Interface Util: 
issued_total_row = 30414 
issued_total_col = 40610 
Row_Bus_Util =  0.118392 
CoL_Bus_Util = 0.158081 
Either_Row_CoL_Bus_Util = 0.223038 
Issued_on_Two_Bus_Simul_Util = 0.053435 
issued_two_Eff = 0.239576 
queue_avg = 11.238006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.238
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199224 n_act=15244 n_pre=15228 n_ref_event=0 n_req=31571 n_rd=25583 n_rd_L2_A=0 n_write=0 n_wr_bk=15622 bw_util=0.1604
n_activity=105723 dram_eff=0.3897
bk0: 1652a 205746i bk1: 1617a 204149i bk2: 1610a 204273i bk3: 1646a 204649i bk4: 1460a 211868i bk5: 1541a 209013i bk6: 1463a 205362i bk7: 1548a 204628i bk8: 1683a 203062i bk9: 1701a 204018i bk10: 1626a 205291i bk11: 1631a 205519i bk12: 1598a 206770i bk13: 1557a 206438i bk14: 1705a 203660i bk15: 1545a 205254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517152
Row_Buffer_Locality_read = 0.566978
Row_Buffer_Locality_write = 0.304275
Bank_Level_Parallism = 9.008214
Bank_Level_Parallism_Col = 5.512350
Bank_Level_Parallism_Ready = 2.137386
write_to_read_ratio_blp_rw_average = 0.464744
GrpLevelPara = 2.923666 

BW Util details:
bwutil = 0.160398 
total_CMD = 256893 
util_bw = 41205 
Wasted_Col = 46401 
Wasted_Row = 6992 
Idle = 162295 

BW Util Bottlenecks: 
RCDc_limit = 70724 
RCDWRc_limit = 21960 
WTRc_limit = 28961 
RTWc_limit = 111798 
CCDLc_limit = 23741 
rwq = 0 
CCDLc_limit_alone = 14470 
WTRc_limit_alone = 26423 
RTWc_limit_alone = 105065 

Commands details: 
total_CMD = 256893 
n_nop = 199224 
Read = 25583 
Write = 0 
L2_Alloc = 0 
L2_WB = 15622 
n_act = 15244 
n_pre = 15228 
n_ref = 0 
n_req = 31571 
total_req = 41205 

Dual Bus Interface Util: 
issued_total_row = 30472 
issued_total_col = 41205 
Row_Bus_Util =  0.118617 
CoL_Bus_Util = 0.160398 
Either_Row_CoL_Bus_Util = 0.224486 
Issued_on_Two_Bus_Simul_Util = 0.054529 
issued_two_Eff = 0.242903 
queue_avg = 11.898561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8986
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=198167 n_act=15622 n_pre=15606 n_ref_event=0 n_req=32418 n_rd=26356 n_rd_L2_A=0 n_write=0 n_wr_bk=15854 bw_util=0.1643
n_activity=105909 dram_eff=0.3985
bk0: 1717a 201558i bk1: 1603a 204286i bk2: 1620a 202531i bk3: 1686a 201718i bk4: 1621a 205052i bk5: 1554a 208693i bk6: 1561a 200718i bk7: 1472a 203453i bk8: 1687a 201329i bk9: 1745a 200396i bk10: 1678a 203879i bk11: 1747a 202894i bk12: 1620a 203393i bk13: 1663a 201780i bk14: 1645a 201474i bk15: 1737a 200350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518107
Row_Buffer_Locality_read = 0.564236
Row_Buffer_Locality_write = 0.317552
Bank_Level_Parallism = 9.488155
Bank_Level_Parallism_Col = 5.792187
Bank_Level_Parallism_Ready = 2.179720
write_to_read_ratio_blp_rw_average = 0.469049
GrpLevelPara = 2.982658 

BW Util details:
bwutil = 0.164310 
total_CMD = 256893 
util_bw = 42210 
Wasted_Col = 46117 
Wasted_Row = 6444 
Idle = 162122 

BW Util Bottlenecks: 
RCDc_limit = 72841 
RCDWRc_limit = 21485 
WTRc_limit = 28333 
RTWc_limit = 122777 
CCDLc_limit = 25281 
rwq = 0 
CCDLc_limit_alone = 15239 
WTRc_limit_alone = 25782 
RTWc_limit_alone = 115286 

Commands details: 
total_CMD = 256893 
n_nop = 198167 
Read = 26356 
Write = 0 
L2_Alloc = 0 
L2_WB = 15854 
n_act = 15622 
n_pre = 15606 
n_ref = 0 
n_req = 32418 
total_req = 42210 

Dual Bus Interface Util: 
issued_total_row = 31228 
issued_total_col = 42210 
Row_Bus_Util =  0.121560 
CoL_Bus_Util = 0.164310 
Either_Row_CoL_Bus_Util = 0.228601 
Issued_on_Two_Bus_Simul_Util = 0.057269 
issued_two_Eff = 0.250519 
queue_avg = 13.234939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2349
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199131 n_act=15277 n_pre=15261 n_ref_event=0 n_req=31511 n_rd=25543 n_rd_L2_A=0 n_write=0 n_wr_bk=15679 bw_util=0.1605
n_activity=105190 dram_eff=0.3919
bk0: 1616a 206381i bk1: 1597a 205448i bk2: 1636a 204666i bk3: 1590a 206583i bk4: 1463a 210050i bk5: 1530a 206840i bk6: 1569a 204131i bk7: 1405a 206899i bk8: 1646a 204331i bk9: 1617a 206884i bk10: 1685a 203354i bk11: 1762a 203192i bk12: 1663a 204911i bk13: 1578a 207531i bk14: 1612a 205907i bk15: 1574a 206313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515185
Row_Buffer_Locality_read = 0.566261
Row_Buffer_Locality_write = 0.296582
Bank_Level_Parallism = 9.001358
Bank_Level_Parallism_Col = 5.466950
Bank_Level_Parallism_Ready = 2.127165
write_to_read_ratio_blp_rw_average = 0.457630
GrpLevelPara = 2.918096 

BW Util details:
bwutil = 0.160464 
total_CMD = 256893 
util_bw = 41222 
Wasted_Col = 46339 
Wasted_Row = 6689 
Idle = 162643 

BW Util Bottlenecks: 
RCDc_limit = 70920 
RCDWRc_limit = 22184 
WTRc_limit = 28298 
RTWc_limit = 110546 
CCDLc_limit = 23644 
rwq = 0 
CCDLc_limit_alone = 14496 
WTRc_limit_alone = 25797 
RTWc_limit_alone = 103899 

Commands details: 
total_CMD = 256893 
n_nop = 199131 
Read = 25543 
Write = 0 
L2_Alloc = 0 
L2_WB = 15679 
n_act = 15277 
n_pre = 15261 
n_ref = 0 
n_req = 31511 
total_req = 41222 

Dual Bus Interface Util: 
issued_total_row = 30538 
issued_total_col = 41222 
Row_Bus_Util =  0.118874 
CoL_Bus_Util = 0.160464 
Either_Row_CoL_Bus_Util = 0.224848 
Issued_on_Two_Bus_Simul_Util = 0.054490 
issued_two_Eff = 0.242339 
queue_avg = 11.444551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4446
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199200 n_act=15242 n_pre=15226 n_ref_event=0 n_req=31508 n_rd=25555 n_rd_L2_A=0 n_write=0 n_wr_bk=15570 bw_util=0.1601
n_activity=106936 dram_eff=0.3846
bk0: 1621a 204915i bk1: 1594a 206010i bk2: 1626a 205900i bk3: 1657a 205445i bk4: 1504a 209179i bk5: 1497a 207877i bk6: 1474a 206978i bk7: 1523a 203197i bk8: 1656a 204266i bk9: 1650a 204423i bk10: 1581a 206983i bk11: 1671a 202857i bk12: 1591a 206822i bk13: 1629a 205399i bk14: 1615a 205296i bk15: 1666a 205504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516250
Row_Buffer_Locality_read = 0.569673
Row_Buffer_Locality_write = 0.286914
Bank_Level_Parallism = 8.899658
Bank_Level_Parallism_Col = 5.457620
Bank_Level_Parallism_Ready = 2.111416
write_to_read_ratio_blp_rw_average = 0.469275
GrpLevelPara = 2.892137 

BW Util details:
bwutil = 0.160086 
total_CMD = 256893 
util_bw = 41125 
Wasted_Col = 47432 
Wasted_Row = 7036 
Idle = 161300 

BW Util Bottlenecks: 
RCDc_limit = 70923 
RCDWRc_limit = 22780 
WTRc_limit = 28186 
RTWc_limit = 115461 
CCDLc_limit = 24411 
rwq = 0 
CCDLc_limit_alone = 15245 
WTRc_limit_alone = 25671 
RTWc_limit_alone = 108810 

Commands details: 
total_CMD = 256893 
n_nop = 199200 
Read = 25555 
Write = 0 
L2_Alloc = 0 
L2_WB = 15570 
n_act = 15242 
n_pre = 15226 
n_ref = 0 
n_req = 31508 
total_req = 41125 

Dual Bus Interface Util: 
issued_total_row = 30468 
issued_total_col = 41125 
Row_Bus_Util =  0.118602 
CoL_Bus_Util = 0.160086 
Either_Row_CoL_Bus_Util = 0.224580 
Issued_on_Two_Bus_Simul_Util = 0.054108 
issued_two_Eff = 0.240930 
queue_avg = 11.293566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2936
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199812 n_act=15075 n_pre=15059 n_ref_event=0 n_req=31131 n_rd=25289 n_rd_L2_A=0 n_write=0 n_wr_bk=15264 bw_util=0.1579
n_activity=105501 dram_eff=0.3844
bk0: 1631a 203726i bk1: 1646a 204516i bk2: 1709a 204926i bk3: 1604a 206706i bk4: 1524a 208386i bk5: 1523a 208453i bk6: 1503a 204310i bk7: 1481a 205651i bk8: 1605a 205727i bk9: 1606a 205005i bk10: 1610a 208417i bk11: 1589a 207028i bk12: 1541a 207125i bk13: 1529a 206692i bk14: 1572a 208972i bk15: 1616a 205869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515756
Row_Buffer_Locality_read = 0.569536
Row_Buffer_Locality_write = 0.282951
Bank_Level_Parallism = 8.893394
Bank_Level_Parallism_Col = 5.448449
Bank_Level_Parallism_Ready = 2.144280
write_to_read_ratio_blp_rw_average = 0.461964
GrpLevelPara = 2.896345 

BW Util details:
bwutil = 0.157860 
total_CMD = 256893 
util_bw = 40553 
Wasted_Col = 46977 
Wasted_Row = 6912 
Idle = 162451 

BW Util Bottlenecks: 
RCDc_limit = 70705 
RCDWRc_limit = 22428 
WTRc_limit = 27341 
RTWc_limit = 112894 
CCDLc_limit = 23418 
rwq = 0 
CCDLc_limit_alone = 14454 
WTRc_limit_alone = 24903 
RTWc_limit_alone = 106368 

Commands details: 
total_CMD = 256893 
n_nop = 199812 
Read = 25289 
Write = 0 
L2_Alloc = 0 
L2_WB = 15264 
n_act = 15075 
n_pre = 15059 
n_ref = 0 
n_req = 31131 
total_req = 40553 

Dual Bus Interface Util: 
issued_total_row = 30134 
issued_total_col = 40553 
Row_Bus_Util =  0.117302 
CoL_Bus_Util = 0.157860 
Either_Row_CoL_Bus_Util = 0.222198 
Issued_on_Two_Bus_Simul_Util = 0.052964 
issued_two_Eff = 0.238363 
queue_avg = 11.184886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1849
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199948 n_act=14974 n_pre=14958 n_ref_event=0 n_req=31156 n_rd=25361 n_rd_L2_A=0 n_write=0 n_wr_bk=15214 bw_util=0.1579
n_activity=105713 dram_eff=0.3838
bk0: 1582a 205564i bk1: 1558a 208120i bk2: 1547a 209232i bk3: 1612a 207532i bk4: 1460a 210294i bk5: 1532a 208292i bk6: 1469a 204892i bk7: 1497a 205041i bk8: 1552a 209104i bk9: 1597a 206788i bk10: 1709a 204432i bk11: 1679a 205633i bk12: 1613a 205269i bk13: 1689a 204325i bk14: 1639a 204214i bk15: 1626a 206641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519386
Row_Buffer_Locality_read = 0.572651
Row_Buffer_Locality_write = 0.286281
Bank_Level_Parallism = 8.826577
Bank_Level_Parallism_Col = 5.435858
Bank_Level_Parallism_Ready = 2.173407
write_to_read_ratio_blp_rw_average = 0.463471
GrpLevelPara = 2.882792 

BW Util details:
bwutil = 0.157945 
total_CMD = 256893 
util_bw = 40575 
Wasted_Col = 47455 
Wasted_Row = 6692 
Idle = 162171 

BW Util Bottlenecks: 
RCDc_limit = 70581 
RCDWRc_limit = 22114 
WTRc_limit = 26836 
RTWc_limit = 115027 
CCDLc_limit = 23841 
rwq = 0 
CCDLc_limit_alone = 14617 
WTRc_limit_alone = 24436 
RTWc_limit_alone = 108203 

Commands details: 
total_CMD = 256893 
n_nop = 199948 
Read = 25361 
Write = 0 
L2_Alloc = 0 
L2_WB = 15214 
n_act = 14974 
n_pre = 14958 
n_ref = 0 
n_req = 31156 
total_req = 40575 

Dual Bus Interface Util: 
issued_total_row = 29932 
issued_total_col = 40575 
Row_Bus_Util =  0.116515 
CoL_Bus_Util = 0.157945 
Either_Row_CoL_Bus_Util = 0.221668 
Issued_on_Two_Bus_Simul_Util = 0.052792 
issued_two_Eff = 0.238160 
queue_avg = 11.152363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1524
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199644 n_act=15161 n_pre=15145 n_ref_event=0 n_req=31457 n_rd=25578 n_rd_L2_A=0 n_write=0 n_wr_bk=15353 bw_util=0.1593
n_activity=104875 dram_eff=0.3903
bk0: 1614a 206093i bk1: 1612a 204580i bk2: 1614a 206567i bk3: 1598a 205814i bk4: 1636a 206598i bk5: 1635a 206920i bk6: 1488a 203391i bk7: 1407a 204693i bk8: 1576a 206340i bk9: 1612a 206063i bk10: 1702a 203432i bk11: 1621a 206036i bk12: 1675a 201994i bk13: 1588a 205602i bk14: 1621a 203477i bk15: 1579a 205752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518040
Row_Buffer_Locality_read = 0.570725
Row_Buffer_Locality_write = 0.288825
Bank_Level_Parallism = 9.132812
Bank_Level_Parallism_Col = 5.630743
Bank_Level_Parallism_Ready = 2.225599
write_to_read_ratio_blp_rw_average = 0.467580
GrpLevelPara = 2.930340 

BW Util details:
bwutil = 0.159331 
total_CMD = 256893 
util_bw = 40931 
Wasted_Col = 46290 
Wasted_Row = 6769 
Idle = 162903 

BW Util Bottlenecks: 
RCDc_limit = 70509 
RCDWRc_limit = 22049 
WTRc_limit = 27743 
RTWc_limit = 118279 
CCDLc_limit = 23893 
rwq = 0 
CCDLc_limit_alone = 14498 
WTRc_limit_alone = 25402 
RTWc_limit_alone = 111225 

Commands details: 
total_CMD = 256893 
n_nop = 199644 
Read = 25578 
Write = 0 
L2_Alloc = 0 
L2_WB = 15353 
n_act = 15161 
n_pre = 15145 
n_ref = 0 
n_req = 31457 
total_req = 40931 

Dual Bus Interface Util: 
issued_total_row = 30306 
issued_total_col = 40931 
Row_Bus_Util =  0.117971 
CoL_Bus_Util = 0.159331 
Either_Row_CoL_Bus_Util = 0.222852 
Issued_on_Two_Bus_Simul_Util = 0.054451 
issued_two_Eff = 0.244336 
queue_avg = 11.706092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7061
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=198634 n_act=15303 n_pre=15287 n_ref_event=0 n_req=32025 n_rd=25943 n_rd_L2_A=0 n_write=0 n_wr_bk=16004 bw_util=0.1633
n_activity=104800 dram_eff=0.4003
bk0: 1657a 203763i bk1: 1667a 202519i bk2: 1560a 206629i bk3: 1724a 203831i bk4: 1550a 206072i bk5: 1482a 209786i bk6: 1540a 203675i bk7: 1465a 206103i bk8: 1645a 203817i bk9: 1738a 202205i bk10: 1710a 205119i bk11: 1665a 204117i bk12: 1597a 205633i bk13: 1641a 202929i bk14: 1673a 203574i bk15: 1629a 204098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522155
Row_Buffer_Locality_read = 0.572833
Row_Buffer_Locality_write = 0.305985
Bank_Level_Parallism = 9.206044
Bank_Level_Parallism_Col = 5.619382
Bank_Level_Parallism_Ready = 2.194674
write_to_read_ratio_blp_rw_average = 0.463806
GrpLevelPara = 2.927598 

BW Util details:
bwutil = 0.163286 
total_CMD = 256893 
util_bw = 41947 
Wasted_Col = 46153 
Wasted_Row = 6234 
Idle = 162559 

BW Util Bottlenecks: 
RCDc_limit = 70326 
RCDWRc_limit = 22209 
WTRc_limit = 29074 
RTWc_limit = 114320 
CCDLc_limit = 24331 
rwq = 0 
CCDLc_limit_alone = 14675 
WTRc_limit_alone = 26234 
RTWc_limit_alone = 107504 

Commands details: 
total_CMD = 256893 
n_nop = 198634 
Read = 25943 
Write = 0 
L2_Alloc = 0 
L2_WB = 16004 
n_act = 15303 
n_pre = 15287 
n_ref = 0 
n_req = 32025 
total_req = 41947 

Dual Bus Interface Util: 
issued_total_row = 30590 
issued_total_col = 41947 
Row_Bus_Util =  0.119077 
CoL_Bus_Util = 0.163286 
Either_Row_CoL_Bus_Util = 0.226783 
Issued_on_Two_Bus_Simul_Util = 0.055580 
issued_two_Eff = 0.245078 
queue_avg = 11.815234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8152
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=198944 n_act=15375 n_pre=15359 n_ref_event=0 n_req=31717 n_rd=25743 n_rd_L2_A=0 n_write=0 n_wr_bk=15541 bw_util=0.1607
n_activity=105932 dram_eff=0.3897
bk0: 1536a 208086i bk1: 1627a 203965i bk2: 1607a 205678i bk3: 1641a 204921i bk4: 1559a 208293i bk5: 1610a 207947i bk6: 1500a 205725i bk7: 1530a 203368i bk8: 1626a 206121i bk9: 1615a 205940i bk10: 1718a 202147i bk11: 1663a 203005i bk12: 1668a 202305i bk13: 1619a 204520i bk14: 1616a 202545i bk15: 1608a 204919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515244
Row_Buffer_Locality_read = 0.567183
Row_Buffer_Locality_write = 0.291430
Bank_Level_Parallism = 9.045073
Bank_Level_Parallism_Col = 5.519880
Bank_Level_Parallism_Ready = 2.149356
write_to_read_ratio_blp_rw_average = 0.467464
GrpLevelPara = 2.914104 

BW Util details:
bwutil = 0.160705 
total_CMD = 256893 
util_bw = 41284 
Wasted_Col = 47401 
Wasted_Row = 6673 
Idle = 161535 

BW Util Bottlenecks: 
RCDc_limit = 71906 
RCDWRc_limit = 22571 
WTRc_limit = 27909 
RTWc_limit = 117798 
CCDLc_limit = 24539 
rwq = 0 
CCDLc_limit_alone = 15049 
WTRc_limit_alone = 25331 
RTWc_limit_alone = 110886 

Commands details: 
total_CMD = 256893 
n_nop = 198944 
Read = 25743 
Write = 0 
L2_Alloc = 0 
L2_WB = 15541 
n_act = 15375 
n_pre = 15359 
n_ref = 0 
n_req = 31717 
total_req = 41284 

Dual Bus Interface Util: 
issued_total_row = 30734 
issued_total_col = 41284 
Row_Bus_Util =  0.119637 
CoL_Bus_Util = 0.160705 
Either_Row_CoL_Bus_Util = 0.225576 
Issued_on_Two_Bus_Simul_Util = 0.054766 
issued_two_Eff = 0.242782 
queue_avg = 11.758410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7584
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199260 n_act=15145 n_pre=15129 n_ref_event=0 n_req=31822 n_rd=25926 n_rd_L2_A=0 n_write=0 n_wr_bk=15526 bw_util=0.1614
n_activity=104953 dram_eff=0.395
bk0: 1655a 205225i bk1: 1581a 205903i bk2: 1646a 204896i bk3: 1615a 206047i bk4: 1523a 208590i bk5: 1566a 207801i bk6: 1418a 205622i bk7: 1509a 204913i bk8: 1728a 202655i bk9: 1603a 206000i bk10: 1704a 204701i bk11: 1665a 206676i bk12: 1692a 203830i bk13: 1661a 206003i bk14: 1645a 205268i bk15: 1715a 202370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524071
Row_Buffer_Locality_read = 0.573594
Row_Buffer_Locality_write = 0.306309
Bank_Level_Parallism = 9.082137
Bank_Level_Parallism_Col = 5.567354
Bank_Level_Parallism_Ready = 2.186143
write_to_read_ratio_blp_rw_average = 0.463706
GrpLevelPara = 2.917546 

BW Util details:
bwutil = 0.161359 
total_CMD = 256893 
util_bw = 41452 
Wasted_Col = 46324 
Wasted_Row = 6432 
Idle = 162685 

BW Util Bottlenecks: 
RCDc_limit = 69948 
RCDWRc_limit = 21914 
WTRc_limit = 27520 
RTWc_limit = 113593 
CCDLc_limit = 24319 
rwq = 0 
CCDLc_limit_alone = 14811 
WTRc_limit_alone = 25054 
RTWc_limit_alone = 106551 

Commands details: 
total_CMD = 256893 
n_nop = 199260 
Read = 25926 
Write = 0 
L2_Alloc = 0 
L2_WB = 15526 
n_act = 15145 
n_pre = 15129 
n_ref = 0 
n_req = 31822 
total_req = 41452 

Dual Bus Interface Util: 
issued_total_row = 30274 
issued_total_col = 41452 
Row_Bus_Util =  0.117847 
CoL_Bus_Util = 0.161359 
Either_Row_CoL_Bus_Util = 0.224346 
Issued_on_Two_Bus_Simul_Util = 0.054859 
issued_two_Eff = 0.244530 
queue_avg = 11.902609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9026
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199677 n_act=15100 n_pre=15084 n_ref_event=0 n_req=31574 n_rd=25674 n_rd_L2_A=0 n_write=0 n_wr_bk=15394 bw_util=0.1599
n_activity=105087 dram_eff=0.3908
bk0: 1627a 205259i bk1: 1652a 205551i bk2: 1626a 205335i bk3: 1557a 206876i bk4: 1459a 212390i bk5: 1552a 208247i bk6: 1522a 203869i bk7: 1469a 206743i bk8: 1707a 205391i bk9: 1741a 204203i bk10: 1594a 206242i bk11: 1687a 204803i bk12: 1585a 205844i bk13: 1599a 204183i bk14: 1676a 204536i bk15: 1621a 205162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521758
Row_Buffer_Locality_read = 0.571940
Row_Buffer_Locality_write = 0.303390
Bank_Level_Parallism = 9.016229
Bank_Level_Parallism_Col = 5.509865
Bank_Level_Parallism_Ready = 2.176488
write_to_read_ratio_blp_rw_average = 0.462995
GrpLevelPara = 2.901476 

BW Util details:
bwutil = 0.159864 
total_CMD = 256893 
util_bw = 41068 
Wasted_Col = 46118 
Wasted_Row = 6781 
Idle = 162926 

BW Util Bottlenecks: 
RCDc_limit = 69443 
RCDWRc_limit = 21920 
WTRc_limit = 27410 
RTWc_limit = 112081 
CCDLc_limit = 23635 
rwq = 0 
CCDLc_limit_alone = 14600 
WTRc_limit_alone = 24994 
RTWc_limit_alone = 105462 

Commands details: 
total_CMD = 256893 
n_nop = 199677 
Read = 25674 
Write = 0 
L2_Alloc = 0 
L2_WB = 15394 
n_act = 15100 
n_pre = 15084 
n_ref = 0 
n_req = 31574 
total_req = 41068 

Dual Bus Interface Util: 
issued_total_row = 30184 
issued_total_col = 41068 
Row_Bus_Util =  0.117496 
CoL_Bus_Util = 0.159864 
Either_Row_CoL_Bus_Util = 0.222723 
Issued_on_Two_Bus_Simul_Util = 0.054638 
issued_two_Eff = 0.245316 
queue_avg = 11.688835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6888
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=200024 n_act=14980 n_pre=14964 n_ref_event=0 n_req=31003 n_rd=25187 n_rd_L2_A=0 n_write=0 n_wr_bk=15092 bw_util=0.1568
n_activity=106076 dram_eff=0.3797
bk0: 1549a 207483i bk1: 1683a 203606i bk2: 1557a 208482i bk3: 1543a 208476i bk4: 1535a 210312i bk5: 1477a 208980i bk6: 1502a 205703i bk7: 1415a 207542i bk8: 1558a 208071i bk9: 1602a 208083i bk10: 1678a 202115i bk11: 1682a 205500i bk12: 1573a 209184i bk13: 1625a 205550i bk14: 1601a 205934i bk15: 1607a 207858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516821
Row_Buffer_Locality_read = 0.571088
Row_Buffer_Locality_write = 0.281809
Bank_Level_Parallism = 8.770069
Bank_Level_Parallism_Col = 5.361036
Bank_Level_Parallism_Ready = 2.141463
write_to_read_ratio_blp_rw_average = 0.464194
GrpLevelPara = 2.873885 

BW Util details:
bwutil = 0.156793 
total_CMD = 256893 
util_bw = 40279 
Wasted_Col = 47210 
Wasted_Row = 6970 
Idle = 162434 

BW Util Bottlenecks: 
RCDc_limit = 70970 
RCDWRc_limit = 22375 
WTRc_limit = 26825 
RTWc_limit = 110647 
CCDLc_limit = 23508 
rwq = 0 
CCDLc_limit_alone = 14622 
WTRc_limit_alone = 24518 
RTWc_limit_alone = 104068 

Commands details: 
total_CMD = 256893 
n_nop = 200024 
Read = 25187 
Write = 0 
L2_Alloc = 0 
L2_WB = 15092 
n_act = 14980 
n_pre = 14964 
n_ref = 0 
n_req = 31003 
total_req = 40279 

Dual Bus Interface Util: 
issued_total_row = 29944 
issued_total_col = 40279 
Row_Bus_Util =  0.116562 
CoL_Bus_Util = 0.156793 
Either_Row_CoL_Bus_Util = 0.221372 
Issued_on_Two_Bus_Simul_Util = 0.051983 
issued_two_Eff = 0.234820 
queue_avg = 10.812867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8129
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256893 n_nop=199568 n_act=15080 n_pre=15064 n_ref_event=0 n_req=31418 n_rd=25519 n_rd_L2_A=0 n_write=0 n_wr_bk=15454 bw_util=0.1595
n_activity=106337 dram_eff=0.3853
bk0: 1575a 206300i bk1: 1600a 204731i bk2: 1608a 206886i bk3: 1621a 205533i bk4: 1535a 209761i bk5: 1485a 208948i bk6: 1533a 204941i bk7: 1459a 204055i bk8: 1656a 205616i bk9: 1616a 208031i bk10: 1657a 206641i bk11: 1651a 206055i bk12: 1605a 206740i bk13: 1645a 204284i bk14: 1640a 204854i bk15: 1633a 205463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520020
Row_Buffer_Locality_read = 0.573259
Row_Buffer_Locality_write = 0.289710
Bank_Level_Parallism = 8.890158
Bank_Level_Parallism_Col = 5.469916
Bank_Level_Parallism_Ready = 2.155029
write_to_read_ratio_blp_rw_average = 0.466267
GrpLevelPara = 2.889465 

BW Util details:
bwutil = 0.159494 
total_CMD = 256893 
util_bw = 40973 
Wasted_Col = 46886 
Wasted_Row = 6950 
Idle = 162084 

BW Util Bottlenecks: 
RCDc_limit = 70047 
RCDWRc_limit = 22100 
WTRc_limit = 27294 
RTWc_limit = 113773 
CCDLc_limit = 24559 
rwq = 0 
CCDLc_limit_alone = 15047 
WTRc_limit_alone = 24815 
RTWc_limit_alone = 106740 

Commands details: 
total_CMD = 256893 
n_nop = 199568 
Read = 25519 
Write = 0 
L2_Alloc = 0 
L2_WB = 15454 
n_act = 15080 
n_pre = 15064 
n_ref = 0 
n_req = 31418 
total_req = 40973 

Dual Bus Interface Util: 
issued_total_row = 30144 
issued_total_col = 40973 
Row_Bus_Util =  0.117341 
CoL_Bus_Util = 0.159494 
Either_Row_CoL_Bus_Util = 0.223147 
Issued_on_Two_Bus_Simul_Util = 0.053688 
issued_two_Eff = 0.240593 
queue_avg = 11.475735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4757

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57860, Miss = 31686, Miss_rate = 0.548, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[1]: Access = 58079, Miss = 31173, Miss_rate = 0.537, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 57762, Miss = 31141, Miss_rate = 0.539, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[3]: Access = 58265, Miss = 31632, Miss_rate = 0.543, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[4]: Access = 57961, Miss = 31475, Miss_rate = 0.543, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[5]: Access = 58175, Miss = 31395, Miss_rate = 0.540, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[6]: Access = 58641, Miss = 31589, Miss_rate = 0.539, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 58427, Miss = 31480, Miss_rate = 0.539, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[8]: Access = 58489, Miss = 31342, Miss_rate = 0.536, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[9]: Access = 58107, Miss = 31005, Miss_rate = 0.534, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[10]: Access = 57700, Miss = 31163, Miss_rate = 0.540, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[11]: Access = 140181, Miss = 92960, Miss_rate = 0.663, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[12]: Access = 57239, Miss = 30533, Miss_rate = 0.533, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[13]: Access = 58037, Miss = 31263, Miss_rate = 0.539, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[14]: Access = 57546, Miss = 31094, Miss_rate = 0.540, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 58305, Miss = 31433, Miss_rate = 0.539, Pending_hits = 129, Reservation_fails = 48
L2_cache_bank[16]: Access = 57605, Miss = 30723, Miss_rate = 0.533, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 58293, Miss = 31460, Miss_rate = 0.540, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[18]: Access = 58104, Miss = 30982, Miss_rate = 0.533, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[19]: Access = 57831, Miss = 31564, Miss_rate = 0.546, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[20]: Access = 57634, Miss = 30736, Miss_rate = 0.533, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[21]: Access = 57849, Miss = 31608, Miss_rate = 0.546, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[22]: Access = 57771, Miss = 30691, Miss_rate = 0.531, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[23]: Access = 58380, Miss = 31841, Miss_rate = 0.545, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[24]: Access = 57668, Miss = 30959, Miss_rate = 0.537, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[25]: Access = 58284, Miss = 31503, Miss_rate = 0.541, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[26]: Access = 57546, Miss = 30314, Miss_rate = 0.527, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[27]: Access = 58138, Miss = 31482, Miss_rate = 0.542, Pending_hits = 107, Reservation_fails = 14
L2_cache_bank[28]: Access = 57794, Miss = 31720, Miss_rate = 0.549, Pending_hits = 186, Reservation_fails = 53
L2_cache_bank[29]: Access = 57913, Miss = 32318, Miss_rate = 0.558, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[30]: Access = 57721, Miss = 30632, Miss_rate = 0.531, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[31]: Access = 58167, Miss = 31682, Miss_rate = 0.545, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[32]: Access = 58019, Miss = 31510, Miss_rate = 0.543, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[33]: Access = 58079, Miss = 31278, Miss_rate = 0.539, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[34]: Access = 58215, Miss = 31727, Miss_rate = 0.545, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[35]: Access = 58312, Miss = 31548, Miss_rate = 0.541, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[36]: Access = 57758, Miss = 31378, Miss_rate = 0.543, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[37]: Access = 57781, Miss = 31194, Miss_rate = 0.540, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[38]: Access = 57961, Miss = 31443, Miss_rate = 0.542, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[39]: Access = 58252, Miss = 31115, Miss_rate = 0.534, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[40]: Access = 58184, Miss = 31722, Miss_rate = 0.545, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[41]: Access = 58324, Miss = 32804, Miss_rate = 0.562, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[42]: Access = 58018, Miss = 31357, Miss_rate = 0.540, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[43]: Access = 58123, Miss = 31539, Miss_rate = 0.543, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[44]: Access = 57682, Miss = 31188, Miss_rate = 0.541, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[45]: Access = 57763, Miss = 31296, Miss_rate = 0.542, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[46]: Access = 58308, Miss = 31228, Miss_rate = 0.536, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[47]: Access = 57869, Miss = 31386, Miss_rate = 0.542, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[48]: Access = 57839, Miss = 31117, Miss_rate = 0.538, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[49]: Access = 58000, Miss = 31375, Miss_rate = 0.541, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[50]: Access = 57622, Miss = 31119, Miss_rate = 0.540, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[51]: Access = 58173, Miss = 31405, Miss_rate = 0.540, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[52]: Access = 58727, Miss = 31505, Miss_rate = 0.536, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[53]: Access = 58693, Miss = 31663, Miss_rate = 0.539, Pending_hits = 140, Reservation_fails = 656
L2_cache_bank[54]: Access = 58363, Miss = 31175, Miss_rate = 0.534, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[55]: Access = 58605, Miss = 31738, Miss_rate = 0.542, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[56]: Access = 58395, Miss = 31483, Miss_rate = 0.539, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[57]: Access = 58135, Miss = 31605, Miss_rate = 0.544, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[58]: Access = 58162, Miss = 31355, Miss_rate = 0.539, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[59]: Access = 58102, Miss = 31559, Miss_rate = 0.543, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[60]: Access = 57350, Miss = 30731, Miss_rate = 0.536, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[61]: Access = 57727, Miss = 31335, Miss_rate = 0.543, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[62]: Access = 58300, Miss = 31692, Miss_rate = 0.544, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[63]: Access = 57513, Miss = 31130, Miss_rate = 0.541, Pending_hits = 97, Reservation_fails = 0
L2_total_cache_accesses = 3795826
L2_total_cache_misses = 2068279
L2_total_cache_miss_rate = 0.5449
L2_total_cache_pending_hits = 7952
L2_total_cache_reservation_fails = 771
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1155994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 401334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 416709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6750
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 563601
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1114568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1987537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1815039
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 757
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=3795826
icnt_total_pkts_simt_to_mem=3795826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3795826
Req_Network_cycles = 342128
Req_Network_injected_packets_per_cycle =      11.0948 
Req_Network_conflicts_per_cycle =      32.6312
Req_Network_conflicts_per_cycle_util =      48.0410
Req_Bank_Level_Parallism =      16.3341
Req_Network_in_buffer_full_per_cycle =     152.8876
Req_Network_in_buffer_avg_util =     206.5326
Req_Network_out_buffer_full_per_cycle =       0.3704
Req_Network_out_buffer_avg_util =      39.1873

Reply_Network_injected_packets_num = 3795826
Reply_Network_cycles = 342128
Reply_Network_injected_packets_per_cycle =       11.0948
Reply_Network_conflicts_per_cycle =       10.4122
Reply_Network_conflicts_per_cycle_util =      15.3182
Reply_Bank_Level_Parallism =      16.3223
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.3224
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1387
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 18 min, 5 sec (11885 sec)
gpgpu_simulation_rate = 26581 (inst/sec)
gpgpu_simulation_rate = 28 (cycle/sec)
gpgpu_silicon_slowdown = 40428571x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 233634
gpu_sim_insn = 67197878
gpu_ipc =     287.6203
gpu_tot_sim_cycle = 575762
gpu_tot_sim_insn = 383123920
gpu_tot_ipc =     665.4206
gpu_tot_issued_cta = 33218
gpu_occupancy = 71.2889% 
gpu_tot_occupancy = 59.4535% 
max_total_param_size = 0
gpu_stall_dramfull = 5246025
gpu_stall_icnt2sh    = 13
partiton_level_parallism =      22.3414
partiton_level_parallism_total  =      15.6584
partiton_level_parallism_util =      25.3219
partiton_level_parallism_util_total  =      20.5820
L2_BW  =     809.2949 GB/Sec
L2_BW_total  =     567.2115 GB/Sec
gpu_total_sim_rate=13913

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 236173, Miss = 125386, Miss_rate = 0.531, Pending_hits = 2887, Reservation_fails = 5839024
	L1D_cache_core[1]: Access = 235622, Miss = 125021, Miss_rate = 0.531, Pending_hits = 2906, Reservation_fails = 5883182
	L1D_cache_core[2]: Access = 201494, Miss = 105429, Miss_rate = 0.523, Pending_hits = 1870, Reservation_fails = 5681276
	L1D_cache_core[3]: Access = 195236, Miss = 102233, Miss_rate = 0.524, Pending_hits = 1746, Reservation_fails = 5653937
	L1D_cache_core[4]: Access = 198787, Miss = 104199, Miss_rate = 0.524, Pending_hits = 1771, Reservation_fails = 5612386
	L1D_cache_core[5]: Access = 196480, Miss = 102909, Miss_rate = 0.524, Pending_hits = 1754, Reservation_fails = 5625570
	L1D_cache_core[6]: Access = 201300, Miss = 105722, Miss_rate = 0.525, Pending_hits = 1862, Reservation_fails = 5817893
	L1D_cache_core[7]: Access = 196838, Miss = 102748, Miss_rate = 0.522, Pending_hits = 1728, Reservation_fails = 5540243
	L1D_cache_core[8]: Access = 197619, Miss = 103617, Miss_rate = 0.524, Pending_hits = 1759, Reservation_fails = 5860251
	L1D_cache_core[9]: Access = 201757, Miss = 105606, Miss_rate = 0.523, Pending_hits = 1753, Reservation_fails = 5791583
	L1D_cache_core[10]: Access = 195508, Miss = 102420, Miss_rate = 0.524, Pending_hits = 1649, Reservation_fails = 5687831
	L1D_cache_core[11]: Access = 198559, Miss = 104204, Miss_rate = 0.525, Pending_hits = 1828, Reservation_fails = 5799474
	L1D_cache_core[12]: Access = 202693, Miss = 105936, Miss_rate = 0.523, Pending_hits = 1734, Reservation_fails = 5972439
	L1D_cache_core[13]: Access = 196666, Miss = 103280, Miss_rate = 0.525, Pending_hits = 1697, Reservation_fails = 5778184
	L1D_cache_core[14]: Access = 198809, Miss = 104155, Miss_rate = 0.524, Pending_hits = 1631, Reservation_fails = 5715053
	L1D_cache_core[15]: Access = 201517, Miss = 105551, Miss_rate = 0.524, Pending_hits = 1841, Reservation_fails = 5630930
	L1D_cache_core[16]: Access = 200102, Miss = 104361, Miss_rate = 0.522, Pending_hits = 1656, Reservation_fails = 5591011
	L1D_cache_core[17]: Access = 195136, Miss = 102206, Miss_rate = 0.524, Pending_hits = 1726, Reservation_fails = 5630289
	L1D_cache_core[18]: Access = 200216, Miss = 104729, Miss_rate = 0.523, Pending_hits = 1708, Reservation_fails = 5728119
	L1D_cache_core[19]: Access = 199593, Miss = 104774, Miss_rate = 0.525, Pending_hits = 1841, Reservation_fails = 5758779
	L1D_cache_core[20]: Access = 199425, Miss = 104548, Miss_rate = 0.524, Pending_hits = 1825, Reservation_fails = 5632040
	L1D_cache_core[21]: Access = 197255, Miss = 103538, Miss_rate = 0.525, Pending_hits = 1768, Reservation_fails = 5700650
	L1D_cache_core[22]: Access = 197566, Miss = 103595, Miss_rate = 0.524, Pending_hits = 1788, Reservation_fails = 5722799
	L1D_cache_core[23]: Access = 200836, Miss = 105307, Miss_rate = 0.524, Pending_hits = 1829, Reservation_fails = 5817934
	L1D_cache_core[24]: Access = 196570, Miss = 103331, Miss_rate = 0.526, Pending_hits = 1803, Reservation_fails = 5629723
	L1D_cache_core[25]: Access = 197294, Miss = 103229, Miss_rate = 0.523, Pending_hits = 1696, Reservation_fails = 5679896
	L1D_cache_core[26]: Access = 197434, Miss = 103552, Miss_rate = 0.524, Pending_hits = 1733, Reservation_fails = 5819219
	L1D_cache_core[27]: Access = 197019, Miss = 103544, Miss_rate = 0.526, Pending_hits = 1882, Reservation_fails = 5569996
	L1D_cache_core[28]: Access = 199205, Miss = 104452, Miss_rate = 0.524, Pending_hits = 1837, Reservation_fails = 5799455
	L1D_cache_core[29]: Access = 199217, Miss = 104595, Miss_rate = 0.525, Pending_hits = 1809, Reservation_fails = 5516944
	L1D_cache_core[30]: Access = 198814, Miss = 104467, Miss_rate = 0.525, Pending_hits = 1777, Reservation_fails = 5728678
	L1D_cache_core[31]: Access = 199234, Miss = 104700, Miss_rate = 0.526, Pending_hits = 1761, Reservation_fails = 5700873
	L1D_cache_core[32]: Access = 200123, Miss = 104993, Miss_rate = 0.525, Pending_hits = 1779, Reservation_fails = 5676233
	L1D_cache_core[33]: Access = 195969, Miss = 102692, Miss_rate = 0.524, Pending_hits = 1778, Reservation_fails = 5690031
	L1D_cache_core[34]: Access = 195495, Miss = 102953, Miss_rate = 0.527, Pending_hits = 1810, Reservation_fails = 5455329
	L1D_cache_core[35]: Access = 196774, Miss = 102893, Miss_rate = 0.523, Pending_hits = 1750, Reservation_fails = 5716635
	L1D_cache_core[36]: Access = 197251, Miss = 103708, Miss_rate = 0.526, Pending_hits = 1820, Reservation_fails = 5564731
	L1D_cache_core[37]: Access = 198237, Miss = 103821, Miss_rate = 0.524, Pending_hits = 1788, Reservation_fails = 5816864
	L1D_cache_core[38]: Access = 199490, Miss = 104599, Miss_rate = 0.524, Pending_hits = 1754, Reservation_fails = 5693124
	L1D_cache_core[39]: Access = 199750, Miss = 105475, Miss_rate = 0.528, Pending_hits = 1903, Reservation_fails = 5728020
	L1D_cache_core[40]: Access = 194977, Miss = 102216, Miss_rate = 0.524, Pending_hits = 1682, Reservation_fails = 5596193
	L1D_cache_core[41]: Access = 197843, Miss = 103824, Miss_rate = 0.525, Pending_hits = 1767, Reservation_fails = 5737524
	L1D_cache_core[42]: Access = 194901, Miss = 102175, Miss_rate = 0.524, Pending_hits = 1787, Reservation_fails = 5557366
	L1D_cache_core[43]: Access = 201504, Miss = 105512, Miss_rate = 0.524, Pending_hits = 1804, Reservation_fails = 5616933
	L1D_cache_core[44]: Access = 196335, Miss = 103322, Miss_rate = 0.526, Pending_hits = 1792, Reservation_fails = 5664106
	L1D_cache_core[45]: Access = 196409, Miss = 102792, Miss_rate = 0.523, Pending_hits = 1718, Reservation_fails = 5737862
	L1D_cache_core[46]: Access = 200541, Miss = 105312, Miss_rate = 0.525, Pending_hits = 1836, Reservation_fails = 5809938
	L1D_cache_core[47]: Access = 194189, Miss = 102125, Miss_rate = 0.526, Pending_hits = 1795, Reservation_fails = 5535610
	L1D_cache_core[48]: Access = 199819, Miss = 104562, Miss_rate = 0.523, Pending_hits = 1773, Reservation_fails = 5822738
	L1D_cache_core[49]: Access = 200112, Miss = 105079, Miss_rate = 0.525, Pending_hits = 1813, Reservation_fails = 5620830
	L1D_cache_core[50]: Access = 198460, Miss = 104347, Miss_rate = 0.526, Pending_hits = 1778, Reservation_fails = 5688420
	L1D_cache_core[51]: Access = 200610, Miss = 105517, Miss_rate = 0.526, Pending_hits = 1904, Reservation_fails = 5782935
	L1D_cache_core[52]: Access = 196690, Miss = 102934, Miss_rate = 0.523, Pending_hits = 1775, Reservation_fails = 5786450
	L1D_cache_core[53]: Access = 197410, Miss = 103822, Miss_rate = 0.526, Pending_hits = 1813, Reservation_fails = 5705810
	L1D_cache_core[54]: Access = 199350, Miss = 104531, Miss_rate = 0.524, Pending_hits = 1857, Reservation_fails = 5811747
	L1D_cache_core[55]: Access = 201138, Miss = 105233, Miss_rate = 0.523, Pending_hits = 1777, Reservation_fails = 5676247
	L1D_cache_core[56]: Access = 199998, Miss = 104996, Miss_rate = 0.525, Pending_hits = 1824, Reservation_fails = 5640296
	L1D_cache_core[57]: Access = 200470, Miss = 105423, Miss_rate = 0.526, Pending_hits = 1842, Reservation_fails = 5937612
	L1D_cache_core[58]: Access = 198263, Miss = 104164, Miss_rate = 0.525, Pending_hits = 1849, Reservation_fails = 5735546
	L1D_cache_core[59]: Access = 196575, Miss = 103099, Miss_rate = 0.524, Pending_hits = 1683, Reservation_fails = 5699732
	L1D_cache_core[60]: Access = 200450, Miss = 105309, Miss_rate = 0.525, Pending_hits = 1790, Reservation_fails = 5872780
	L1D_cache_core[61]: Access = 199977, Miss = 104836, Miss_rate = 0.524, Pending_hits = 1802, Reservation_fails = 5691410
	L1D_cache_core[62]: Access = 202488, Miss = 106019, Miss_rate = 0.524, Pending_hits = 1776, Reservation_fails = 5681671
	L1D_cache_core[63]: Access = 199139, Miss = 103929, Miss_rate = 0.522, Pending_hits = 1704, Reservation_fails = 5920916
	L1D_cache_core[64]: Access = 203965, Miss = 106840, Miss_rate = 0.524, Pending_hits = 1823, Reservation_fails = 5623870
	L1D_cache_core[65]: Access = 195874, Miss = 103285, Miss_rate = 0.527, Pending_hits = 1970, Reservation_fails = 5756485
	L1D_cache_core[66]: Access = 198072, Miss = 104668, Miss_rate = 0.528, Pending_hits = 1827, Reservation_fails = 5996723
	L1D_cache_core[67]: Access = 195459, Miss = 102912, Miss_rate = 0.527, Pending_hits = 1877, Reservation_fails = 6074827
	L1D_cache_core[68]: Access = 199835, Miss = 105028, Miss_rate = 0.526, Pending_hits = 1810, Reservation_fails = 5949851
	L1D_cache_core[69]: Access = 205704, Miss = 107606, Miss_rate = 0.523, Pending_hits = 1755, Reservation_fails = 5987126
	L1D_cache_core[70]: Access = 216154, Miss = 112770, Miss_rate = 0.522, Pending_hits = 1893, Reservation_fails = 6026035
	L1D_cache_core[71]: Access = 215316, Miss = 112459, Miss_rate = 0.522, Pending_hits = 1973, Reservation_fails = 6173862
	L1D_cache_core[72]: Access = 217241, Miss = 113349, Miss_rate = 0.522, Pending_hits = 1981, Reservation_fails = 6312421
	L1D_cache_core[73]: Access = 206641, Miss = 107446, Miss_rate = 0.520, Pending_hits = 1731, Reservation_fails = 6123721
	L1D_cache_core[74]: Access = 196925, Miss = 103423, Miss_rate = 0.525, Pending_hits = 1850, Reservation_fails = 6134565
	L1D_cache_core[75]: Access = 196876, Miss = 103410, Miss_rate = 0.525, Pending_hits = 1766, Reservation_fails = 5798773
	L1D_cache_core[76]: Access = 198870, Miss = 104816, Miss_rate = 0.527, Pending_hits = 1851, Reservation_fails = 5968213
	L1D_cache_core[77]: Access = 198637, Miss = 104467, Miss_rate = 0.526, Pending_hits = 1822, Reservation_fails = 5979264
	L1D_cache_core[78]: Access = 233830, Miss = 125008, Miss_rate = 0.535, Pending_hits = 3146, Reservation_fails = 5904313
	L1D_cache_core[79]: Access = 236286, Miss = 125220, Miss_rate = 0.530, Pending_hits = 2976, Reservation_fails = 5927992
	L1D_total_cache_accesses = 16096396
	L1D_total_cache_misses = 8448263
	L1D_total_cache_miss_rate = 0.5249
	L1D_total_cache_pending_hits = 148229
	L1D_total_cache_reservation_fails = 461325341
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6934451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 146408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3528120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 385493579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1940185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 146408
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 565453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2958865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 75831762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12695572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3547232

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 385493579
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 75831762
ctas_completed 33218, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1251, 1281, 1020, 1081, 1049, 1018, 1040, 1062, 1268, 1019, 1136, 1282, 1028, 1143, 1073, 1196, 732, 793, 888, 659, 824, 701, 971, 669, 929, 898, 880, 784, 877, 846, 835, 659, 861, 779, 559, 581, 715, 634, 570, 756, 529, 778, 728, 706, 799, 591, 634, 779, 282, 239, 229, 239, 218, 239, 240, 272, 228, 239, 239, 229, 249, 208, 250, 228, 
gpgpu_n_tot_thrd_icount = 867837536
gpgpu_n_tot_w_icount = 27119923
gpgpu_n_stall_shd_mem = 147065757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5468305
gpgpu_n_mem_write_global = 3547232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31705293
gpgpu_n_store_insn = 6812196
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 103046144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 146758569
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:484978128	W0_Idle:145760132	W0_Scoreboard:397967281	W1:4963428	W2:2699249	W3:1914647	W4:1528271	W5:1167116	W6:833281	W7:552774	W8:345124	W9:246259	W10:229046	W11:260954	W12:331430	W13:377917	W14:402874	W15:374605	W16:302952	W17:211342	W18:132120	W19:71556	W20:29031	W21:13291	W22:3526	W23:863	W24:96	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10128108
single_issue_nums: WS0:6782605	WS1:6771449	WS2:6791769	WS3:6774100	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43746440 {8:5468305,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 141889280 {40:3547232,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 218732200 {40:5468305,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28377856 {8:3547232,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2933 
max_icnt2sh_latency = 3227 
averagemflatency = 2894 
avg_icnt2mem_latency = 2466 
avg_mrq_latency = 162 
avg_icnt2sh_latency = 28 
mrq_lat_table:318169 	169762 	80993 	99632 	178739 	313138 	467713 	628095 	503529 	156584 	8882 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329204 	478423 	494808 	3533370 	2502757 	1075948 	549875 	51152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	421935 	253188 	153011 	100383 	296386 	489031 	3940926 	1965337 	959557 	389826 	45957 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4327468 	1902485 	1183397 	586747 	385040 	350352 	129922 	52153 	38562 	51917 	7494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	70 	57 	188 	228 	212 	117 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      7574      7482     15195     11287     10338     14180     11110     15114      7954     12085      9751 
dram[1]:     10932      7034      8058      7714      9055      7007     10123     10158     11783     11331     10145     10537      5934     10995      8723     15597 
dram[2]:     15202     11813      8546     14251      6943      8356      8896     13002     11852     10188     15179      9054      9582     10802      9407      6580 
dram[3]:      6519      8810     17987      7641      8840     10003     10173      9876     17265      8698     15270     10584      9190      7237     11647      8275 
dram[4]:      9501      6966      7923     12023      9762      9630     10879     10710     11412     11923     11175     23223     12375     11997     10885      8650 
dram[5]:     12306      8764      6733      8015     10429      8229      7228      9466      8281     10785      6586     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     11148      9020     13251      9534     10854      6780     14992     11367     13471      7399     11853     11878 
dram[7]:      6827     11314      9806     10870     16611      8093     14139      8343     14407     16343     15362     12350     17366     13153      9678      8852 
dram[8]:      8707     12178     10570      8281     16192     10373     11706     11415     10196     15163      8814     16238     10132     14467      6772     11693 
dram[9]:      8668      7376      7173      9433     16667     11596     12618      8334     11377      7552     15213      8522     14761      8297     13166      8103 
dram[10]:      8431     17243      8868     14642      9982     18729     15245      7310      9207      6574     15696     12478     15341     17202     10808     16391 
dram[11]:     14249      8087      8022      9798      9051     16934     11762      9282      9170      7465     12946     15386     11531     16213     18797     10372 
dram[12]:      9750      6672      9649      8325     17205     10705     14555     10877     11834     10021     10169     10212      9749     19833     13411      8063 
dram[13]:      7936     11397     10546      8825     10467     12204     11534      8459     11857      7928      8069     11596      7213      6604      8882     13138 
dram[14]:     10401      9711     18151      8535     14937     15452      7205      9498     10723     12188     14382     12501      9581     11086      6196      9500 
dram[15]:     10461     10280      7168     10569      6958     10640      7567      8907     13476     16414      9196     15280     12317     13501      9417     10782 
dram[16]:      6985     12738      9412      8784     10332     11629      7208      7586     15103     11574     17898     15511      9490      9811      9124     10967 
dram[17]:      6968      6482      6713      6917     10263     12760      8177      8916     14967     10596     14550     11677     12444      9674     10037     12841 
dram[18]:      6434     11382     10634      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928      8109      9065      8422 
dram[19]:      6461      6476      6711      9525     11801     11545     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      9609      9795      7213     10201     11421      8333      9037     11623      9732      9073      6192      9333 
dram[21]:      8035     14397      9064     10838      9047     12045      7341      8852      6986     11608     16190     10743     16289      8818      8152     12159 
dram[22]:     11240     12187     14240      7235     12244      9737      8120     11023      8209     11399      9601     11737      9284      8011     13225     10650 
dram[23]:     11968     11164      9456     12440      7723     11167     11409      9899     13335     10677     11528     12645     11305     11875     10117      6442 
dram[24]:     11416     10416     13274      6985      8791     12428     11917     13250      9887     13182     10461      9225      6880     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     10405     10925      7459      9236     13084      7115     11525      8670     11511      8555      8481     10783 
dram[26]:      8732      6469      9854     14426     10838     13762     12987      9301      9645      9210     22158     15940      8866     10300     10738     10712 
dram[27]:      9014      7259     16752      9347     10380      9298      8767      9416      6924      9532     13122     12858     12116      7506     10205      9186 
dram[28]:     11191      9450     20581     10957      9635      7208     12787     12784     13707     11363     15114     21269      5967     13226      9234     12733 
dram[29]:      9812     11772      8399     12778     10584     16554     11324      9205     14467     17973     18222     13990      9797     16883     10710      9275 
dram[30]:     15652     14178      8426     11662     14118     11531     12400      9810     10449     13324      7652     13049      8162      7089     11773      7655 
dram[31]:      9360      9486      8209     16430      7912     13347     11161      9167     14689     16241     17854     17460      7444      6403     13742     14013 
average row accesses per activate:
dram[0]:  1.872889  1.911290  1.854460  1.878249  1.875306  1.855268  1.816088  1.895302  1.893596  1.852193  1.899119  1.863300  1.889143  1.915351  1.931570  1.887488 
dram[1]:  1.905352  1.870126  1.876597  1.869706  1.952398  1.842344  1.805683  1.846128  1.902263  1.902416  1.890236  1.898636  1.898622  1.868575  1.904476  1.866903 
dram[2]:  1.912683  1.905170  1.877014  1.849934  1.890999  1.852105  1.838380  1.851511  1.907864  1.907917  1.889451  1.903477  1.879384  1.909940  1.877417  1.856868 
dram[3]:  1.897724  1.911425  1.874834  1.890610  1.869474  1.879531  1.798566  1.844563  1.928074  1.866408  1.906900  1.896239  1.910609  1.935441  1.883908  1.904005 
dram[4]:  1.913099  1.901954  1.885092  1.879397  1.837660  1.838266  1.846758  1.860128  1.886541  1.900361  1.881220  1.861609  1.892034  1.873786  1.899149  1.888057 
dram[5]:  1.902167  1.932463  1.886134  1.879190  1.896057  1.871822  1.808681  1.867203  1.925413  1.904283  1.931353  1.884565  1.873796  1.847469  1.873389  1.849855 
dram[6]:  1.889176  1.853972  1.887640  1.854695  1.878894  1.870472  1.813559  1.875000  1.883179  1.918314  1.900354  1.902146  1.865447  1.895056  1.922439  1.857098 
dram[7]:  1.935997  1.904853  1.852632  1.920363  1.851300  1.861640  1.833720  1.866181  1.923531  1.913636  1.917129  1.931766  1.884677  1.915980  1.843445  1.885854 
dram[8]:  1.875747  1.902678  1.844923  1.857047  1.890539  1.886733  1.846434  1.834033  1.888706  1.921268  1.870492  1.881411  1.877504  1.903650  1.886835  1.913417 
dram[9]:  1.911935  1.947749  1.869811  1.853491  1.940293  1.882967  1.831047  1.851057  1.946573  1.932326  1.837484  1.884092  1.822637  1.892522  1.869748  1.891325 
dram[10]:  1.926272  1.905581  1.866319  1.883947  1.897612  1.881012  1.841843  1.864955  1.870527  1.900592  1.859934  1.898759  1.851267  1.911628  1.872479  1.862996 
dram[11]:  1.939658  1.894209  1.880481  1.875878  1.875664  1.886641  1.881350  1.869876  1.909665  1.942593  1.871753  1.903771  1.913354  1.918550  1.909954  1.887928 
dram[12]:  1.911629  1.894636  1.861422  1.862230  1.905012  1.886411  1.847199  1.842571  1.914558  1.882239  1.848611  1.910075  1.932333  1.876449  1.902602  1.880812 
dram[13]:  1.909595  1.926708  1.859136  1.888852  1.860808  1.846018  1.828947  1.884926  1.911178  1.866537  1.902978  1.887176  1.901502  1.899967  1.884048  1.868359 
dram[14]:  1.928412  1.915636  1.891188  1.908333  1.881634  1.875733  1.813923  1.912785  1.859807  1.894636  1.884308  1.908769  1.881609  1.911842  1.889175  1.880983 
dram[15]:  1.909470  1.887854  1.887310  1.899802  1.889902  1.831801  1.808309  1.852826  1.849069  1.893427  1.849160  1.880999  1.923899  1.883207  1.893080  1.847798 
dram[16]:  1.901603  1.951873  1.916500  1.891534  1.848290  1.893934  1.829356  1.836622  1.914104  1.897861  1.883079  1.862726  1.837351  1.897645  1.866962  1.865147 
dram[17]:  1.929853  1.925890  1.897839  1.891413  1.851736  1.872230  1.818568  1.869522  1.850780  1.885705  1.884314  1.884827  1.842682  1.852512  1.887752  1.867586 
dram[18]:  1.912618  1.891718  1.878464  1.878908  1.833105  1.889430  1.813046  1.854313  1.851888  1.904123  1.907758  1.868107  1.854311  1.854255  1.869238  1.886026 
dram[19]:  1.915304  1.904900  1.860755  1.888926  1.877095  1.887265  1.875207  1.923625  1.858500  1.877870  1.877868  1.885219  1.836656  1.894719  1.850604  1.873601 
dram[20]:  1.876855  1.938661  1.826459  1.869380  1.880453  1.870681  1.824657  1.838033  1.876730  1.875597  1.872612  1.875238  1.883476  1.874959  1.895060  1.907818 
dram[21]:  1.909446  1.900451  1.880420  1.874958  1.873422  1.881168  1.842693  1.842923  1.910185  1.846228  1.880597  1.904249  1.850064  1.861692  1.855289  1.855850 
dram[22]:  1.866751  1.868455  1.854828  1.834992  1.853667  1.848901  1.835314  1.835423  1.886189  1.860325  1.878897  1.882429  1.832270  1.864106  1.838417  1.880481 
dram[23]:  1.853583  1.850063  1.916251  1.831536  1.821779  1.811189  1.826991  1.789657  1.858618  1.849765  1.867900  1.827618  1.874395  1.830074  1.824134  1.864493 
dram[24]:  1.917075  1.932013  1.868227  1.836033  1.889491  1.849777  1.867486  1.856817  1.918429  1.895307  1.892466  1.855352  1.900066  1.897317  1.896495  1.902320 
dram[25]:  1.907908  1.874558  1.841491  1.871277  1.882414  1.871598  1.866910  1.836227  1.917306  1.917350  1.871704  1.881910  1.850238  1.865677  1.907407  1.854315 
dram[26]:  1.893132  1.881027  1.904924  1.861156  1.863762  1.879972  1.846582  1.849193  1.901363  1.951275  1.894668  1.888889  1.884871  1.896643  1.892788  1.893900 
dram[27]:  1.940574  1.903060  1.863486  1.827530  1.856498  1.865165  1.888112  1.871336  1.887347  1.897571  1.885954  1.884393  1.863449  1.860624  1.916446  1.885862 
dram[28]:  1.895680  1.920129  1.884300  1.870968  1.860351  1.875774  1.873384  1.884336  1.915088  1.910164  1.915996  1.896134  1.903215  1.884200  1.896304  1.872097 
dram[29]:  1.937396  1.922069  1.874346  1.895984  1.874507  1.876950  1.894509  1.874299  1.888031  1.945659  1.932740  1.847743  1.815102  1.884666  1.940449  1.889106 
dram[30]:  1.867520  1.883179  1.837855  1.837209  1.862225  1.844406  1.887823  1.876902  1.860776  1.936582  1.851416  1.908458  1.879682  1.922533  1.879190  1.862125 
dram[31]:  1.918426  1.885714  1.862316  1.841192  1.881999  1.842308  1.873401  1.895089  1.901070  1.926267  1.909871  1.889209  1.895375  1.855760  1.899836  1.883789 
average row locality = 2925343/1555831 = 1.880245
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4842      4853      4566      4740      4493      4502      4605      4601      4773      4708      4702      4711      4729      4644      4737      4748 
dram[1]:      4783      4747      4613      4795      4551      4424      4517      4466      4736      4807      4683      4737      4759      4707      4642      4718 
dram[2]:      4716      4732      4779      4712      4538      4553      4432      4603      4724      4704      4507      4721      4694      4707      4676      4736 
dram[3]:      4867      4876      4685      4773      4471      4551      4527      4486      4748      4703      4653      4782      4747      4726      4734      4694 
dram[4]:      4905      4790      4659      4652      4453      4477      4644      4484      4724      4725      4750      4603      4658      4724      4727      4722 
dram[5]:      4733      4854      4815      4685      4435      4525      4462      4557      4728      4798      4735      4635      4593      4666      4734      4680 
dram[6]:      4788      4713      4719      4691      4516      4590      4463      4614      4815      4736      4826      4741      4660      4606      4720      4719 
dram[7]:      4892      4868      4656      4735      4469      4518      4522      4589      4738      4822      4744      4793      4812      4748      4795      4728 
dram[8]:      4894      4740      4661      4563      4596      4463      4559      4626      4695      4787      4615      4655      4674      4688      4745      4691 
dram[9]:      4913      4865      4656      4692      4547      4369      4496      4499      4704      4796      4663      4600      4703      4748      4747      4774 
dram[10]:      4920      4794      4735      4699      4433      4404      4529      4537      4693      4693      4557      4718      4562      4713      4697      4632 
dram[11]:      4976      4802      4811      4635      4430      4508      4629      4725      4684      4793      4677      4766      4588      4666      4744      4624 
dram[12]:      4755      4887      4684      4648      4534      4534      4549      4603      4731      4805      4710      4716      4731      4624      4645      4662 
dram[13]:      4795      4778      4637      4665      4444      4349      4556      4592      4722      4661      4617      4662      4681      4718      4670      4546 
dram[14]:      4977      4962      4694      4755      4497      4574      4575      4733      4706      4876      4799      4792      4724      4725      4775      4761 
dram[15]:      4864      4795      4717      4766      4506      4518      4517      4670      4684      4835      4627      4637      4683      4616      4730      4681 
dram[16]:      4845      4974      4720      4766      4592      4560      4577      4677      4629      4831      4688      4687      4673      4754      4812      4811 
dram[17]:      4845      4915      4807      4717      4466      4539      4505      4611      4750      4697      4694      4709      4643      4640      4819      4755 
dram[18]:      4790      4805      4634      4725      4498      4567      4376      4483      4676      4735      4765      4708      4810      4630      4633      4670 
dram[19]:      4814      4843      4686      4722      4520      4532      4608      4619      4787      4788      4684      4673      4680      4662      4754      4638 
dram[20]:      4906      4773      4737      4750      4584      4588      4650      4581      4761      4786      4761      4821      4658      4666      4771      4790 
dram[21]:      4804      4842      4730      4676      4479      4538      4575      4546      4734      4653      4782      4884      4716      4557      4653      4668 
dram[22]:      4831      4721      4705      4787      4453      4488      4515      4670      4786      4763      4629      4751      4705      4705      4596      4740 
dram[23]:      4848      4810      4767      4805      4508      4549      4698      4625      4658      4823      4785      4765      4725      4684      4641      4738 
dram[24]:      4829      4785      4607      4606      4362      4502      4585      4681      4690      4722      4785      4686      4707      4680      4724      4746 
dram[25]:      4791      4762      4721      4706      4549      4506      4583      4571      4688      4750      4707      4675      4766      4590      4709      4647 
dram[26]:      4844      4932      4611      4767      4494      4488      4615      4590      4754      4871      4674      4735      4644      4685      4812      4767 
dram[27]:      4795      4836      4651      4646      4468      4531      4663      4684      4662      4714      4767      4760      4770      4677      4712      4738 
dram[28]:      4869      4895      4740      4625      4436      4546      4605      4668      4809      4748      4816      4700      4785      4719      4747      4808 
dram[29]:      4763      4836      4722      4590      4394      4436      4638      4642      4778      4943      4761      4706      4587      4636      4870      4727 
dram[30]:      4804      4845      4636      4499      4481      4404      4682      4521      4633      4713      4723      4666      4635      4663      4624      4689 
dram[31]:      4934      4851      4717      4628      4453      4401      4691      4626      4775      4747      4688      4799      4710      4690      4736      4717 
total dram reads = 2397972
bank skew: 4977/4349 = 1.14
chip skew: 75925/74093 = 1.02
number of total write accesses:
dram[0]:      2551      2693      2392      2439      2233      2268      2469      2485      2663      2787      2740      2734      2554      2617      2762      2724 
dram[1]:      2682      2607      2423      2458      2235      2213      2463      2567      2646      2702      2711      2792      2595      2658      2660      2645 
dram[2]:      2688      2666      2313      2345      2203      2143      2445      2460      2658      2665      2753      2751      2619      2624      2693      2699 
dram[3]:      2668      2698      2389      2426      2151      2252      2438      2539      2692      2749      2688      2721      2700      2724      2762      2648 
dram[4]:      2639      2661      2380      2435      2168      2198      2466      2483      2697      2699      2751      2701      2679      2705      2635      2699 
dram[5]:      2646      2711      2429      2454      2149      2183      2316      2460      2720      2650      2730      2697      2625      2618      2681      2653 
dram[6]:      2646      2683      2469      2390      2218      2224      2386      2516      2759      2740      2782      2758      2623      2600      2670      2790 
dram[7]:      2754      2761      2444      2459      2300      2176      2470      2526      2755      2662      2832      2798      2703      2653      2701      2713 
dram[8]:      2634      2722      2483      2450      2202      2217      2416      2540      2695      2742      2703      2746      2604      2732      2713      2696 
dram[9]:      2583      2653      2441      2411      2263      2167      2366      2459      2765      2693      2727      2680      2731      2730      2593      2706 
dram[10]:      2642      2681      2521      2379      2090      2221      2495      2493      2618      2717      2681      2753      2643      2631      2653      2649 
dram[11]:      2640      2643      2472      2427      2194      2272      2452      2526      2669      2753      2727      2720      2619      2737      2720      2632 
dram[12]:      2709      2708      2441      2317      2258      2239      2449      2465      2732      2610      2694      2780      2659      2605      2665      2646 
dram[13]:      2607      2696      2400      2368      2184      2212      2456      2437      2547      2715      2767      2717      2610      2699      2757      2620 
dram[14]:      2673      2704      2471      2409      2262      2278      2470      2547      2632      2700      2736      2772      2665      2761      2712      2703 
dram[15]:      2694      2674      2482      2467      2218      2208      2494      2530      2694      2704      2763      2694      2647      2734      2636      2594 
dram[16]:      2780      2714      2525      2383      2155      2256      2509      2494      2720      2731      2723      2686      2720      2611      2700      2726 
dram[17]:      2755      2716      2526      2370      2205      2229      2518      2445      2726      2702      2738      2817      2670      2667      2696      2702 
dram[18]:      2699      2651      2438      2448      2213      2191      2426      2518      2683      2701      2746      2745      2693      2634      2674      2566 
dram[19]:      2612      2639      2518      2393      2169      2275      2563      2547      2680      2717      2787      2720      2617      2707      2674      2699 
dram[20]:      2555      2674      2517      2349      2290      2226      2590      2514      2673      2719      2797      2761      2700      2683      2723      2755 
dram[21]:      2666      2689      2468      2397      2235      2255      2526      2536      2786      2691      2763      2801      2657      2587      2684      2660 
dram[22]:      2701      2650      2560      2325      2212      2228      2546      2473      2796      2653      2706      2750      2603      2698      2663      2644 
dram[23]:      2720      2645      2478      2418      2278      2250      2462      2483      2713      2723      2709      2751      2678      2612      2647      2753 
dram[24]:      2660      2691      2413      2375      2237      2254      2527      2517      2591      2630      2727      2697      2661      2675      2616      2646 
dram[25]:      2672      2704      2438      2406      2192      2213      2462      2496      2654      2695      2759      2720      2631      2619      2681      2642 
dram[26]:      2613      2736      2481      2500      2311      2209      2442      2455      2713      2748      2794      2749      2682      2660      2632      2643 
dram[27]:      2720      2702      2438      2398      2221      2195      2424      2517      2619      2692      2721      2745      2715      2623      2782      2768 
dram[28]:      2688      2692      2502      2377      2192      2267      2538      2537      2638      2730      2770      2712      2703      2646      2663      2733 
dram[29]:      2629      2620      2481      2367      2148      2186      2494      2465      2730      2817      2766      2803      2587      2657      2762      2699 
dram[30]:      2578      2602      2432      2397      2193      2211      2560      2452      2682      2703      2739      2714      2639      2642      2613      2613 
dram[31]:      2708      2750      2457      2451      2231      2234      2529      2567      2757      2775      2732      2766      2687      2665      2680      2706 
total dram writes = 1317973
bank skew: 2832/2090 = 1.36
chip skew: 41707/40722 = 1.02
average mf latency per bank:
dram[0]:       7138      7028      7347      7218      7479      7470      6378      6288      6545      6368      6368      6226      6754      6826      6743      6835
dram[1]:       6956      7042      7278      7142      7353      7524      6315      6256      6484      6469      6286      6233      6578      6708      6898      6982
dram[2]:       7113      7119      7367      7296      7445      7546      6488      6268      6550      6606      6545      6344      6758      6833      6899      6919
dram[3]:       6981      7080      7386      7272      7514      7558      6462      6389      6436      6466      6357      6365      6619      6813      6757      7021
dram[4]:       6947      6984      7403      7199      7453      7525      6355      6146      6375      6466      6266      6262      6663      6680      6889      6791
dram[5]:       6964      6859     96669      7217      7553      7498      6332      6217      6341      6396      6217      6297      6602      6681      6728      6905
dram[6]:       7036      7032      7351      7367      7522      7542      6453      6212      6495      6521      6374      6313      6674      6839      7010      6872
dram[7]:       6916      6934      7382      7316      7526      7649      6450      6187      6420      6498      6214      6228      6710      6689      6800      6862
dram[8]:       6788      6854      7276      7452      7461      7521      6267      6053      6379      6293      6395      6329      6788      6608      6770      6778
dram[9]:       6747      6761      7239      7252      7389      7668      6212      6088      6153      6265      6195      6359      6450      6501      6699      6682
dram[10]:       6788      6893      7103      7337      7857      7578      6270      6073      6404      6290      6384      6317      6737      6677      6792      6834
dram[11]:       6766      6868      7199      7246      7628      7441      6239      6120      6429      6231      6228      6296      6746      6735      6658      6857
dram[12]:       6822      6826      7397      7471      7472      7410      6334      6148      6419      6417      6485      6472      6750      6832      6894      6971
dram[13]:       6953      6865      7486      7466      7654      7634      6391      6196      6611      6381      6469      6477      6885      6796      6769      7071
dram[14]:       7221      7137      7635      7680      7837      7817      6645      6355      6738      6668      6657      6561      7043      7052      7101      7185
dram[15]:       6931      7085      7404      7459      7603      7678      6382      6219      6455      6392      6450      6536      6806      6917      6997      7206
dram[16]:       7062      7068      7204      7439      7648      7475      6385      6328      6623      6502      6412      6432      6750      6875      6894      6939
dram[17]:       7025      6988      7165      7334      7694      7648      6280      6364      6508      6557      6434      6249      6755      6751      6829      6820
dram[18]:       6858      6922      7158      7144      7468      7513      6347      6232      6497      6429      6302      6379      6562      6689      6838      6903
dram[19]:       6926      6972      7193      7289      7607      7604      6215      6186      6441      6446      6433      6319      6793      6618      6861      6969
dram[20]:       7165      7115      7295      7461      7549      7722      6263      6309      6635      6692      6384      6384      6854      6914      6948      6860
dram[21]:       6878      6940      7162      7229      7582      7433      6175      6164      6324      6522      6231      6143      6602      6810      6861      6821
dram[22]:       6952      7068      7240      7313      7614      7620      6268      6325      6412      6618      6427      6290      6709      6737      6960      6951
dram[23]:       8151      8263      8315      8387      8705      8786      7448      7477      7804      7637      7595      7639      7951      8089      8196      8042
dram[24]:       6932      6943      7521      7444      7701      7744      6176      6288      6593      6525      6377      6456      6711      6861      7034      6962
dram[25]:       6884      6925      7317      7403      7491      7590      6151      6269      6444      6417      6275      6257      6644      6884      6911      6857
dram[26]:       6860      6770      7209      7076      7455      7546      6061      6207      6315      6326      6229      6252      6662      6657      6846      6782
dram[27]:       6974      6889      7505      7416      7559      7755      6327      6225      6529      6426      6348      6332      6572      6917      6772      6767
dram[28]:       6915      6977      7283      7512      7716      7597      6198      6243      6464      6487      6268      6498      6742      6994      6915      6986
dram[29]:       6926      6919      7210      7415      7734      7621      6189      6271      6337      6135      6286      6268      6757      6757      6685      6796
dram[30]:       6910      6905      7287      7503      7628      7688      6095      6308      6325      6259      6324      6350      6676      6746      6879      7016
dram[31]:       6922      6886      7235      7371      7688      7604      6130      6285      6264      6345      6358      6325      6661      6780      7008      6939
maximum mf latency per bank:
dram[0]:      23318     23423     24225     23279     30113     23574     23935     22931     21868     19937     22010     23514     21284     23185     23064     20123
dram[1]:      22817     23483     24225     22324     29883     23478     24086     23007     19636     19710     20673     23522     19551     23277     21179     21119
dram[2]:      22888     23528     24170     22308     20854     22846     30071     22631     22529     19118     22403     23646     20994     23273     22696     21179
dram[3]:      23444     23587     24165     23154     21391     23247     24490     22947     21753     20075     28122     23605     20892     23163     22080     20786
dram[4]:      24217     23608     22834     23452     28895     23442     30041     22972     19616     19086     18069     19150     22364     23141     21577     21224
dram[5]:      24233     30105     26975     23451     28905     23775     23927     23514     19016     18886     20513     23737     23206     23443     21110     21512
dram[6]:      23374     23319     23311     23306     28050     23515     30056     23019     19935     21177     23049     21262     21528     23092     22375     21466
dram[7]:      23420     23292     23371     23295     27694     23479     30079     22965     19769     20092     20430     23419     23385     23313     22385     22011
dram[8]:      24072     25515     23378     23272     24170     22573     28039     23411     19607     19549     19734     22689     22501     23581     21550     21091
dram[9]:      24128     25518     23382     23509     25924     22487     28893     23446     18479     21648     20101     22851     23363     23508     21518     19871
dram[10]:      24243     24623     22904     23511     29785     22658     30124     22840     20649     20588     22108     22776     23343     23565     21284     20900
dram[11]:      24136     25522     22885     23532     23601     23565     27231     23468     20589     18149     19860     22903     21158     23510     20316     20377
dram[12]:      29818     22929     23506     27695     23899     22888     29770     23442     20139     23449     29314     23654     23327     23358     21446     21153
dram[13]:      29697     23024     23516     28069     25403     22947     28919     23443     19808     24139     29775     23647     23521     21441     21429     21117
dram[14]:      24207     24652     23403     30116     23738     22912     29789     23554     20692     19740     30076     19846     22846     23425     21403     20820
dram[15]:      23992     24638     23333     29961     24567     22829     27987     23563     20142     20033     30062     22562     23418     23498     21430     21136
dram[16]:      29861     22897     29623     23678     23934     22291     22411     29881     19173     19743     18625     23166     29058     23666     20219     20890
dram[17]:      23825     23287     29384     23682     23978     23016     23499     30119     18772     19752     18750     23165     29779     23673     20868     20728
dram[18]:      24008     22932     28959     23532     30050     22976     23430     28029     20979     18398     19748     22536     29765     23665     20997     20909
dram[19]:      24482     22968     28906     23572     29802     23020     23538     28055     17582     20874     19118     23190     30044     23622     21146     20883
dram[20]:      28947     23656     23689     22899     24126     23084     22703     23048     18724     19626     22331     22887     23517     23381     21663     20694
dram[21]:      29727     24661     23623     22901     24168     23080     23446     22679     17367     19083     23101     23036     23550     23497     21688     20945
dram[22]:      30081     23024     29815     22607     24021     23586     23241     22990     21480     20487     20819     23066     30062     23474     20568     21716
dram[23]:      29697     23139     29825     22564     24420     23966     23239     29723     21981     21647     20775     23121     30075     23617     20838     21863
dram[24]:      30118     23513     30003     22917     23794     23142     23987     23172     19730     20503     21492     18897     22418     22909     19997     20475
dram[25]:      28087     23509     29701     23023     23641     23149     24194     23158     19560     19805     22838     23443     30081     23033     21485     20938
dram[26]:      28953     23613     25053     22947     24140     22315     23910     23046     18761     19414     19849     18876     29623     22986     20629     20355
dram[27]:      28900     23541     25048     22950     24129     23086     24092     23075     19420     20400     22297     23504     22157     23204     20778     20853
dram[28]:      28941     23662     24075     23182     24223     23218     24165     21505     18007     19819     18600     23264     30032     23209     20863     21113
dram[29]:      28940     23726     24091     25479     23240     22676     24185     23155     21920     18833     18529     23287     20187     23108     21238     20898
dram[30]:      30015     23692     24050     24655     22849     22959     24156     21916     18346     20485     20618     19350     22379     23093     21168     20919
dram[31]:      30118     23421     23960     24642     24010     23059     24126     22000     18632     17872     23352     23383     22311     23170     20868     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265480 n_act=48644 n_pre=48628 n_ref_event=0 n_req=91481 n_rd=74954 n_rd_L2_A=0 n_write=0 n_wr_bk=41111 bw_util=0.2685
n_activity=265184 dram_eff=0.4377
bk0: 4842a 257533i bk1: 4853a 254540i bk2: 4566a 264986i bk3: 4740a 263741i bk4: 4493a 271745i bk5: 4502a 274704i bk6: 4605a 260498i bk7: 4601a 258963i bk8: 4773a 257427i bk9: 4708a 257297i bk10: 4702a 259952i bk11: 4711a 261485i bk12: 4729a 258640i bk13: 4644a 260441i bk14: 4737a 258669i bk15: 4748a 256476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468261
Row_Buffer_Locality_read = 0.506844
Row_Buffer_Locality_write = 0.293278
Bank_Level_Parallism = 11.293314
Bank_Level_Parallism_Col = 6.499690
Bank_Level_Parallism_Ready = 2.234756
write_to_read_ratio_blp_rw_average = 0.477390
GrpLevelPara = 3.248560 

BW Util details:
bwutil = 0.268467 
total_CMD = 432325 
util_bw = 116065 
Wasted_Col = 125398 
Wasted_Row = 9268 
Idle = 181594 

BW Util Bottlenecks: 
RCDc_limit = 234095 
RCDWRc_limit = 58984 
WTRc_limit = 81358 
RTWc_limit = 416881 
CCDLc_limit = 78119 
rwq = 0 
CCDLc_limit_alone = 45708 
WTRc_limit_alone = 74341 
RTWc_limit_alone = 391487 

Commands details: 
total_CMD = 432325 
n_nop = 265480 
Read = 74954 
Write = 0 
L2_Alloc = 0 
L2_WB = 41111 
n_act = 48644 
n_pre = 48628 
n_ref = 0 
n_req = 91481 
total_req = 116065 

Dual Bus Interface Util: 
issued_total_row = 97272 
issued_total_col = 116065 
Row_Bus_Util =  0.224997 
CoL_Bus_Util = 0.268467 
Either_Row_CoL_Bus_Util = 0.385925 
Issued_on_Two_Bus_Simul_Util = 0.107539 
issued_two_Eff = 0.278654 
queue_avg = 25.399290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265880 n_act=48435 n_pre=48419 n_ref_event=0 n_req=91107 n_rd=74685 n_rd_L2_A=0 n_write=0 n_wr_bk=41057 bw_util=0.2677
n_activity=264818 dram_eff=0.4371
bk0: 4783a 257318i bk1: 4747a 256852i bk2: 4613a 266035i bk3: 4795a 259908i bk4: 4551a 276008i bk5: 4424a 274493i bk6: 4517a 263143i bk7: 4466a 257264i bk8: 4736a 261413i bk9: 4807a 258151i bk10: 4683a 259998i bk11: 4737a 257845i bk12: 4759a 258970i bk13: 4707a 260528i bk14: 4642a 260443i bk15: 4718a 256410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468372
Row_Buffer_Locality_read = 0.506527
Row_Buffer_Locality_write = 0.294848
Bank_Level_Parallism = 11.219480
Bank_Level_Parallism_Col = 6.465280
Bank_Level_Parallism_Ready = 2.243041
write_to_read_ratio_blp_rw_average = 0.478030
GrpLevelPara = 3.237127 

BW Util details:
bwutil = 0.267720 
total_CMD = 432325 
util_bw = 115742 
Wasted_Col = 126693 
Wasted_Row = 9228 
Idle = 180662 

BW Util Bottlenecks: 
RCDc_limit = 234747 
RCDWRc_limit = 59003 
WTRc_limit = 82193 
RTWc_limit = 416995 
CCDLc_limit = 79646 
rwq = 0 
CCDLc_limit_alone = 46433 
WTRc_limit_alone = 75094 
RTWc_limit_alone = 390881 

Commands details: 
total_CMD = 432325 
n_nop = 265880 
Read = 74685 
Write = 0 
L2_Alloc = 0 
L2_WB = 41057 
n_act = 48435 
n_pre = 48419 
n_ref = 0 
n_req = 91107 
total_req = 115742 

Dual Bus Interface Util: 
issued_total_row = 96854 
issued_total_col = 115742 
Row_Bus_Util =  0.224031 
CoL_Bus_Util = 0.267720 
Either_Row_CoL_Bus_Util = 0.385000 
Issued_on_Two_Bus_Simul_Util = 0.106751 
issued_two_Eff = 0.277275 
queue_avg = 24.746212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265986 n_act=48215 n_pre=48199 n_ref_event=0 n_req=90736 n_rd=74534 n_rd_L2_A=0 n_write=0 n_wr_bk=40725 bw_util=0.2666
n_activity=264579 dram_eff=0.4356
bk0: 4716a 262242i bk1: 4732a 258129i bk2: 4779a 263069i bk3: 4712a 262418i bk4: 4538a 273339i bk5: 4553a 271030i bk6: 4432a 262477i bk7: 4603a 256662i bk8: 4724a 257639i bk9: 4704a 260647i bk10: 4507a 261708i bk11: 4721a 255304i bk12: 4694a 261244i bk13: 4707a 262065i bk14: 4676a 260148i bk15: 4736a 256344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468623
Row_Buffer_Locality_read = 0.507339
Row_Buffer_Locality_write = 0.290520
Bank_Level_Parallism = 11.227775
Bank_Level_Parallism_Col = 6.507598
Bank_Level_Parallism_Ready = 2.229223
write_to_read_ratio_blp_rw_average = 0.484637
GrpLevelPara = 3.254238 

BW Util details:
bwutil = 0.266603 
total_CMD = 432325 
util_bw = 115259 
Wasted_Col = 127182 
Wasted_Row = 9031 
Idle = 180853 

BW Util Bottlenecks: 
RCDc_limit = 236204 
RCDWRc_limit = 58240 
WTRc_limit = 78874 
RTWc_limit = 429294 
CCDLc_limit = 80190 
rwq = 0 
CCDLc_limit_alone = 46230 
WTRc_limit_alone = 71913 
RTWc_limit_alone = 402295 

Commands details: 
total_CMD = 432325 
n_nop = 265986 
Read = 74534 
Write = 0 
L2_Alloc = 0 
L2_WB = 40725 
n_act = 48215 
n_pre = 48199 
n_ref = 0 
n_req = 90736 
total_req = 115259 

Dual Bus Interface Util: 
issued_total_row = 96414 
issued_total_col = 115259 
Row_Bus_Util =  0.223013 
CoL_Bus_Util = 0.266603 
Either_Row_CoL_Bus_Util = 0.384755 
Issued_on_Two_Bus_Simul_Util = 0.104861 
issued_two_Eff = 0.272540 
queue_avg = 25.383633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265415 n_act=48505 n_pre=48489 n_ref_event=0 n_req=91551 n_rd=75023 n_rd_L2_A=0 n_write=0 n_wr_bk=41245 bw_util=0.2689
n_activity=265560 dram_eff=0.4378
bk0: 4867a 255818i bk1: 4876a 255616i bk2: 4685a 267404i bk3: 4773a 265484i bk4: 4471a 274842i bk5: 4551a 272259i bk6: 4527a 263766i bk7: 4486a 258053i bk8: 4748a 261936i bk9: 4703a 259413i bk10: 4653a 258705i bk11: 4782a 258951i bk12: 4747a 256768i bk13: 4726a 259533i bk14: 4734a 258876i bk15: 4694a 259483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470186
Row_Buffer_Locality_read = 0.508364
Row_Buffer_Locality_write = 0.296890
Bank_Level_Parallism = 11.224697
Bank_Level_Parallism_Col = 6.478100
Bank_Level_Parallism_Ready = 2.262411
write_to_read_ratio_blp_rw_average = 0.475052
GrpLevelPara = 3.239204 

BW Util details:
bwutil = 0.268937 
total_CMD = 432325 
util_bw = 116268 
Wasted_Col = 125615 
Wasted_Row = 9513 
Idle = 180929 

BW Util Bottlenecks: 
RCDc_limit = 233280 
RCDWRc_limit = 59757 
WTRc_limit = 78834 
RTWc_limit = 416812 
CCDLc_limit = 78235 
rwq = 0 
CCDLc_limit_alone = 45804 
WTRc_limit_alone = 72127 
RTWc_limit_alone = 391088 

Commands details: 
total_CMD = 432325 
n_nop = 265415 
Read = 75023 
Write = 0 
L2_Alloc = 0 
L2_WB = 41245 
n_act = 48505 
n_pre = 48489 
n_ref = 0 
n_req = 91551 
total_req = 116268 

Dual Bus Interface Util: 
issued_total_row = 96994 
issued_total_col = 116268 
Row_Bus_Util =  0.224354 
CoL_Bus_Util = 0.268937 
Either_Row_CoL_Bus_Util = 0.386075 
Issued_on_Two_Bus_Simul_Util = 0.107216 
issued_two_Eff = 0.277707 
queue_avg = 25.111393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265550 n_act=48531 n_pre=48515 n_ref_event=0 n_req=91148 n_rd=74697 n_rd_L2_A=0 n_write=0 n_wr_bk=40996 bw_util=0.2676
n_activity=264890 dram_eff=0.4368
bk0: 4905a 257115i bk1: 4790a 258042i bk2: 4659a 264161i bk3: 4652a 265631i bk4: 4453a 274914i bk5: 4477a 273888i bk6: 4644a 261039i bk7: 4484a 262567i bk8: 4724a 261880i bk9: 4725a 260236i bk10: 4750a 258307i bk11: 4603a 260332i bk12: 4658a 259531i bk13: 4724a 259894i bk14: 4727a 258096i bk15: 4722a 259004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467558
Row_Buffer_Locality_read = 0.505589
Row_Buffer_Locality_write = 0.294876
Bank_Level_Parallism = 11.189898
Bank_Level_Parallism_Col = 6.443022
Bank_Level_Parallism_Ready = 2.227257
write_to_read_ratio_blp_rw_average = 0.476983
GrpLevelPara = 3.247864 

BW Util details:
bwutil = 0.267607 
total_CMD = 432325 
util_bw = 115693 
Wasted_Col = 126327 
Wasted_Row = 9431 
Idle = 180874 

BW Util Bottlenecks: 
RCDc_limit = 235771 
RCDWRc_limit = 58640 
WTRc_limit = 78186 
RTWc_limit = 414715 
CCDLc_limit = 77965 
rwq = 0 
CCDLc_limit_alone = 45733 
WTRc_limit_alone = 71636 
RTWc_limit_alone = 389033 

Commands details: 
total_CMD = 432325 
n_nop = 265550 
Read = 74697 
Write = 0 
L2_Alloc = 0 
L2_WB = 40996 
n_act = 48531 
n_pre = 48515 
n_ref = 0 
n_req = 91148 
total_req = 115693 

Dual Bus Interface Util: 
issued_total_row = 97046 
issued_total_col = 115693 
Row_Bus_Util =  0.224475 
CoL_Bus_Util = 0.267607 
Either_Row_CoL_Bus_Util = 0.385763 
Issued_on_Two_Bus_Simul_Util = 0.106318 
issued_two_Eff = 0.275605 
queue_avg = 24.846989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.847
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=266304 n_act=48314 n_pre=48298 n_ref_event=0 n_req=90993 n_rd=74635 n_rd_L2_A=0 n_write=0 n_wr_bk=40722 bw_util=0.2668
n_activity=267338 dram_eff=0.4315
bk0: 4733a 263023i bk1: 4854a 256427i bk2: 4815a 258623i bk3: 4685a 261735i bk4: 4435a 276422i bk5: 4525a 274247i bk6: 4462a 265272i bk7: 4557a 261703i bk8: 4728a 258422i bk9: 4798a 257273i bk10: 4735a 263239i bk11: 4635a 261060i bk12: 4593a 261763i bk13: 4666a 260730i bk14: 4734a 259611i bk15: 4680a 260877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469036
Row_Buffer_Locality_read = 0.507228
Row_Buffer_Locality_write = 0.294779
Bank_Level_Parallism = 11.103683
Bank_Level_Parallism_Col = 6.413927
Bank_Level_Parallism_Ready = 2.231577
write_to_read_ratio_blp_rw_average = 0.475271
GrpLevelPara = 3.227779 

BW Util details:
bwutil = 0.266829 
total_CMD = 432325 
util_bw = 115357 
Wasted_Col = 127394 
Wasted_Row = 10117 
Idle = 179457 

BW Util Bottlenecks: 
RCDc_limit = 235434 
RCDWRc_limit = 59013 
WTRc_limit = 78074 
RTWc_limit = 413382 
CCDLc_limit = 77699 
rwq = 0 
CCDLc_limit_alone = 45235 
WTRc_limit_alone = 71399 
RTWc_limit_alone = 387593 

Commands details: 
total_CMD = 432325 
n_nop = 266304 
Read = 74635 
Write = 0 
L2_Alloc = 0 
L2_WB = 40722 
n_act = 48314 
n_pre = 48298 
n_ref = 0 
n_req = 90993 
total_req = 115357 

Dual Bus Interface Util: 
issued_total_row = 96612 
issued_total_col = 115357 
Row_Bus_Util =  0.223471 
CoL_Bus_Util = 0.266829 
Either_Row_CoL_Bus_Util = 0.384019 
Issued_on_Two_Bus_Simul_Util = 0.106281 
issued_two_Eff = 0.276760 
queue_avg = 24.955723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9557
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265346 n_act=48638 n_pre=48622 n_ref_event=0 n_req=91401 n_rd=74917 n_rd_L2_A=0 n_write=0 n_wr_bk=41254 bw_util=0.2687
n_activity=265966 dram_eff=0.4368
bk0: 4788a 257054i bk1: 4713a 260533i bk2: 4719a 262131i bk3: 4691a 263311i bk4: 4516a 275688i bk5: 4590a 271909i bk6: 4463a 260598i bk7: 4614a 254545i bk8: 4815a 256643i bk9: 4736a 260383i bk10: 4826a 258408i bk11: 4741a 258666i bk12: 4660a 261362i bk13: 4606a 262741i bk14: 4720a 260535i bk15: 4719a 254818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467861
Row_Buffer_Locality_read = 0.505840
Row_Buffer_Locality_write = 0.295256
Bank_Level_Parallism = 11.230138
Bank_Level_Parallism_Col = 6.471076
Bank_Level_Parallism_Ready = 2.246697
write_to_read_ratio_blp_rw_average = 0.477002
GrpLevelPara = 3.239893 

BW Util details:
bwutil = 0.268712 
total_CMD = 432325 
util_bw = 116171 
Wasted_Col = 126367 
Wasted_Row = 9398 
Idle = 180389 

BW Util Bottlenecks: 
RCDc_limit = 234084 
RCDWRc_limit = 59205 
WTRc_limit = 80954 
RTWc_limit = 416389 
CCDLc_limit = 78312 
rwq = 0 
CCDLc_limit_alone = 45909 
WTRc_limit_alone = 74057 
RTWc_limit_alone = 390883 

Commands details: 
total_CMD = 432325 
n_nop = 265346 
Read = 74917 
Write = 0 
L2_Alloc = 0 
L2_WB = 41254 
n_act = 48638 
n_pre = 48622 
n_ref = 0 
n_req = 91401 
total_req = 116171 

Dual Bus Interface Util: 
issued_total_row = 97260 
issued_total_col = 116171 
Row_Bus_Util =  0.224970 
CoL_Bus_Util = 0.268712 
Either_Row_CoL_Bus_Util = 0.386235 
Issued_on_Two_Bus_Simul_Util = 0.107447 
issued_two_Eff = 0.278191 
queue_avg = 25.565727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5657
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264496 n_act=48699 n_pre=48683 n_ref_event=0 n_req=92058 n_rd=75429 n_rd_L2_A=0 n_write=0 n_wr_bk=41707 bw_util=0.2709
n_activity=264752 dram_eff=0.4424
bk0: 4892a 255644i bk1: 4868a 254553i bk2: 4656a 260705i bk3: 4735a 263278i bk4: 4469a 270373i bk5: 4518a 272384i bk6: 4522a 256875i bk7: 4589a 257187i bk8: 4738a 254367i bk9: 4822a 256804i bk10: 4744a 257398i bk11: 4793a 257183i bk12: 4812a 256605i bk13: 4748a 261505i bk14: 4795a 257021i bk15: 4728a 257000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470997
Row_Buffer_Locality_read = 0.506940
Row_Buffer_Locality_write = 0.307956
Bank_Level_Parallism = 11.379328
Bank_Level_Parallism_Col = 6.588481
Bank_Level_Parallism_Ready = 2.280844
write_to_read_ratio_blp_rw_average = 0.478371
GrpLevelPara = 3.271959 

BW Util details:
bwutil = 0.270944 
total_CMD = 432325 
util_bw = 117136 
Wasted_Col = 125123 
Wasted_Row = 9107 
Idle = 180959 

BW Util Bottlenecks: 
RCDc_limit = 235037 
RCDWRc_limit = 58042 
WTRc_limit = 79661 
RTWc_limit = 425433 
CCDLc_limit = 78633 
rwq = 0 
CCDLc_limit_alone = 46112 
WTRc_limit_alone = 72927 
RTWc_limit_alone = 399646 

Commands details: 
total_CMD = 432325 
n_nop = 264496 
Read = 75429 
Write = 0 
L2_Alloc = 0 
L2_WB = 41707 
n_act = 48699 
n_pre = 48683 
n_ref = 0 
n_req = 92058 
total_req = 117136 

Dual Bus Interface Util: 
issued_total_row = 97382 
issued_total_col = 117136 
Row_Bus_Util =  0.225252 
CoL_Bus_Util = 0.270944 
Either_Row_CoL_Bus_Util = 0.388201 
Issued_on_Two_Bus_Simul_Util = 0.107995 
issued_two_Eff = 0.278194 
queue_avg = 26.201103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2011
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265382 n_act=48554 n_pre=48538 n_ref_event=0 n_req=91282 n_rd=74652 n_rd_L2_A=0 n_write=0 n_wr_bk=41295 bw_util=0.2682
n_activity=265977 dram_eff=0.4359
bk0: 4894a 256067i bk1: 4740a 257468i bk2: 4661a 261990i bk3: 4563a 264112i bk4: 4596a 270079i bk5: 4463a 274420i bk6: 4559a 262686i bk7: 4626a 258240i bk8: 4695a 259434i bk9: 4787a 258307i bk10: 4615a 262516i bk11: 4655a 260487i bk12: 4674a 263366i bk13: 4688a 260239i bk14: 4745a 259058i bk15: 4691a 258673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468088
Row_Buffer_Locality_read = 0.507314
Row_Buffer_Locality_write = 0.292002
Bank_Level_Parallism = 11.202284
Bank_Level_Parallism_Col = 6.449940
Bank_Level_Parallism_Ready = 2.249864
write_to_read_ratio_blp_rw_average = 0.475588
GrpLevelPara = 3.232441 

BW Util details:
bwutil = 0.268194 
total_CMD = 432325 
util_bw = 115947 
Wasted_Col = 126438 
Wasted_Row = 9469 
Idle = 180471 

BW Util Bottlenecks: 
RCDc_limit = 233419 
RCDWRc_limit = 59580 
WTRc_limit = 78650 
RTWc_limit = 414230 
CCDLc_limit = 77784 
rwq = 0 
CCDLc_limit_alone = 45238 
WTRc_limit_alone = 71886 
RTWc_limit_alone = 388448 

Commands details: 
total_CMD = 432325 
n_nop = 265382 
Read = 74652 
Write = 0 
L2_Alloc = 0 
L2_WB = 41295 
n_act = 48554 
n_pre = 48538 
n_ref = 0 
n_req = 91282 
total_req = 115947 

Dual Bus Interface Util: 
issued_total_row = 97092 
issued_total_col = 115947 
Row_Bus_Util =  0.224581 
CoL_Bus_Util = 0.268194 
Either_Row_CoL_Bus_Util = 0.386152 
Issued_on_Two_Bus_Simul_Util = 0.106623 
issued_two_Eff = 0.276118 
queue_avg = 25.037939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0379
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265773 n_act=48359 n_pre=48343 n_ref_event=0 n_req=91150 n_rd=74772 n_rd_L2_A=0 n_write=0 n_wr_bk=40968 bw_util=0.2677
n_activity=265201 dram_eff=0.4364
bk0: 4913a 263348i bk1: 4865a 257514i bk2: 4656a 262314i bk3: 4692a 261096i bk4: 4547a 274222i bk5: 4369a 273915i bk6: 4496a 263532i bk7: 4499a 260170i bk8: 4704a 263491i bk9: 4796a 261490i bk10: 4663a 258112i bk11: 4600a 263658i bk12: 4703a 258819i bk13: 4748a 258489i bk14: 4747a 260445i bk15: 4774a 253648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469457
Row_Buffer_Locality_read = 0.508118
Row_Buffer_Locality_write = 0.292954
Bank_Level_Parallism = 11.188145
Bank_Level_Parallism_Col = 6.478243
Bank_Level_Parallism_Ready = 2.233472
write_to_read_ratio_blp_rw_average = 0.479124
GrpLevelPara = 3.246449 

BW Util details:
bwutil = 0.267715 
total_CMD = 432325 
util_bw = 115740 
Wasted_Col = 126428 
Wasted_Row = 9356 
Idle = 180801 

BW Util Bottlenecks: 
RCDc_limit = 235426 
RCDWRc_limit = 58269 
WTRc_limit = 80425 
RTWc_limit = 419598 
CCDLc_limit = 78838 
rwq = 0 
CCDLc_limit_alone = 45605 
WTRc_limit_alone = 73534 
RTWc_limit_alone = 393256 

Commands details: 
total_CMD = 432325 
n_nop = 265773 
Read = 74772 
Write = 0 
L2_Alloc = 0 
L2_WB = 40968 
n_act = 48359 
n_pre = 48343 
n_ref = 0 
n_req = 91150 
total_req = 115740 

Dual Bus Interface Util: 
issued_total_row = 96702 
issued_total_col = 115740 
Row_Bus_Util =  0.223679 
CoL_Bus_Util = 0.267715 
Either_Row_CoL_Bus_Util = 0.385247 
Issued_on_Two_Bus_Simul_Util = 0.106147 
issued_two_Eff = 0.275530 
queue_avg = 25.368690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=266405 n_act=48199 n_pre=48183 n_ref_event=0 n_req=90661 n_rd=74316 n_rd_L2_A=0 n_write=0 n_wr_bk=40867 bw_util=0.2664
n_activity=264100 dram_eff=0.4361
bk0: 4920a 259644i bk1: 4794a 258254i bk2: 4735a 262708i bk3: 4699a 265835i bk4: 4433a 279589i bk5: 4404a 276351i bk6: 4529a 263045i bk7: 4537a 259849i bk8: 4693a 259768i bk9: 4693a 262664i bk10: 4557a 261082i bk11: 4718a 259609i bk12: 4562a 262391i bk13: 4713a 261618i bk14: 4697a 259466i bk15: 4632a 263625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468360
Row_Buffer_Locality_read = 0.506634
Row_Buffer_Locality_write = 0.294341
Bank_Level_Parallism = 11.142576
Bank_Level_Parallism_Col = 6.415421
Bank_Level_Parallism_Ready = 2.204275
write_to_read_ratio_blp_rw_average = 0.477260
GrpLevelPara = 3.239986 

BW Util details:
bwutil = 0.266427 
total_CMD = 432325 
util_bw = 115183 
Wasted_Col = 126065 
Wasted_Row = 9355 
Idle = 181722 

BW Util Bottlenecks: 
RCDc_limit = 234494 
RCDWRc_limit = 58730 
WTRc_limit = 79524 
RTWc_limit = 409361 
CCDLc_limit = 77905 
rwq = 0 
CCDLc_limit_alone = 45730 
WTRc_limit_alone = 72897 
RTWc_limit_alone = 383813 

Commands details: 
total_CMD = 432325 
n_nop = 266405 
Read = 74316 
Write = 0 
L2_Alloc = 0 
L2_WB = 40867 
n_act = 48199 
n_pre = 48183 
n_ref = 0 
n_req = 90661 
total_req = 115183 

Dual Bus Interface Util: 
issued_total_row = 96382 
issued_total_col = 115183 
Row_Bus_Util =  0.222939 
CoL_Bus_Util = 0.266427 
Either_Row_CoL_Bus_Util = 0.383785 
Issued_on_Two_Bus_Simul_Util = 0.105580 
issued_two_Eff = 0.275102 
queue_avg = 24.911669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9117
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265666 n_act=48224 n_pre=48208 n_ref_event=0 n_req=91515 n_rd=75058 n_rd_L2_A=0 n_write=0 n_wr_bk=41203 bw_util=0.2689
n_activity=264609 dram_eff=0.4394
bk0: 4976a 255170i bk1: 4802a 258124i bk2: 4811a 261546i bk3: 4635a 263760i bk4: 4430a 275514i bk5: 4508a 270943i bk6: 4629a 261058i bk7: 4725a 254905i bk8: 4684a 263656i bk9: 4793a 258948i bk10: 4677a 262226i bk11: 4766a 256951i bk12: 4588a 264731i bk13: 4666a 260160i bk14: 4744a 258453i bk15: 4624a 262697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473048
Row_Buffer_Locality_read = 0.509020
Row_Buffer_Locality_write = 0.308987
Bank_Level_Parallism = 11.235404
Bank_Level_Parallism_Col = 6.504013
Bank_Level_Parallism_Ready = 2.247202
write_to_read_ratio_blp_rw_average = 0.475576
GrpLevelPara = 3.251345 

BW Util details:
bwutil = 0.268920 
total_CMD = 432325 
util_bw = 116261 
Wasted_Col = 125348 
Wasted_Row = 9372 
Idle = 181344 

BW Util Bottlenecks: 
RCDc_limit = 233992 
RCDWRc_limit = 57485 
WTRc_limit = 79191 
RTWc_limit = 416133 
CCDLc_limit = 78555 
rwq = 0 
CCDLc_limit_alone = 45609 
WTRc_limit_alone = 72206 
RTWc_limit_alone = 390172 

Commands details: 
total_CMD = 432325 
n_nop = 265666 
Read = 75058 
Write = 0 
L2_Alloc = 0 
L2_WB = 41203 
n_act = 48224 
n_pre = 48208 
n_ref = 0 
n_req = 91515 
total_req = 116261 

Dual Bus Interface Util: 
issued_total_row = 96432 
issued_total_col = 116261 
Row_Bus_Util =  0.223054 
CoL_Bus_Util = 0.268920 
Either_Row_CoL_Bus_Util = 0.385495 
Issued_on_Two_Bus_Simul_Util = 0.106480 
issued_two_Eff = 0.276217 
queue_avg = 25.581688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5817
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265573 n_act=48408 n_pre=48392 n_ref_event=0 n_req=91238 n_rd=74818 n_rd_L2_A=0 n_write=0 n_wr_bk=40977 bw_util=0.2678
n_activity=267160 dram_eff=0.4334
bk0: 4755a 262611i bk1: 4887a 259081i bk2: 4684a 262725i bk3: 4648a 265322i bk4: 4534a 269208i bk5: 4534a 271179i bk6: 4549a 260127i bk7: 4603a 263008i bk8: 4731a 257752i bk9: 4805a 259901i bk10: 4710a 259205i bk11: 4716a 260023i bk12: 4731a 259901i bk13: 4624a 263893i bk14: 4645a 262160i bk15: 4662a 258340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469432
Row_Buffer_Locality_read = 0.508648
Row_Buffer_Locality_write = 0.290743
Bank_Level_Parallism = 11.104323
Bank_Level_Parallism_Col = 6.445037
Bank_Level_Parallism_Ready = 2.234716
write_to_read_ratio_blp_rw_average = 0.478502
GrpLevelPara = 3.231652 

BW Util details:
bwutil = 0.267842 
total_CMD = 432325 
util_bw = 115795 
Wasted_Col = 127235 
Wasted_Row = 10385 
Idle = 178910 

BW Util Bottlenecks: 
RCDc_limit = 235196 
RCDWRc_limit = 59348 
WTRc_limit = 78277 
RTWc_limit = 421117 
CCDLc_limit = 79075 
rwq = 0 
CCDLc_limit_alone = 46148 
WTRc_limit_alone = 71781 
RTWc_limit_alone = 394686 

Commands details: 
total_CMD = 432325 
n_nop = 265573 
Read = 74818 
Write = 0 
L2_Alloc = 0 
L2_WB = 40977 
n_act = 48408 
n_pre = 48392 
n_ref = 0 
n_req = 91238 
total_req = 115795 

Dual Bus Interface Util: 
issued_total_row = 96800 
issued_total_col = 115795 
Row_Bus_Util =  0.223906 
CoL_Bus_Util = 0.267842 
Either_Row_CoL_Bus_Util = 0.385710 
Issued_on_Two_Bus_Simul_Util = 0.106038 
issued_two_Eff = 0.274917 
queue_avg = 25.201187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2012
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=266726 n_act=47975 n_pre=47959 n_ref_event=0 n_req=90343 n_rd=74093 n_rd_L2_A=0 n_write=0 n_wr_bk=40792 bw_util=0.2657
n_activity=264671 dram_eff=0.4341
bk0: 4795a 260395i bk1: 4778a 259355i bk2: 4637a 263020i bk3: 4665a 264911i bk4: 4444a 272726i bk5: 4349a 274661i bk6: 4556a 262000i bk7: 4592a 259003i bk8: 4722a 261979i bk9: 4661a 259975i bk10: 4617a 262317i bk11: 4662a 258439i bk12: 4681a 261536i bk13: 4718a 260062i bk14: 4670a 256657i bk15: 4546a 259319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468968
Row_Buffer_Locality_read = 0.507295
Row_Buffer_Locality_write = 0.294215
Bank_Level_Parallism = 11.200934
Bank_Level_Parallism_Col = 6.516368
Bank_Level_Parallism_Ready = 2.233903
write_to_read_ratio_blp_rw_average = 0.483481
GrpLevelPara = 3.252993 

BW Util details:
bwutil = 0.265738 
total_CMD = 432325 
util_bw = 114885 
Wasted_Col = 126642 
Wasted_Row = 9451 
Idle = 181347 

BW Util Bottlenecks: 
RCDc_limit = 234389 
RCDWRc_limit = 58532 
WTRc_limit = 78745 
RTWc_limit = 427415 
CCDLc_limit = 78924 
rwq = 0 
CCDLc_limit_alone = 45792 
WTRc_limit_alone = 71985 
RTWc_limit_alone = 401043 

Commands details: 
total_CMD = 432325 
n_nop = 266726 
Read = 74093 
Write = 0 
L2_Alloc = 0 
L2_WB = 40792 
n_act = 47975 
n_pre = 47959 
n_ref = 0 
n_req = 90343 
total_req = 114885 

Dual Bus Interface Util: 
issued_total_row = 95934 
issued_total_col = 114885 
Row_Bus_Util =  0.221903 
CoL_Bus_Util = 0.265738 
Either_Row_CoL_Bus_Util = 0.383043 
Issued_on_Two_Bus_Simul_Util = 0.104597 
issued_two_Eff = 0.273069 
queue_avg = 25.035440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0354
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264005 n_act=48932 n_pre=48916 n_ref_event=0 n_req=92482 n_rd=75925 n_rd_L2_A=0 n_write=0 n_wr_bk=41495 bw_util=0.2716
n_activity=264959 dram_eff=0.4432
bk0: 4977a 255041i bk1: 4962a 253392i bk2: 4694a 258045i bk3: 4755a 262014i bk4: 4497a 267848i bk5: 4574a 266651i bk6: 4575a 259077i bk7: 4733a 250539i bk8: 4706a 255720i bk9: 4876a 252309i bk10: 4799a 256215i bk11: 4792a 253024i bk12: 4724a 255535i bk13: 4725a 255473i bk14: 4775a 254959i bk15: 4761a 255457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470902
Row_Buffer_Locality_read = 0.508107
Row_Buffer_Locality_write = 0.300296
Bank_Level_Parallism = 11.527044
Bank_Level_Parallism_Col = 6.683448
Bank_Level_Parallism_Ready = 2.282277
write_to_read_ratio_blp_rw_average = 0.484922
GrpLevelPara = 3.304252 

BW Util details:
bwutil = 0.271601 
total_CMD = 432325 
util_bw = 117420 
Wasted_Col = 125137 
Wasted_Row = 8885 
Idle = 180883 

BW Util Bottlenecks: 
RCDc_limit = 237302 
RCDWRc_limit = 58633 
WTRc_limit = 81765 
RTWc_limit = 437435 
CCDLc_limit = 80789 
rwq = 0 
CCDLc_limit_alone = 45984 
WTRc_limit_alone = 74463 
RTWc_limit_alone = 409932 

Commands details: 
total_CMD = 432325 
n_nop = 264005 
Read = 75925 
Write = 0 
L2_Alloc = 0 
L2_WB = 41495 
n_act = 48932 
n_pre = 48916 
n_ref = 0 
n_req = 92482 
total_req = 117420 

Dual Bus Interface Util: 
issued_total_row = 97848 
issued_total_col = 117420 
Row_Bus_Util =  0.226330 
CoL_Bus_Util = 0.271601 
Either_Row_CoL_Bus_Util = 0.389337 
Issued_on_Two_Bus_Simul_Util = 0.108594 
issued_two_Eff = 0.278921 
queue_avg = 26.988474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9885
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264933 n_act=48751 n_pre=48735 n_ref_event=0 n_req=91369 n_rd=74846 n_rd_L2_A=0 n_write=0 n_wr_bk=41233 bw_util=0.2685
n_activity=264134 dram_eff=0.4395
bk0: 4864a 256207i bk1: 4795a 257242i bk2: 4717a 263584i bk3: 4766a 258814i bk4: 4506a 270839i bk5: 4518a 271331i bk6: 4517a 259216i bk7: 4670a 257480i bk8: 4684a 257921i bk9: 4835a 254523i bk10: 4627a 258477i bk11: 4637a 261333i bk12: 4683a 259209i bk13: 4616a 259817i bk14: 4730a 256712i bk15: 4681a 260423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466438
Row_Buffer_Locality_read = 0.504289
Row_Buffer_Locality_write = 0.294983
Bank_Level_Parallism = 11.325003
Bank_Level_Parallism_Col = 6.518382
Bank_Level_Parallism_Ready = 2.238096
write_to_read_ratio_blp_rw_average = 0.482922
GrpLevelPara = 3.267647 

BW Util details:
bwutil = 0.268499 
total_CMD = 432325 
util_bw = 116079 
Wasted_Col = 126616 
Wasted_Row = 8558 
Idle = 181072 

BW Util Bottlenecks: 
RCDc_limit = 236271 
RCDWRc_limit = 60033 
WTRc_limit = 80392 
RTWc_limit = 429686 
CCDLc_limit = 78714 
rwq = 0 
CCDLc_limit_alone = 45957 
WTRc_limit_alone = 73694 
RTWc_limit_alone = 403627 

Commands details: 
total_CMD = 432325 
n_nop = 264933 
Read = 74846 
Write = 0 
L2_Alloc = 0 
L2_WB = 41233 
n_act = 48751 
n_pre = 48735 
n_ref = 0 
n_req = 91369 
total_req = 116079 

Dual Bus Interface Util: 
issued_total_row = 97486 
issued_total_col = 116079 
Row_Bus_Util =  0.225492 
CoL_Bus_Util = 0.268499 
Either_Row_CoL_Bus_Util = 0.387190 
Issued_on_Two_Bus_Simul_Util = 0.106802 
issued_two_Eff = 0.275838 
queue_avg = 25.487833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4878
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264068 n_act=49007 n_pre=48991 n_ref_event=0 n_req=92172 n_rd=75596 n_rd_L2_A=0 n_write=0 n_wr_bk=41433 bw_util=0.2707
n_activity=265327 dram_eff=0.4411
bk0: 4845a 255751i bk1: 4974a 255352i bk2: 4720a 261999i bk3: 4766a 262875i bk4: 4592a 267448i bk5: 4560a 269140i bk6: 4577a 258541i bk7: 4677a 256444i bk8: 4629a 259497i bk9: 4831a 254255i bk10: 4688a 258875i bk11: 4687a 255825i bk12: 4673a 258465i bk13: 4754a 257734i bk14: 4812a 253994i bk15: 4811a 256227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468309
Row_Buffer_Locality_read = 0.506971
Row_Buffer_Locality_write = 0.291988
Bank_Level_Parallism = 11.394828
Bank_Level_Parallism_Col = 6.583829
Bank_Level_Parallism_Ready = 2.247332
write_to_read_ratio_blp_rw_average = 0.484684
GrpLevelPara = 3.285994 

BW Util details:
bwutil = 0.270697 
total_CMD = 432325 
util_bw = 117029 
Wasted_Col = 125774 
Wasted_Row = 8798 
Idle = 180724 

BW Util Bottlenecks: 
RCDc_limit = 237930 
RCDWRc_limit = 59092 
WTRc_limit = 80385 
RTWc_limit = 431356 
CCDLc_limit = 80293 
rwq = 0 
CCDLc_limit_alone = 46241 
WTRc_limit_alone = 73492 
RTWc_limit_alone = 404197 

Commands details: 
total_CMD = 432325 
n_nop = 264068 
Read = 75596 
Write = 0 
L2_Alloc = 0 
L2_WB = 41433 
n_act = 49007 
n_pre = 48991 
n_ref = 0 
n_req = 92172 
total_req = 117029 

Dual Bus Interface Util: 
issued_total_row = 97998 
issued_total_col = 117029 
Row_Bus_Util =  0.226677 
CoL_Bus_Util = 0.270697 
Either_Row_CoL_Bus_Util = 0.389191 
Issued_on_Two_Bus_Simul_Util = 0.108183 
issued_two_Eff = 0.277968 
queue_avg = 26.268902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2689
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264464 n_act=48866 n_pre=48850 n_ref_event=0 n_req=91668 n_rd=75112 n_rd_L2_A=0 n_write=0 n_wr_bk=41482 bw_util=0.2697
n_activity=266422 dram_eff=0.4376
bk0: 4845a 256298i bk1: 4915a 256006i bk2: 4807a 259478i bk3: 4717a 264794i bk4: 4466a 271969i bk5: 4539a 272323i bk6: 4505a 255632i bk7: 4611a 258913i bk8: 4750a 257769i bk9: 4697a 256605i bk10: 4694a 259339i bk11: 4709a 257162i bk12: 4643a 259714i bk13: 4640a 258984i bk14: 4819a 255780i bk15: 4755a 257716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466924
Row_Buffer_Locality_read = 0.503834
Row_Buffer_Locality_write = 0.299468
Bank_Level_Parallism = 11.296397
Bank_Level_Parallism_Col = 6.517587
Bank_Level_Parallism_Ready = 2.240475
write_to_read_ratio_blp_rw_average = 0.477293
GrpLevelPara = 3.259383 

BW Util details:
bwutil = 0.269691 
total_CMD = 432325 
util_bw = 116594 
Wasted_Col = 126010 
Wasted_Row = 9723 
Idle = 179998 

BW Util Bottlenecks: 
RCDc_limit = 236614 
RCDWRc_limit = 59136 
WTRc_limit = 79003 
RTWc_limit = 423092 
CCDLc_limit = 79732 
rwq = 0 
CCDLc_limit_alone = 46105 
WTRc_limit_alone = 71910 
RTWc_limit_alone = 396558 

Commands details: 
total_CMD = 432325 
n_nop = 264464 
Read = 75112 
Write = 0 
L2_Alloc = 0 
L2_WB = 41482 
n_act = 48866 
n_pre = 48850 
n_ref = 0 
n_req = 91668 
total_req = 116594 

Dual Bus Interface Util: 
issued_total_row = 97716 
issued_total_col = 116594 
Row_Bus_Util =  0.226024 
CoL_Bus_Util = 0.269691 
Either_Row_CoL_Bus_Util = 0.388275 
Issued_on_Two_Bus_Simul_Util = 0.107440 
issued_two_Eff = 0.276711 
queue_avg = 25.952957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.953
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265644 n_act=48606 n_pre=48590 n_ref_event=0 n_req=90982 n_rd=74505 n_rd_L2_A=0 n_write=0 n_wr_bk=41026 bw_util=0.2672
n_activity=264751 dram_eff=0.4364
bk0: 4790a 260432i bk1: 4805a 258283i bk2: 4634a 263783i bk3: 4725a 262997i bk4: 4498a 271698i bk5: 4567a 272091i bk6: 4376a 262148i bk7: 4483a 258343i bk8: 4676a 259128i bk9: 4735a 260030i bk10: 4765a 262093i bk11: 4708a 257962i bk12: 4810a 257475i bk13: 4630a 262443i bk14: 4633a 259450i bk15: 4670a 259962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465762
Row_Buffer_Locality_read = 0.503899
Row_Buffer_Locality_write = 0.293318
Bank_Level_Parallism = 11.218919
Bank_Level_Parallism_Col = 6.466311
Bank_Level_Parallism_Ready = 2.234682
write_to_read_ratio_blp_rw_average = 0.475383
GrpLevelPara = 3.241142 

BW Util details:
bwutil = 0.267232 
total_CMD = 432325 
util_bw = 115531 
Wasted_Col = 126549 
Wasted_Row = 9269 
Idle = 180976 

BW Util Bottlenecks: 
RCDc_limit = 236199 
RCDWRc_limit = 59146 
WTRc_limit = 81026 
RTWc_limit = 415245 
CCDLc_limit = 78783 
rwq = 0 
CCDLc_limit_alone = 45852 
WTRc_limit_alone = 73785 
RTWc_limit_alone = 389555 

Commands details: 
total_CMD = 432325 
n_nop = 265644 
Read = 74505 
Write = 0 
L2_Alloc = 0 
L2_WB = 41026 
n_act = 48606 
n_pre = 48590 
n_ref = 0 
n_req = 90982 
total_req = 115531 

Dual Bus Interface Util: 
issued_total_row = 97196 
issued_total_col = 115531 
Row_Bus_Util =  0.224822 
CoL_Bus_Util = 0.267232 
Either_Row_CoL_Bus_Util = 0.385546 
Issued_on_Two_Bus_Simul_Util = 0.106508 
issued_two_Eff = 0.276252 
queue_avg = 25.284662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2847
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264907 n_act=48672 n_pre=48656 n_ref_event=0 n_req=91516 n_rd=75010 n_rd_L2_A=0 n_write=0 n_wr_bk=41317 bw_util=0.2691
n_activity=265318 dram_eff=0.4384
bk0: 4814a 262142i bk1: 4843a 255177i bk2: 4686a 262084i bk3: 4722a 262564i bk4: 4520a 275720i bk5: 4532a 268494i bk6: 4608a 259519i bk7: 4619a 258934i bk8: 4787a 254842i bk9: 4788a 253947i bk10: 4684a 258180i bk11: 4673a 260165i bk12: 4680a 258789i bk13: 4662a 261696i bk14: 4754a 258282i bk15: 4638a 259749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468159
Row_Buffer_Locality_read = 0.505373
Row_Buffer_Locality_write = 0.299043
Bank_Level_Parallism = 11.283769
Bank_Level_Parallism_Col = 6.516177
Bank_Level_Parallism_Ready = 2.232990
write_to_read_ratio_blp_rw_average = 0.484165
GrpLevelPara = 3.267426 

BW Util details:
bwutil = 0.269073 
total_CMD = 432325 
util_bw = 116327 
Wasted_Col = 126140 
Wasted_Row = 9083 
Idle = 180775 

BW Util Bottlenecks: 
RCDc_limit = 236519 
RCDWRc_limit = 58510 
WTRc_limit = 80197 
RTWc_limit = 422591 
CCDLc_limit = 79399 
rwq = 0 
CCDLc_limit_alone = 45696 
WTRc_limit_alone = 73327 
RTWc_limit_alone = 395758 

Commands details: 
total_CMD = 432325 
n_nop = 264907 
Read = 75010 
Write = 0 
L2_Alloc = 0 
L2_WB = 41317 
n_act = 48672 
n_pre = 48656 
n_ref = 0 
n_req = 91516 
total_req = 116327 

Dual Bus Interface Util: 
issued_total_row = 97328 
issued_total_col = 116327 
Row_Bus_Util =  0.225127 
CoL_Bus_Util = 0.269073 
Either_Row_CoL_Bus_Util = 0.387250 
Issued_on_Two_Bus_Simul_Util = 0.106950 
issued_two_Eff = 0.276177 
queue_avg = 25.841286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8413
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=263990 n_act=49205 n_pre=49189 n_ref_event=0 n_req=92209 n_rd=75583 n_rd_L2_A=0 n_write=0 n_wr_bk=41526 bw_util=0.2709
n_activity=265108 dram_eff=0.4417
bk0: 4906a 253613i bk1: 4773a 255421i bk2: 4737a 255615i bk3: 4750a 259258i bk4: 4584a 266976i bk5: 4588a 270729i bk6: 4650a 253174i bk7: 4581a 256918i bk8: 4761a 254470i bk9: 4786a 252871i bk10: 4761a 254292i bk11: 4821a 257245i bk12: 4658a 260086i bk13: 4666a 256438i bk14: 4771a 252259i bk15: 4790a 256325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466375
Row_Buffer_Locality_read = 0.501779
Row_Buffer_Locality_write = 0.305425
Bank_Level_Parallism = 11.506435
Bank_Level_Parallism_Col = 6.628451
Bank_Level_Parallism_Ready = 2.256573
write_to_read_ratio_blp_rw_average = 0.482630
GrpLevelPara = 3.285471 

BW Util details:
bwutil = 0.270882 
total_CMD = 432325 
util_bw = 117109 
Wasted_Col = 125870 
Wasted_Row = 8508 
Idle = 180838 

BW Util Bottlenecks: 
RCDc_limit = 240028 
RCDWRc_limit = 58373 
WTRc_limit = 79246 
RTWc_limit = 437281 
CCDLc_limit = 80371 
rwq = 0 
CCDLc_limit_alone = 46869 
WTRc_limit_alone = 72537 
RTWc_limit_alone = 410488 

Commands details: 
total_CMD = 432325 
n_nop = 263990 
Read = 75583 
Write = 0 
L2_Alloc = 0 
L2_WB = 41526 
n_act = 49205 
n_pre = 49189 
n_ref = 0 
n_req = 92209 
total_req = 117109 

Dual Bus Interface Util: 
issued_total_row = 98394 
issued_total_col = 117109 
Row_Bus_Util =  0.227593 
CoL_Bus_Util = 0.270882 
Either_Row_CoL_Bus_Util = 0.389371 
Issued_on_Two_Bus_Simul_Util = 0.109103 
issued_two_Eff = 0.280203 
queue_avg = 26.605539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6055
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264763 n_act=48813 n_pre=48797 n_ref_event=0 n_req=91434 n_rd=74837 n_rd_L2_A=0 n_write=0 n_wr_bk=41401 bw_util=0.2689
n_activity=265284 dram_eff=0.4382
bk0: 4804a 258527i bk1: 4842a 257640i bk2: 4730a 262969i bk3: 4676a 264608i bk4: 4479a 273540i bk5: 4538a 266144i bk6: 4575a 256392i bk7: 4546a 258326i bk8: 4734a 258726i bk9: 4653a 261092i bk10: 4782a 253538i bk11: 4884a 256626i bk12: 4716a 260862i bk13: 4557a 264745i bk14: 4653a 259875i bk15: 4668a 258761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466140
Row_Buffer_Locality_read = 0.504830
Row_Buffer_Locality_write = 0.291679
Bank_Level_Parallism = 11.274878
Bank_Level_Parallism_Col = 6.499333
Bank_Level_Parallism_Ready = 2.228204
write_to_read_ratio_blp_rw_average = 0.479996
GrpLevelPara = 3.259651 

BW Util details:
bwutil = 0.268867 
total_CMD = 432325 
util_bw = 116238 
Wasted_Col = 126146 
Wasted_Row = 9172 
Idle = 180769 

BW Util Bottlenecks: 
RCDc_limit = 235969 
RCDWRc_limit = 59552 
WTRc_limit = 80387 
RTWc_limit = 421722 
CCDLc_limit = 78339 
rwq = 0 
CCDLc_limit_alone = 45327 
WTRc_limit_alone = 73634 
RTWc_limit_alone = 395463 

Commands details: 
total_CMD = 432325 
n_nop = 264763 
Read = 74837 
Write = 0 
L2_Alloc = 0 
L2_WB = 41401 
n_act = 48813 
n_pre = 48797 
n_ref = 0 
n_req = 91434 
total_req = 116238 

Dual Bus Interface Util: 
issued_total_row = 97610 
issued_total_col = 116238 
Row_Bus_Util =  0.225779 
CoL_Bus_Util = 0.268867 
Either_Row_CoL_Bus_Util = 0.387583 
Issued_on_Two_Bus_Simul_Util = 0.107063 
issued_two_Eff = 0.276232 
queue_avg = 25.049589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0496
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264313 n_act=49203 n_pre=49187 n_ref_event=0 n_req=91402 n_rd=74845 n_rd_L2_A=0 n_write=0 n_wr_bk=41208 bw_util=0.2684
n_activity=267012 dram_eff=0.4346
bk0: 4831a 255412i bk1: 4721a 257301i bk2: 4705a 259646i bk3: 4787a 261241i bk4: 4453a 269006i bk5: 4488a 266370i bk6: 4515a 257706i bk7: 4670a 254777i bk8: 4786a 253475i bk9: 4763a 257494i bk10: 4629a 257927i bk11: 4751a 254516i bk12: 4705a 257933i bk13: 4705a 260168i bk14: 4596a 257491i bk15: 4740a 258906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.461686
Row_Buffer_Locality_read = 0.498804
Row_Buffer_Locality_write = 0.293894
Bank_Level_Parallism = 11.338243
Bank_Level_Parallism_Col = 6.524569
Bank_Level_Parallism_Ready = 2.236599
write_to_read_ratio_blp_rw_average = 0.484078
GrpLevelPara = 3.250180 

BW Util details:
bwutil = 0.268439 
total_CMD = 432325 
util_bw = 116053 
Wasted_Col = 127726 
Wasted_Row = 9279 
Idle = 179267 

BW Util Bottlenecks: 
RCDc_limit = 240878 
RCDWRc_limit = 60124 
WTRc_limit = 78423 
RTWc_limit = 433700 
CCDLc_limit = 80312 
rwq = 0 
CCDLc_limit_alone = 46929 
WTRc_limit_alone = 71807 
RTWc_limit_alone = 406933 

Commands details: 
total_CMD = 432325 
n_nop = 264313 
Read = 74845 
Write = 0 
L2_Alloc = 0 
L2_WB = 41208 
n_act = 49203 
n_pre = 49187 
n_ref = 0 
n_req = 91402 
total_req = 116053 

Dual Bus Interface Util: 
issued_total_row = 98390 
issued_total_col = 116053 
Row_Bus_Util =  0.227583 
CoL_Bus_Util = 0.268439 
Either_Row_CoL_Bus_Util = 0.388624 
Issued_on_Two_Bus_Simul_Util = 0.107398 
issued_two_Eff = 0.276355 
queue_avg = 25.728872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7289
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=263470 n_act=49874 n_pre=49858 n_ref_event=0 n_req=91946 n_rd=75429 n_rd_L2_A=0 n_write=0 n_wr_bk=41320 bw_util=0.27
n_activity=265127 dram_eff=0.4404
bk0: 4848a 245812i bk1: 4810a 249161i bk2: 4767a 253422i bk3: 4805a 254651i bk4: 4508a 259473i bk5: 4549a 260483i bk6: 4698a 251983i bk7: 4625a 251431i bk8: 4658a 249625i bk9: 4823a 251362i bk10: 4785a 253466i bk11: 4765a 252662i bk12: 4725a 253097i bk13: 4684a 252534i bk14: 4641a 253914i bk15: 4738a 248865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.457573
Row_Buffer_Locality_read = 0.489639
Row_Buffer_Locality_write = 0.311134
Bank_Level_Parallism = 11.804180
Bank_Level_Parallism_Col = 6.777740
Bank_Level_Parallism_Ready = 2.293159
write_to_read_ratio_blp_rw_average = 0.483135
GrpLevelPara = 3.321927 

BW Util details:
bwutil = 0.270049 
total_CMD = 432325 
util_bw = 116749 
Wasted_Col = 126017 
Wasted_Row = 8603 
Idle = 180956 

BW Util Bottlenecks: 
RCDc_limit = 248855 
RCDWRc_limit = 57061 
WTRc_limit = 77620 
RTWc_limit = 449728 
CCDLc_limit = 81673 
rwq = 0 
CCDLc_limit_alone = 46927 
WTRc_limit_alone = 70959 
RTWc_limit_alone = 421643 

Commands details: 
total_CMD = 432325 
n_nop = 263470 
Read = 75429 
Write = 0 
L2_Alloc = 0 
L2_WB = 41320 
n_act = 49874 
n_pre = 49858 
n_ref = 0 
n_req = 91946 
total_req = 116749 

Dual Bus Interface Util: 
issued_total_row = 99732 
issued_total_col = 116749 
Row_Bus_Util =  0.230688 
CoL_Bus_Util = 0.270049 
Either_Row_CoL_Bus_Util = 0.390574 
Issued_on_Two_Bus_Simul_Util = 0.110162 
issued_two_Eff = 0.282053 
queue_avg = 28.412281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4123
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265706 n_act=48268 n_pre=48252 n_ref_event=0 n_req=91031 n_rd=74697 n_rd_L2_A=0 n_write=0 n_wr_bk=40917 bw_util=0.2674
n_activity=265510 dram_eff=0.4354
bk0: 4829a 258785i bk1: 4785a 259696i bk2: 4607a 264275i bk3: 4606a 265497i bk4: 4362a 272213i bk5: 4502a 268457i bk6: 4585a 257740i bk7: 4681a 257521i bk8: 4690a 264731i bk9: 4722a 259306i bk10: 4785a 256360i bk11: 4686a 260680i bk12: 4707a 259226i bk13: 4680a 260841i bk14: 4724a 261513i bk15: 4746a 259307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469763
Row_Buffer_Locality_read = 0.508494
Row_Buffer_Locality_write = 0.292641
Bank_Level_Parallism = 11.219667
Bank_Level_Parallism_Col = 6.510920
Bank_Level_Parallism_Ready = 2.263177
write_to_read_ratio_blp_rw_average = 0.483185
GrpLevelPara = 3.266185 

BW Util details:
bwutil = 0.267424 
total_CMD = 432325 
util_bw = 115614 
Wasted_Col = 126807 
Wasted_Row = 9109 
Idle = 180795 

BW Util Bottlenecks: 
RCDc_limit = 234665 
RCDWRc_limit = 59201 
WTRc_limit = 77244 
RTWc_limit = 432553 
CCDLc_limit = 79054 
rwq = 0 
CCDLc_limit_alone = 45439 
WTRc_limit_alone = 70510 
RTWc_limit_alone = 405672 

Commands details: 
total_CMD = 432325 
n_nop = 265706 
Read = 74697 
Write = 0 
L2_Alloc = 0 
L2_WB = 40917 
n_act = 48268 
n_pre = 48252 
n_ref = 0 
n_req = 91031 
total_req = 115614 

Dual Bus Interface Util: 
issued_total_row = 96520 
issued_total_col = 115614 
Row_Bus_Util =  0.223258 
CoL_Bus_Util = 0.267424 
Either_Row_CoL_Bus_Util = 0.385402 
Issued_on_Two_Bus_Simul_Util = 0.105280 
issued_two_Eff = 0.273168 
queue_avg = 25.139729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1397
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265354 n_act=48600 n_pre=48584 n_ref_event=0 n_req=91174 n_rd=74721 n_rd_L2_A=0 n_write=0 n_wr_bk=40984 bw_util=0.2676
n_activity=264665 dram_eff=0.4372
bk0: 4791a 257303i bk1: 4762a 257110i bk2: 4721a 262387i bk3: 4706a 263092i bk4: 4549a 270546i bk5: 4506a 272948i bk6: 4583a 258549i bk7: 4571a 256464i bk8: 4688a 262544i bk9: 4750a 258124i bk10: 4707a 257314i bk11: 4675a 261745i bk12: 4766a 255027i bk13: 4590a 261746i bk14: 4709a 260825i bk15: 4647a 259329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466953
Row_Buffer_Locality_read = 0.506444
Row_Buffer_Locality_write = 0.287607
Bank_Level_Parallism = 11.289886
Bank_Level_Parallism_Col = 6.524739
Bank_Level_Parallism_Ready = 2.265693
write_to_read_ratio_blp_rw_average = 0.481622
GrpLevelPara = 3.265072 

BW Util details:
bwutil = 0.267634 
total_CMD = 432325 
util_bw = 115705 
Wasted_Col = 126181 
Wasted_Row = 9075 
Idle = 181364 

BW Util Bottlenecks: 
RCDc_limit = 236497 
RCDWRc_limit = 59662 
WTRc_limit = 77867 
RTWc_limit = 427405 
CCDLc_limit = 77968 
rwq = 0 
CCDLc_limit_alone = 45201 
WTRc_limit_alone = 71399 
RTWc_limit_alone = 401106 

Commands details: 
total_CMD = 432325 
n_nop = 265354 
Read = 74721 
Write = 0 
L2_Alloc = 0 
L2_WB = 40984 
n_act = 48600 
n_pre = 48584 
n_ref = 0 
n_req = 91174 
total_req = 115705 

Dual Bus Interface Util: 
issued_total_row = 97184 
issued_total_col = 115705 
Row_Bus_Util =  0.224794 
CoL_Bus_Util = 0.267634 
Either_Row_CoL_Bus_Util = 0.386216 
Issued_on_Two_Bus_Simul_Util = 0.106212 
issued_two_Eff = 0.275006 
queue_avg = 25.186802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1868
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264922 n_act=48694 n_pre=48678 n_ref_event=0 n_req=91865 n_rd=75283 n_rd_L2_A=0 n_write=0 n_wr_bk=41368 bw_util=0.2698
n_activity=263926 dram_eff=0.442
bk0: 4844a 259750i bk1: 4932a 253944i bk2: 4611a 264938i bk3: 4767a 263603i bk4: 4494a 270665i bk5: 4488a 272964i bk6: 4615a 255847i bk7: 4590a 258971i bk8: 4754a 257698i bk9: 4871a 257642i bk10: 4674a 259557i bk11: 4735a 259150i bk12: 4644a 259981i bk13: 4685a 257658i bk14: 4812a 255917i bk15: 4767a 259581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469940
Row_Buffer_Locality_read = 0.507591
Row_Buffer_Locality_write = 0.298999
Bank_Level_Parallism = 11.333335
Bank_Level_Parallism_Col = 6.512711
Bank_Level_Parallism_Ready = 2.271159
write_to_read_ratio_blp_rw_average = 0.474079
GrpLevelPara = 3.245151 

BW Util details:
bwutil = 0.269822 
total_CMD = 432325 
util_bw = 116651 
Wasted_Col = 125268 
Wasted_Row = 8775 
Idle = 181631 

BW Util Bottlenecks: 
RCDc_limit = 235202 
RCDWRc_limit = 59182 
WTRc_limit = 80828 
RTWc_limit = 415379 
CCDLc_limit = 78242 
rwq = 0 
CCDLc_limit_alone = 45378 
WTRc_limit_alone = 73700 
RTWc_limit_alone = 389643 

Commands details: 
total_CMD = 432325 
n_nop = 264922 
Read = 75283 
Write = 0 
L2_Alloc = 0 
L2_WB = 41368 
n_act = 48694 
n_pre = 48678 
n_ref = 0 
n_req = 91865 
total_req = 116651 

Dual Bus Interface Util: 
issued_total_row = 97372 
issued_total_col = 116651 
Row_Bus_Util =  0.225229 
CoL_Bus_Util = 0.269822 
Either_Row_CoL_Bus_Util = 0.387216 
Issued_on_Two_Bus_Simul_Util = 0.107836 
issued_two_Eff = 0.278490 
queue_avg = 25.262947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2629
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265009 n_act=48691 n_pre=48675 n_ref_event=0 n_req=91595 n_rd=75074 n_rd_L2_A=0 n_write=0 n_wr_bk=41280 bw_util=0.2691
n_activity=265993 dram_eff=0.4374
bk0: 4795a 259899i bk1: 4836a 257030i bk2: 4651a 262818i bk3: 4646a 262353i bk4: 4468a 273158i bk5: 4531a 272141i bk6: 4663a 260706i bk7: 4684a 253573i bk8: 4662a 259394i bk9: 4714a 258349i bk10: 4767a 254786i bk11: 4760a 258060i bk12: 4770a 256253i bk13: 4677a 261405i bk14: 4712a 257332i bk15: 4738a 258661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468410
Row_Buffer_Locality_read = 0.508032
Row_Buffer_Locality_write = 0.288360
Bank_Level_Parallism = 11.261461
Bank_Level_Parallism_Col = 6.496137
Bank_Level_Parallism_Ready = 2.255797
write_to_read_ratio_blp_rw_average = 0.480638
GrpLevelPara = 3.249842 

BW Util details:
bwutil = 0.269135 
total_CMD = 432325 
util_bw = 116354 
Wasted_Col = 126780 
Wasted_Row = 9309 
Idle = 179882 

BW Util Bottlenecks: 
RCDc_limit = 235110 
RCDWRc_limit = 60072 
WTRc_limit = 78649 
RTWc_limit = 426760 
CCDLc_limit = 79373 
rwq = 0 
CCDLc_limit_alone = 46299 
WTRc_limit_alone = 71707 
RTWc_limit_alone = 400628 

Commands details: 
total_CMD = 432325 
n_nop = 265009 
Read = 75074 
Write = 0 
L2_Alloc = 0 
L2_WB = 41280 
n_act = 48691 
n_pre = 48675 
n_ref = 0 
n_req = 91595 
total_req = 116354 

Dual Bus Interface Util: 
issued_total_row = 97366 
issued_total_col = 116354 
Row_Bus_Util =  0.225215 
CoL_Bus_Util = 0.269135 
Either_Row_CoL_Bus_Util = 0.387014 
Issued_on_Two_Bus_Simul_Util = 0.107336 
issued_two_Eff = 0.277343 
queue_avg = 25.262943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2629
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264619 n_act=48663 n_pre=48647 n_ref_event=0 n_req=92041 n_rd=75516 n_rd_L2_A=0 n_write=0 n_wr_bk=41388 bw_util=0.2704
n_activity=264135 dram_eff=0.4426
bk0: 4869a 256504i bk1: 4895a 255950i bk2: 4740a 260094i bk3: 4625a 266442i bk4: 4436a 272746i bk5: 4546a 269409i bk6: 4605a 256345i bk7: 4668a 257937i bk8: 4809a 258485i bk9: 4748a 257905i bk10: 4816a 255617i bk11: 4700a 262116i bk12: 4785a 255534i bk13: 4719a 260533i bk14: 4747a 259491i bk15: 4808a 256116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471290
Row_Buffer_Locality_read = 0.508422
Row_Buffer_Locality_write = 0.301604
Bank_Level_Parallism = 11.356500
Bank_Level_Parallism_Col = 6.551808
Bank_Level_Parallism_Ready = 2.254927
write_to_read_ratio_blp_rw_average = 0.482433
GrpLevelPara = 3.267504 

BW Util details:
bwutil = 0.270408 
total_CMD = 432325 
util_bw = 116904 
Wasted_Col = 125216 
Wasted_Row = 8663 
Idle = 181542 

BW Util Bottlenecks: 
RCDc_limit = 235465 
RCDWRc_limit = 58862 
WTRc_limit = 75678 
RTWc_limit = 425351 
CCDLc_limit = 79682 
rwq = 0 
CCDLc_limit_alone = 46284 
WTRc_limit_alone = 69314 
RTWc_limit_alone = 398317 

Commands details: 
total_CMD = 432325 
n_nop = 264619 
Read = 75516 
Write = 0 
L2_Alloc = 0 
L2_WB = 41388 
n_act = 48663 
n_pre = 48647 
n_ref = 0 
n_req = 92041 
total_req = 116904 

Dual Bus Interface Util: 
issued_total_row = 97310 
issued_total_col = 116904 
Row_Bus_Util =  0.225085 
CoL_Bus_Util = 0.270408 
Either_Row_CoL_Bus_Util = 0.387917 
Issued_on_Two_Bus_Simul_Util = 0.107576 
issued_two_Eff = 0.277319 
queue_avg = 25.905491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9055
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=265733 n_act=48341 n_pre=48325 n_ref_event=0 n_req=91528 n_rd=75029 n_rd_L2_A=0 n_write=0 n_wr_bk=41211 bw_util=0.2689
n_activity=264709 dram_eff=0.4391
bk0: 4763a 260743i bk1: 4836a 259221i bk2: 4722a 258534i bk3: 4590a 268728i bk4: 4394a 276971i bk5: 4436a 275227i bk6: 4638a 256651i bk7: 4642a 258325i bk8: 4778a 260013i bk9: 4943a 255397i bk10: 4761a 259820i bk11: 4706a 257091i bk12: 4587a 261332i bk13: 4636a 261076i bk14: 4870a 254481i bk15: 4727a 258921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471845
Row_Buffer_Locality_read = 0.510656
Row_Buffer_Locality_write = 0.295351
Bank_Level_Parallism = 11.271694
Bank_Level_Parallism_Col = 6.526281
Bank_Level_Parallism_Ready = 2.264806
write_to_read_ratio_blp_rw_average = 0.480917
GrpLevelPara = 3.256923 

BW Util details:
bwutil = 0.268872 
total_CMD = 432325 
util_bw = 116240 
Wasted_Col = 125441 
Wasted_Row = 9053 
Idle = 181591 

BW Util Bottlenecks: 
RCDc_limit = 232983 
RCDWRc_limit = 59617 
WTRc_limit = 77571 
RTWc_limit = 425964 
CCDLc_limit = 78351 
rwq = 0 
CCDLc_limit_alone = 45223 
WTRc_limit_alone = 71020 
RTWc_limit_alone = 399387 

Commands details: 
total_CMD = 432325 
n_nop = 265733 
Read = 75029 
Write = 0 
L2_Alloc = 0 
L2_WB = 41211 
n_act = 48341 
n_pre = 48325 
n_ref = 0 
n_req = 91528 
total_req = 116240 

Dual Bus Interface Util: 
issued_total_row = 96666 
issued_total_col = 116240 
Row_Bus_Util =  0.223596 
CoL_Bus_Util = 0.268872 
Either_Row_CoL_Bus_Util = 0.385340 
Issued_on_Two_Bus_Simul_Util = 0.107128 
issued_two_Eff = 0.278009 
queue_avg = 25.495428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4954
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=266386 n_act=48278 n_pre=48262 n_ref_event=0 n_req=90514 n_rd=74218 n_rd_L2_A=0 n_write=0 n_wr_bk=40770 bw_util=0.266
n_activity=265401 dram_eff=0.4333
bk0: 4804a 261008i bk1: 4845a 256492i bk2: 4636a 265917i bk3: 4499a 268629i bk4: 4481a 272445i bk5: 4404a 271817i bk6: 4682a 258921i bk7: 4521a 261392i bk8: 4633a 263615i bk9: 4713a 261693i bk10: 4723a 258048i bk11: 4666a 261717i bk12: 4635a 263114i bk13: 4663a 260906i bk14: 4624a 261742i bk15: 4689a 263755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466624
Row_Buffer_Locality_read = 0.506306
Row_Buffer_Locality_write = 0.285898
Bank_Level_Parallism = 11.141091
Bank_Level_Parallism_Col = 6.415372
Bank_Level_Parallism_Ready = 2.247521
write_to_read_ratio_blp_rw_average = 0.476385
GrpLevelPara = 3.229988 

BW Util details:
bwutil = 0.265976 
total_CMD = 432325 
util_bw = 114988 
Wasted_Col = 126112 
Wasted_Row = 9908 
Idle = 181317 

BW Util Bottlenecks: 
RCDc_limit = 234935 
RCDWRc_limit = 59489 
WTRc_limit = 77973 
RTWc_limit = 412549 
CCDLc_limit = 77660 
rwq = 0 
CCDLc_limit_alone = 45607 
WTRc_limit_alone = 71448 
RTWc_limit_alone = 387021 

Commands details: 
total_CMD = 432325 
n_nop = 266386 
Read = 74218 
Write = 0 
L2_Alloc = 0 
L2_WB = 40770 
n_act = 48278 
n_pre = 48262 
n_ref = 0 
n_req = 90514 
total_req = 114988 

Dual Bus Interface Util: 
issued_total_row = 96540 
issued_total_col = 114988 
Row_Bus_Util =  0.223304 
CoL_Bus_Util = 0.265976 
Either_Row_CoL_Bus_Util = 0.383829 
Issued_on_Two_Bus_Simul_Util = 0.105451 
issued_two_Eff = 0.274733 
queue_avg = 24.380793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3808
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432325 n_nop=264817 n_act=48667 n_pre=48651 n_ref_event=0 n_req=91751 n_rd=75163 n_rd_L2_A=0 n_write=0 n_wr_bk=41695 bw_util=0.2703
n_activity=266735 dram_eff=0.4381
bk0: 4934a 256887i bk1: 4851a 255041i bk2: 4717a 261670i bk3: 4628a 262888i bk4: 4453a 271359i bk5: 4401a 271169i bk6: 4691a 256043i bk7: 4626a 252225i bk8: 4775a 258731i bk9: 4747a 259944i bk10: 4688a 262513i bk11: 4799a 258992i bk12: 4710a 257377i bk13: 4690a 260362i bk14: 4736a 256027i bk15: 4717a 259210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469575
Row_Buffer_Locality_read = 0.508322
Row_Buffer_Locality_write = 0.294008
Bank_Level_Parallism = 11.300215
Bank_Level_Parallism_Col = 6.542974
Bank_Level_Parallism_Ready = 2.269661
write_to_read_ratio_blp_rw_average = 0.480888
GrpLevelPara = 3.257771 

BW Util details:
bwutil = 0.270301 
total_CMD = 432325 
util_bw = 116858 
Wasted_Col = 125673 
Wasted_Row = 9545 
Idle = 180249 

BW Util Bottlenecks: 
RCDc_limit = 234038 
RCDWRc_limit = 59398 
WTRc_limit = 77841 
RTWc_limit = 426081 
CCDLc_limit = 79502 
rwq = 0 
CCDLc_limit_alone = 46476 
WTRc_limit_alone = 71242 
RTWc_limit_alone = 399654 

Commands details: 
total_CMD = 432325 
n_nop = 264817 
Read = 75163 
Write = 0 
L2_Alloc = 0 
L2_WB = 41695 
n_act = 48667 
n_pre = 48651 
n_ref = 0 
n_req = 91751 
total_req = 116858 

Dual Bus Interface Util: 
issued_total_row = 97318 
issued_total_col = 116858 
Row_Bus_Util =  0.225104 
CoL_Bus_Util = 0.270301 
Either_Row_CoL_Bus_Util = 0.387459 
Issued_on_Two_Bus_Simul_Util = 0.107947 
issued_two_Eff = 0.278602 
queue_avg = 25.556063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5561

========= L2 cache stats =========
L2_cache_bank[0]: Access = 139367, Miss = 78892, Miss_rate = 0.566, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[1]: Access = 140134, Miss = 79253, Miss_rate = 0.566, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[2]: Access = 139610, Miss = 78872, Miss_rate = 0.565, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[3]: Access = 139344, Miss = 79220, Miss_rate = 0.569, Pending_hits = 254, Reservation_fails = 552
L2_cache_bank[4]: Access = 139677, Miss = 79268, Miss_rate = 0.568, Pending_hits = 238, Reservation_fails = 526
L2_cache_bank[5]: Access = 139158, Miss = 78441, Miss_rate = 0.564, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[6]: Access = 139410, Miss = 79077, Miss_rate = 0.567, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[7]: Access = 140043, Miss = 79433, Miss_rate = 0.567, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[8]: Access = 139501, Miss = 78437, Miss_rate = 0.562, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[9]: Access = 140177, Miss = 78524, Miss_rate = 0.560, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[10]: Access = 138976, Miss = 78659, Miss_rate = 0.566, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[11]: Access = 222220, Miss = 140597, Miss_rate = 0.633, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[12]: Access = 138918, Miss = 78433, Miss_rate = 0.565, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[13]: Access = 139458, Miss = 78893, Miss_rate = 0.566, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[14]: Access = 139178, Miss = 78926, Miss_rate = 0.567, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[15]: Access = 140639, Miss = 79655, Miss_rate = 0.566, Pending_hits = 307, Reservation_fails = 48
L2_cache_bank[16]: Access = 139593, Miss = 78463, Miss_rate = 0.562, Pending_hits = 221, Reservation_fails = 446
L2_cache_bank[17]: Access = 139798, Miss = 78850, Miss_rate = 0.564, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[18]: Access = 138784, Miss = 77720, Miss_rate = 0.560, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[19]: Access = 139216, Miss = 79343, Miss_rate = 0.570, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[20]: Access = 138831, Miss = 78165, Miss_rate = 0.563, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[21]: Access = 138976, Miss = 78864, Miss_rate = 0.567, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[22]: Access = 139056, Miss = 78110, Miss_rate = 0.562, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[23]: Access = 139898, Miss = 79792, Miss_rate = 0.570, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[24]: Access = 138985, Miss = 78334, Miss_rate = 0.564, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[25]: Access = 139735, Miss = 79344, Miss_rate = 0.568, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[26]: Access = 138775, Miss = 77657, Miss_rate = 0.560, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[27]: Access = 139367, Miss = 78854, Miss_rate = 0.566, Pending_hits = 214, Reservation_fails = 14
L2_cache_bank[28]: Access = 139917, Miss = 79410, Miss_rate = 0.568, Pending_hits = 311, Reservation_fails = 53
L2_cache_bank[29]: Access = 139909, Miss = 80583, Miss_rate = 0.576, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[30]: Access = 139305, Miss = 78290, Miss_rate = 0.562, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[31]: Access = 139857, Miss = 79761, Miss_rate = 0.570, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[32]: Access = 139947, Miss = 79490, Miss_rate = 0.568, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[33]: Access = 139849, Miss = 79187, Miss_rate = 0.566, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[34]: Access = 140130, Miss = 79689, Miss_rate = 0.569, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[35]: Access = 139777, Miss = 79124, Miss_rate = 0.566, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[36]: Access = 139405, Miss = 78840, Miss_rate = 0.566, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[37]: Access = 139773, Miss = 78897, Miss_rate = 0.564, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[38]: Access = 139228, Miss = 78766, Miss_rate = 0.566, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[39]: Access = 139707, Miss = 78726, Miss_rate = 0.564, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[40]: Access = 140109, Miss = 79403, Miss_rate = 0.567, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[41]: Access = 139816, Miss = 80188, Miss_rate = 0.574, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[42]: Access = 139556, Miss = 78834, Miss_rate = 0.565, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[43]: Access = 140185, Miss = 79508, Miss_rate = 0.567, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[44]: Access = 138771, Miss = 78764, Miss_rate = 0.568, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[45]: Access = 139412, Miss = 79137, Miss_rate = 0.568, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[46]: Access = 139547, Miss = 79535, Miss_rate = 0.570, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[47]: Access = 139840, Miss = 80734, Miss_rate = 0.577, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[48]: Access = 139769, Miss = 78859, Miss_rate = 0.564, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[49]: Access = 139200, Miss = 78451, Miss_rate = 0.564, Pending_hits = 246, Reservation_fails = 39
L2_cache_bank[50]: Access = 139160, Miss = 78781, Miss_rate = 0.566, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[51]: Access = 139466, Miss = 78839, Miss_rate = 0.565, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[52]: Access = 139864, Miss = 78890, Miss_rate = 0.564, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[53]: Access = 139917, Miss = 78661, Miss_rate = 0.562, Pending_hits = 251, Reservation_fails = 656
L2_cache_bank[54]: Access = 139688, Miss = 78539, Miss_rate = 0.562, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[55]: Access = 140639, Miss = 79210, Miss_rate = 0.563, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[56]: Access = 139802, Miss = 79261, Miss_rate = 0.567, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[57]: Access = 139892, Miss = 79493, Miss_rate = 0.568, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[58]: Access = 139467, Miss = 78647, Miss_rate = 0.564, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[59]: Access = 140129, Miss = 79255, Miss_rate = 0.566, Pending_hits = 248, Reservation_fails = 16
L2_cache_bank[60]: Access = 139277, Miss = 78478, Miss_rate = 0.563, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[61]: Access = 139273, Miss = 78649, Miss_rate = 0.565, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[62]: Access = 139651, Miss = 79168, Miss_rate = 0.567, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[63]: Access = 139479, Miss = 79240, Miss_rate = 0.568, Pending_hits = 222, Reservation_fails = 0
L2_total_cache_accesses = 9015537
L2_total_cache_misses = 5117363
L2_total_cache_miss_rate = 0.5676
L2_total_cache_pending_hits = 16348
L2_total_cache_reservation_fails = 2350
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3058651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1076955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1321017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11682
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 823175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2309295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5479987
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3547232
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2336
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=9015537
icnt_total_pkts_simt_to_mem=9015537
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9015537
Req_Network_cycles = 575762
Req_Network_injected_packets_per_cycle =      15.6584 
Req_Network_conflicts_per_cycle =      40.1831
Req_Network_conflicts_per_cycle_util =      50.4413
Req_Bank_Level_Parallism =      19.6559
Req_Network_in_buffer_full_per_cycle =     301.1128
Req_Network_in_buffer_avg_util =     300.5687
Req_Network_out_buffer_full_per_cycle =       0.6035
Req_Network_out_buffer_avg_util =      51.9932

Reply_Network_injected_packets_num = 9015537
Reply_Network_cycles = 575762
Reply_Network_injected_packets_per_cycle =       15.6584
Reply_Network_conflicts_per_cycle =       13.3746
Reply_Network_conflicts_per_cycle_util =      16.8325
Reply_Bank_Level_Parallism =      19.7067
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.4688
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1957
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 38 min, 57 sec (27537 sec)
gpgpu_simulation_rate = 13913 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 39078
gpu_sim_insn = 20701656
gpu_ipc =     529.7522
gpu_tot_sim_cycle = 614840
gpu_tot_sim_insn = 403825576
gpu_tot_ipc =     656.7978
gpu_tot_issued_cta = 35172
gpu_occupancy = 43.3095% 
gpu_tot_occupancy = 58.3419% 
max_total_param_size = 0
gpu_stall_dramfull = 5246188
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       3.9983
partiton_level_parallism_total  =      14.9173
partiton_level_parallism_util =       4.6435
partiton_level_parallism_util_total  =      19.4450
L2_BW  =     144.8348 GB/Sec
L2_BW_total  =     540.3661 GB/Sec
gpu_total_sim_rate=14039

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 238093, Miss = 126922, Miss_rate = 0.533, Pending_hits = 2887, Reservation_fails = 6163662
	L1D_cache_core[1]: Access = 237542, Miss = 126557, Miss_rate = 0.533, Pending_hits = 2906, Reservation_fails = 6092943
	L1D_cache_core[2]: Access = 203894, Miss = 107349, Miss_rate = 0.526, Pending_hits = 1870, Reservation_fails = 6144928
	L1D_cache_core[3]: Access = 197796, Miss = 104281, Miss_rate = 0.527, Pending_hits = 1746, Reservation_fails = 6164292
	L1D_cache_core[4]: Access = 201347, Miss = 106247, Miss_rate = 0.528, Pending_hits = 1771, Reservation_fails = 6111266
	L1D_cache_core[5]: Access = 199040, Miss = 104957, Miss_rate = 0.527, Pending_hits = 1754, Reservation_fails = 6147857
	L1D_cache_core[6]: Access = 203470, Miss = 107458, Miss_rate = 0.528, Pending_hits = 1862, Reservation_fails = 6075923
	L1D_cache_core[7]: Access = 198758, Miss = 104284, Miss_rate = 0.525, Pending_hits = 1728, Reservation_fails = 5717385
	L1D_cache_core[8]: Access = 199539, Miss = 105153, Miss_rate = 0.527, Pending_hits = 1759, Reservation_fails = 6043779
	L1D_cache_core[9]: Access = 203677, Miss = 107142, Miss_rate = 0.526, Pending_hits = 1753, Reservation_fails = 5975926
	L1D_cache_core[10]: Access = 197428, Miss = 103956, Miss_rate = 0.527, Pending_hits = 1649, Reservation_fails = 5839458
	L1D_cache_core[11]: Access = 200479, Miss = 105740, Miss_rate = 0.527, Pending_hits = 1828, Reservation_fails = 5984252
	L1D_cache_core[12]: Access = 204613, Miss = 107472, Miss_rate = 0.525, Pending_hits = 1734, Reservation_fails = 6154652
	L1D_cache_core[13]: Access = 198586, Miss = 104816, Miss_rate = 0.528, Pending_hits = 1697, Reservation_fails = 5973121
	L1D_cache_core[14]: Access = 200729, Miss = 105691, Miss_rate = 0.527, Pending_hits = 1631, Reservation_fails = 5891543
	L1D_cache_core[15]: Access = 203437, Miss = 107087, Miss_rate = 0.526, Pending_hits = 1841, Reservation_fails = 5840045
	L1D_cache_core[16]: Access = 202022, Miss = 105897, Miss_rate = 0.524, Pending_hits = 1656, Reservation_fails = 5821330
	L1D_cache_core[17]: Access = 197056, Miss = 103742, Miss_rate = 0.526, Pending_hits = 1726, Reservation_fails = 5845487
	L1D_cache_core[18]: Access = 202136, Miss = 106265, Miss_rate = 0.526, Pending_hits = 1708, Reservation_fails = 5920864
	L1D_cache_core[19]: Access = 201513, Miss = 106310, Miss_rate = 0.528, Pending_hits = 1841, Reservation_fails = 5947890
	L1D_cache_core[20]: Access = 201345, Miss = 106084, Miss_rate = 0.527, Pending_hits = 1825, Reservation_fails = 5845382
	L1D_cache_core[21]: Access = 199175, Miss = 105074, Miss_rate = 0.528, Pending_hits = 1768, Reservation_fails = 5908008
	L1D_cache_core[22]: Access = 199486, Miss = 105131, Miss_rate = 0.527, Pending_hits = 1788, Reservation_fails = 5939885
	L1D_cache_core[23]: Access = 202756, Miss = 106843, Miss_rate = 0.527, Pending_hits = 1829, Reservation_fails = 5974485
	L1D_cache_core[24]: Access = 198490, Miss = 104867, Miss_rate = 0.528, Pending_hits = 1803, Reservation_fails = 5799103
	L1D_cache_core[25]: Access = 199214, Miss = 104765, Miss_rate = 0.526, Pending_hits = 1696, Reservation_fails = 5871437
	L1D_cache_core[26]: Access = 199354, Miss = 105088, Miss_rate = 0.527, Pending_hits = 1733, Reservation_fails = 6004155
	L1D_cache_core[27]: Access = 198939, Miss = 105080, Miss_rate = 0.528, Pending_hits = 1882, Reservation_fails = 5741011
	L1D_cache_core[28]: Access = 201125, Miss = 105988, Miss_rate = 0.527, Pending_hits = 1837, Reservation_fails = 5998507
	L1D_cache_core[29]: Access = 201137, Miss = 106131, Miss_rate = 0.528, Pending_hits = 1809, Reservation_fails = 5706355
	L1D_cache_core[30]: Access = 200734, Miss = 106003, Miss_rate = 0.528, Pending_hits = 1777, Reservation_fails = 5909211
	L1D_cache_core[31]: Access = 201154, Miss = 106236, Miss_rate = 0.528, Pending_hits = 1761, Reservation_fails = 5898275
	L1D_cache_core[32]: Access = 202043, Miss = 106529, Miss_rate = 0.527, Pending_hits = 1779, Reservation_fails = 5862756
	L1D_cache_core[33]: Access = 197889, Miss = 104228, Miss_rate = 0.527, Pending_hits = 1778, Reservation_fails = 5910912
	L1D_cache_core[34]: Access = 197415, Miss = 104489, Miss_rate = 0.529, Pending_hits = 1810, Reservation_fails = 5646412
	L1D_cache_core[35]: Access = 198694, Miss = 104429, Miss_rate = 0.526, Pending_hits = 1750, Reservation_fails = 5898157
	L1D_cache_core[36]: Access = 199171, Miss = 105244, Miss_rate = 0.528, Pending_hits = 1820, Reservation_fails = 5768342
	L1D_cache_core[37]: Access = 200157, Miss = 105357, Miss_rate = 0.526, Pending_hits = 1788, Reservation_fails = 5999424
	L1D_cache_core[38]: Access = 201410, Miss = 106135, Miss_rate = 0.527, Pending_hits = 1754, Reservation_fails = 5896929
	L1D_cache_core[39]: Access = 201670, Miss = 107011, Miss_rate = 0.531, Pending_hits = 1903, Reservation_fails = 5937133
	L1D_cache_core[40]: Access = 196897, Miss = 103752, Miss_rate = 0.527, Pending_hits = 1682, Reservation_fails = 5824117
	L1D_cache_core[41]: Access = 199763, Miss = 105360, Miss_rate = 0.527, Pending_hits = 1767, Reservation_fails = 5896089
	L1D_cache_core[42]: Access = 196821, Miss = 103711, Miss_rate = 0.527, Pending_hits = 1787, Reservation_fails = 5724036
	L1D_cache_core[43]: Access = 203424, Miss = 107048, Miss_rate = 0.526, Pending_hits = 1804, Reservation_fails = 5827809
	L1D_cache_core[44]: Access = 198255, Miss = 104858, Miss_rate = 0.529, Pending_hits = 1792, Reservation_fails = 5849734
	L1D_cache_core[45]: Access = 198329, Miss = 104328, Miss_rate = 0.526, Pending_hits = 1718, Reservation_fails = 5937453
	L1D_cache_core[46]: Access = 202461, Miss = 106848, Miss_rate = 0.528, Pending_hits = 1836, Reservation_fails = 6005169
	L1D_cache_core[47]: Access = 196109, Miss = 103661, Miss_rate = 0.529, Pending_hits = 1795, Reservation_fails = 5721426
	L1D_cache_core[48]: Access = 201739, Miss = 106098, Miss_rate = 0.526, Pending_hits = 1773, Reservation_fails = 5999185
	L1D_cache_core[49]: Access = 202032, Miss = 106615, Miss_rate = 0.528, Pending_hits = 1813, Reservation_fails = 5821678
	L1D_cache_core[50]: Access = 200380, Miss = 105883, Miss_rate = 0.528, Pending_hits = 1778, Reservation_fails = 5859612
	L1D_cache_core[51]: Access = 202530, Miss = 107053, Miss_rate = 0.529, Pending_hits = 1904, Reservation_fails = 5978543
	L1D_cache_core[52]: Access = 198610, Miss = 104470, Miss_rate = 0.526, Pending_hits = 1775, Reservation_fails = 5983364
	L1D_cache_core[53]: Access = 199330, Miss = 105358, Miss_rate = 0.529, Pending_hits = 1813, Reservation_fails = 5892247
	L1D_cache_core[54]: Access = 201270, Miss = 106067, Miss_rate = 0.527, Pending_hits = 1857, Reservation_fails = 5979651
	L1D_cache_core[55]: Access = 203058, Miss = 106769, Miss_rate = 0.526, Pending_hits = 1777, Reservation_fails = 5849677
	L1D_cache_core[56]: Access = 201918, Miss = 106532, Miss_rate = 0.528, Pending_hits = 1824, Reservation_fails = 5797058
	L1D_cache_core[57]: Access = 202390, Miss = 106959, Miss_rate = 0.528, Pending_hits = 1842, Reservation_fails = 6147770
	L1D_cache_core[58]: Access = 200183, Miss = 105700, Miss_rate = 0.528, Pending_hits = 1849, Reservation_fails = 5924950
	L1D_cache_core[59]: Access = 198495, Miss = 104635, Miss_rate = 0.527, Pending_hits = 1683, Reservation_fails = 5887126
	L1D_cache_core[60]: Access = 202370, Miss = 106845, Miss_rate = 0.528, Pending_hits = 1790, Reservation_fails = 6034209
	L1D_cache_core[61]: Access = 201897, Miss = 106372, Miss_rate = 0.527, Pending_hits = 1802, Reservation_fails = 5878476
	L1D_cache_core[62]: Access = 204408, Miss = 107555, Miss_rate = 0.526, Pending_hits = 1776, Reservation_fails = 5879270
	L1D_cache_core[63]: Access = 201059, Miss = 105465, Miss_rate = 0.525, Pending_hits = 1704, Reservation_fails = 6118245
	L1D_cache_core[64]: Access = 205885, Miss = 108376, Miss_rate = 0.526, Pending_hits = 1823, Reservation_fails = 5788659
	L1D_cache_core[65]: Access = 197794, Miss = 104821, Miss_rate = 0.530, Pending_hits = 1970, Reservation_fails = 6010534
	L1D_cache_core[66]: Access = 199992, Miss = 106204, Miss_rate = 0.531, Pending_hits = 1827, Reservation_fails = 6179594
	L1D_cache_core[67]: Access = 197379, Miss = 104448, Miss_rate = 0.529, Pending_hits = 1877, Reservation_fails = 6266406
	L1D_cache_core[68]: Access = 201755, Miss = 106564, Miss_rate = 0.528, Pending_hits = 1810, Reservation_fails = 6113878
	L1D_cache_core[69]: Access = 207624, Miss = 109142, Miss_rate = 0.526, Pending_hits = 1755, Reservation_fails = 6167502
	L1D_cache_core[70]: Access = 218074, Miss = 114306, Miss_rate = 0.524, Pending_hits = 1893, Reservation_fails = 6168236
	L1D_cache_core[71]: Access = 217236, Miss = 113995, Miss_rate = 0.525, Pending_hits = 1973, Reservation_fails = 6409206
	L1D_cache_core[72]: Access = 219161, Miss = 114885, Miss_rate = 0.524, Pending_hits = 1981, Reservation_fails = 6496987
	L1D_cache_core[73]: Access = 208561, Miss = 108982, Miss_rate = 0.523, Pending_hits = 1731, Reservation_fails = 6323417
	L1D_cache_core[74]: Access = 198845, Miss = 104959, Miss_rate = 0.528, Pending_hits = 1850, Reservation_fails = 6343723
	L1D_cache_core[75]: Access = 198796, Miss = 104946, Miss_rate = 0.528, Pending_hits = 1766, Reservation_fails = 6040967
	L1D_cache_core[76]: Access = 200790, Miss = 106352, Miss_rate = 0.530, Pending_hits = 1851, Reservation_fails = 6136738
	L1D_cache_core[77]: Access = 200557, Miss = 106003, Miss_rate = 0.529, Pending_hits = 1822, Reservation_fails = 6166987
	L1D_cache_core[78]: Access = 235750, Miss = 126544, Miss_rate = 0.537, Pending_hits = 3146, Reservation_fails = 6104497
	L1D_cache_core[79]: Access = 238202, Miss = 126753, Miss_rate = 0.532, Pending_hits = 2976, Reservation_fails = 6099452
	L1D_total_cache_accesses = 16252642
	L1D_total_cache_misses = 8573260
	L1D_total_cache_miss_rate = 0.5275
	L1D_total_cache_pending_hits = 148229
	L1D_total_cache_reservation_fails = 478006159
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6934451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 146408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3535933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 388686152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1963622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 146408
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 596702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89320007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12726822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3672228

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 388686152
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 89320007
ctas_completed 35172, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1280, 1310, 1049, 1110, 1078, 1047, 1069, 1091, 1297, 1048, 1165, 1311, 1057, 1172, 1102, 1225, 761, 822, 917, 688, 853, 730, 1000, 698, 958, 927, 909, 813, 906, 875, 864, 688, 890, 808, 588, 610, 744, 663, 599, 785, 558, 807, 757, 735, 828, 620, 663, 808, 282, 239, 229, 239, 218, 239, 240, 272, 228, 239, 239, 229, 249, 208, 250, 228, 
gpgpu_n_tot_thrd_icount = 896842560
gpgpu_n_tot_w_icount = 28026330
gpgpu_n_stall_shd_mem = 148186484
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5499555
gpgpu_n_mem_write_global = 3672228
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32705293
gpgpu_n_store_insn = 8290708
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 108048384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 147879296
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:486729244	W0_Idle:192676250	W0_Scoreboard:426465896	W1:4963538	W2:2699634	W3:1915802	W4:1531175	W5:1172847	W6:842983	W7:568603	W8:367080	W9:275398	W10:264378	W11:299091	W12:370436	W13:414789	W14:435060	W15:399806	W16:322422	W17:224663	W18:140293	W19:76308	W20:31638	W21:14501	W22:3933	W23:940	W24:151	W25:22	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10690776
single_issue_nums: WS0:7009218	WS1:6998062	WS2:7018354	WS3:7000696	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43996440 {8:5499555,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 146889120 {40:3672228,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 219982200 {40:5499555,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29377824 {8:3672228,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2933 
max_icnt2sh_latency = 3227 
averagemflatency = 2992 
avg_icnt2mem_latency = 2569 
avg_mrq_latency = 160 
avg_icnt2sh_latency = 28 
mrq_lat_table:333664 	176606 	84992 	102508 	182133 	315020 	468490 	628623 	503660 	156584 	8882 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	330701 	490940 	499237 	3541597 	2518884 	1109014 	605347 	76063 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	425152 	258954 	156480 	101621 	298716 	492926 	3949052 	1981555 	992637 	444378 	70312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4418034 	1929184 	1193519 	593916 	393301 	360348 	133229 	52279 	38562 	51917 	7494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	73 	58 	190 	237 	231 	140 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        65 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66 
dram[26]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        65 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      9938      7482     15195     11287     12214     14180     11110     15114      8779     12085      9803 
dram[1]:     10932      7034     14175      9345      9055      8081     10123     10158     11783     11331     10145     14913      5934     10995     10953     15597 
dram[2]:     15202     11813     13194     14251     19251     11144     14556     13002     11852     12713     15179     11798      9582     10802      9407      7862 
dram[3]:     13794      8810     17987      7641      8840     10548     10173      9876     17265     12857     17457     14733     10525     14554     11647     14339 
dram[4]:      9501     12788      7923     12023      9762      9705     10879     10710     11412     14460     12574     23223     12375     12143     10885      8650 
dram[5]:     12306      8764      6733     14184     10429      8229     11897      9466      8361     10785     12057     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     11148     14696     13251      9534     10854      6780     14992     11367     13471     10189     11853     11878 
dram[7]:      8204     11314      9806     10870     16611     14619     14139     11862     14407     16343     15362     19304     17366     13153      9854      9594 
dram[8]:     17150     12178     12928      8281     16192     10373     11706     11415     10196     15163     14604     16238     10132     14467     11529     11693 
dram[9]:      8668      7376      9530      9433     16667     11596     12618      8334     11377      7552     15213     14938     14761      8297     13166      8103 
dram[10]:      8431     17243     13908     14642      9982     18729     15245      7790      9207      8054     15696     12478     15341     17202     10808     16391 
dram[11]:     14249      8087      9986     11734      9051     16934     11762     17748     14301     15032     12946     15386     11531     16213     18797     11357 
dram[12]:     10584      7836      9649      8325     17205     10705     14555     10877     11834     10021     11151     11589     15866     19833     13411      8063 
dram[13]:      7936     11397     10546      9467     10467     12204     11573      9517     11857     10212      8069     11596      8958     10528      9136     13138 
dram[14]:     10401      9711     18151      8541     14937     15452      7205      9498     10723     12188     14382     12501      9755     11086      6960      9500 
dram[15]:     10461     10280      9494     10569      9234     10640     10929      9204     13476     16414      9196     15280     12317     13501     11626     10782 
dram[16]:      6985     12738      9412      9336     10399     11629      7208      7586     15103     11574     17898     15511     11374     11223      9124     10967 
dram[17]:      8365      6482      7230     10438     10263     12760      9357      8916     14967     10596     14550     13342     17257     10188     15517     17449 
dram[18]:      7753     11382     12200      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928     11867      9065      9638 
dram[19]:     10767      9145      6711      9525     11801     15552     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      9609     14556      7213     12625     11421     10310     13096     11623      9732     11788     16310      9333 
dram[21]:      8035     15714      9064     10838      9553     12045     11091     10103     20187     13437     16190     10743     16289      8818      8612     12159 
dram[22]:     11240     12187     20667     12902     12244     10079     11319     11023     10809     11399      9601     11737      9284      8622     13225     13050 
dram[23]:     11968     11164      9456     12440      8767     11167     11409      9899     13335     10677     11528     12645     12116     11875     10285      6442 
dram[24]:     11416     10416     13274      7015     11125     12428     11917     13250     10012     13182     10461     10946     11614     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     11628     10925      7459      9645     13084     10757     11525      9221     11511      8555      8481     10783 
dram[26]:      9090      8480      9854     14426     10838     13762     12987      9301      9645     10011     22158     15940     11324     12486     10738     10712 
dram[27]:      9014      7259     16752      9347     12629      9298     10915      9416      6924     11963     13122     12858     12116      7506     10205      9452 
dram[28]:     11191      9450     20581     10957      9635     17029     12787     12784     13707     15431     15114     21269      8720     13226      9234     12733 
dram[29]:      9812     11772      9768     12778     10584     16554     11324      9205     14467     17973     18222     13990     11834     16883     10710     10276 
dram[30]:     15652     14178     12713     11662     14118     13159     12400     10312     14129     13324      9199     13049     10585      7089     11773      7655 
dram[31]:      9360      9486     11145     16430     10334     13347     11161      9167     14689     16241     17854     17460      9349      9277     13742     14013 
average row accesses per activate:
dram[0]:  1.889876  1.929514  1.874791  1.897209  1.897731  1.875948  1.829024  1.905989  1.911025  1.870406  1.917915  1.881655  1.906871  1.935635  1.949605  1.907330 
dram[1]:  1.922702  1.888175  1.895372  1.888459  1.971963  1.862261  1.819218  1.856905  1.921190  1.920681  1.907637  1.917315  1.914435  1.882999  1.924283  1.885815 
dram[2]:  1.932119  1.924745  1.896914  1.869437  1.910877  1.873889  1.852053  1.860176  1.926485  1.926378  1.909244  1.921232  1.896867  1.926554  1.893638  1.873724 
dram[3]:  1.915921  1.928092  1.894929  1.909360  1.888733  1.899449  1.810065  1.855907  1.945839  1.886064  1.925609  1.913114  1.928175  1.954485  1.903735  1.924017 
dram[4]:  1.929740  1.920429  1.904412  1.901941  1.856748  1.858025  1.857376  1.870383  1.905348  1.918001  1.899488  1.880767  1.908197  1.891003  1.918327  1.904762 
dram[5]:  1.920183  1.950862  1.905335  1.898675  1.918367  1.891357  1.815098  1.876461  1.943421  1.923526  1.949325  1.902399  1.891427  1.864396  1.892570  1.867396 
dram[6]:  1.907861  1.870275  1.905797  1.873397  1.899371  1.891505  1.822730  1.885959  1.902229  1.937254  1.918858  1.920635  1.881913  1.914065  1.941176  1.875831 
dram[7]:  1.954369  1.920509  1.870206  1.939029  1.870767  1.883287  1.844959  1.876857  1.942371  1.933895  1.933117  1.951792  1.903526  1.933662  1.861216  1.904345 
dram[8]:  1.893317  1.922425  1.865103  1.877252  1.911501  1.908066  1.856481  1.842224  1.907692  1.940065  1.889725  1.900522  1.895942  1.921691  1.904654  1.933025 
dram[9]:  1.927448  1.963375  1.887492  1.872180  1.961456  1.903087  1.839827  1.860053  1.965806  1.951491  1.853194  1.903579  1.838892  1.911793  1.888459  1.909032 
dram[10]:  1.945659  1.924943  1.886105  1.903269  1.919221  1.902630  1.851387  1.874419  1.888853  1.919921  1.877888  1.917318  1.870036  1.930394  1.889213  1.881123 
dram[11]:  1.958132  1.913465  1.899288  1.895194  1.897064  1.906750  1.892369  1.881169  1.927838  1.963756  1.890544  1.922179  1.930964  1.935719  1.928222  1.906499 
dram[12]:  1.930842  1.910652  1.880999  1.881845  1.926198  1.906815  1.855163  1.850571  1.931937  1.901060  1.866009  1.930537  1.950482  1.893505  1.918686  1.900033 
dram[13]:  1.926528  1.945999  1.879019  1.908297  1.882105  1.866784  1.837758  1.896043  1.929685  1.884976  1.921588  1.906117  1.920466  1.917947  1.900228  1.885486 
dram[14]:  1.944621  1.932070  1.911059  1.926554  1.901114  1.895009  1.824846  1.921633  1.877845  1.912504  1.902136  1.925795  1.900324  1.930187  1.907164  1.899355 
dram[15]:  1.928228  1.906671  1.905797  1.918892  1.910458  1.852582  1.818271  1.864182  1.868033  1.911288  1.867396  1.898722  1.942468  1.901413  1.911707  1.866516 
dram[16]:  1.921600  1.968157  1.935376  1.909061  1.868919  1.913900  1.839961  1.847518  1.934333  1.916587  1.901815  1.881689  1.855449  1.916531  1.883523  1.883486 
dram[17]:  1.947968  1.946171  1.915769  1.911274  1.871493  1.891687  1.827092  1.878928  1.871111  1.903634  1.903583  1.902384  1.861004  1.869832  1.905871  1.886968 
dram[18]:  1.931988  1.910289  1.897667  1.899474  1.851725  1.909217  1.824062  1.864305  1.870293  1.922976  1.926203  1.885852  1.870574  1.872804  1.886719  1.904778 
dram[19]:  1.934726  1.918295  1.878847  1.907488  1.895580  1.908270  1.885506  1.931780  1.875394  1.896596  1.895974  1.903194  1.853940  1.911571  1.868463  1.893596 
dram[20]:  1.894488  1.955776  1.844353  1.888343  1.900583  1.890748  1.834766  1.848921  1.894450  1.892800  1.891007  1.892970  1.899738  1.894754  1.914304  1.926552 
dram[21]:  1.927574  1.918702  1.900328  1.894509  1.892345  1.901526  1.850702  1.852486  1.929825  1.866152  1.898321  1.922517  1.867155  1.880543  1.873463  1.874879 
dram[22]:  1.885054  1.887206  1.874110  1.853346  1.873440  1.868241  1.847117  1.846154  1.904686  1.878413  1.896044  1.901314  1.847667  1.882770  1.857651  1.899255 
dram[23]:  1.870807  1.868703  1.934703  1.850047  1.842336  1.830345  1.835669  1.801582  1.876488  1.866812  1.884860  1.846513  1.892110  1.848514  1.842729  1.881566 
dram[24]:  1.933030  1.947766  1.885781  1.855211  1.909582  1.870326  1.878768  1.867056  1.937145  1.915165  1.910170  1.873758  1.916941  1.916749  1.915686  1.921147 
dram[25]:  1.927550  1.894027  1.859683  1.890099  1.904399  1.890511  1.876323  1.846455  1.936213  1.938053  1.889423  1.901174  1.866603  1.884210  1.926781  1.874393 
dram[26]:  1.909789  1.900000  1.925738  1.880077  1.884748  1.900597  1.856631  1.858924  1.920168  1.970320  1.913512  1.907647  1.900660  1.917160  1.910112  1.913297 
dram[27]:  1.956964  1.921940  1.881731  1.844956  1.876214  1.884589  1.898970  1.881130  1.906126  1.915576  1.902760  1.904395  1.878596  1.877307  1.933246  1.905178 
dram[28]:  1.909640  1.937741  1.902583  1.890641  1.880994  1.894990  1.884590  1.893939  1.932943  1.929389  1.933312  1.914734  1.920686  1.902542  1.915144  1.889946 
dram[29]:  1.955858  1.941522  1.891170  1.915127  1.892615  1.897064  1.905378  1.885489  1.905449  1.963770  1.949803  1.867386  1.833655  1.902503  1.959117  1.907528 
dram[30]:  1.885486  1.902455  1.856817  1.856807  1.881739  1.864271  1.897165  1.888626  1.879064  1.955378  1.867363  1.925388  1.897030  1.939638  1.896563  1.879870 
dram[31]:  1.935906  1.903798  1.883024  1.859850  1.903853  1.862923  1.882680  1.904461  1.920065  1.945210  1.927913  1.907697  1.912717  1.871185  1.918054  1.902629 
average row locality = 2961269/1560397 = 1.897766
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4906      4917      4630      4804      4557      4566      4653      4641      4837      4772      4766      4775      4793      4708      4801      4812 
dram[1]:      4847      4811      4677      4859      4615      4488      4565      4506      4800      4871      4747      4801      4823      4771      4706      4782 
dram[2]:      4780      4796      4843      4776      4602      4617      4480      4643      4788      4768      4571      4785      4758      4771      4740      4800 
dram[3]:      4931      4940      4749      4837      4535      4615      4575      4526      4812      4767      4717      4846      4811      4790      4798      4758 
dram[4]:      4969      4854      4723      4716      4517      4541      4684      4524      4788      4789      4814      4667      4722      4788      4791      4786 
dram[5]:      4797      4918      4879      4749      4499      4589      4494      4597      4792      4862      4799      4699      4657      4730      4798      4744 
dram[6]:      4852      4777      4783      4755      4580      4654      4497      4654      4879      4800      4890      4805      4724      4670      4784      4783 
dram[7]:      4956      4932      4720      4799      4533      4582      4562      4629      4802      4886      4808      4857      4876      4812      4859      4792 
dram[8]:      4958      4804      4725      4627      4660      4527      4599      4666      4759      4851      4679      4719      4738      4752      4809      4755 
dram[9]:      4977      4929      4720      4756      4611      4433      4536      4539      4768      4860      4727      4664      4767      4812      4811      4838 
dram[10]:      4984      4858      4799      4763      4497      4468      4569      4577      4757      4757      4621      4782      4626      4777      4761      4696 
dram[11]:      5040      4866      4875      4699      4494      4572      4669      4765      4748      4857      4741      4830      4652      4730      4808      4688 
dram[12]:      4819      4951      4748      4712      4598      4598      4589      4643      4795      4869      4774      4780      4795      4688      4709      4726 
dram[13]:      4859      4842      4701      4729      4508      4413      4596      4632      4786      4725      4681      4726      4745      4782      4734      4610 
dram[14]:      5041      5026      4758      4819      4561      4638      4615      4773      4770      4940      4863      4856      4788      4789      4839      4825 
dram[15]:      4928      4859      4781      4830      4570      4582      4557      4710      4748      4899      4691      4701      4747      4680      4794      4745 
dram[16]:      4909      5038      4784      4830      4656      4624      4617      4717      4693      4895      4752      4751      4737      4818      4876      4875 
dram[17]:      4909      4979      4871      4781      4530      4603      4545      4651      4814      4761      4758      4773      4707      4704      4883      4819 
dram[18]:      4854      4869      4698      4789      4562      4631      4416      4523      4740      4799      4829      4772      4874      4694      4697      4734 
dram[19]:      4878      4907      4750      4786      4584      4596      4648      4659      4851      4852      4748      4737      4744      4726      4818      4702 
dram[20]:      4970      4837      4801      4814      4648      4652      4690      4621      4825      4850      4825      4885      4722      4730      4835      4854 
dram[21]:      4868      4906      4794      4740      4543      4602      4615      4586      4798      4717      4846      4948      4780      4621      4717      4732 
dram[22]:      4895      4785      4769      4851      4517      4552      4555      4710      4850      4827      4693      4815      4769      4769      4660      4804 
dram[23]:      4912      4874      4831      4869      4572      4613      4738      4665      4722      4887      4849      4829      4789      4748      4705      4802 
dram[24]:      4893      4849      4671      4670      4426      4566      4625      4721      4754      4786      4849      4750      4771      4744      4788      4810 
dram[25]:      4855      4826      4785      4770      4613      4570      4623      4611      4752      4814      4771      4739      4830      4654      4773      4711 
dram[26]:      4908      4996      4675      4831      4558      4552      4655      4630      4818      4935      4738      4799      4708      4749      4876      4831 
dram[27]:      4859      4900      4715      4710      4532      4595      4703      4724      4726      4778      4831      4824      4834      4741      4776      4802 
dram[28]:      4933      4959      4804      4689      4500      4610      4645      4708      4873      4812      4880      4764      4849      4783      4811      4872 
dram[29]:      4827      4900      4786      4654      4458      4500      4678      4682      4842      5007      4825      4770      4651      4700      4934      4791 
dram[30]:      4868      4909      4700      4563      4545      4468      4722      4561      4697      4777      4787      4730      4699      4727      4688      4753 
dram[31]:      4998      4915      4781      4692      4517      4465      4731      4666      4839      4811      4752      4863      4774      4754      4800      4781 
total dram reads = 2429222
bank skew: 5041/4413 = 1.14
chip skew: 76901/75069 = 1.02
number of total write accesses:
dram[0]:      2578      2704      2403      2452      2240      2284      2495      2502      2681      2813      2754      2752      2578      2636      2784      2732 
dram[1]:      2716      2626      2431      2475      2252      2226      2477      2583      2669      2722      2739      2801      2621      2698      2666      2657 
dram[2]:      2707      2682      2326      2350      2208      2158      2464      2499      2676      2691      2773      2763      2656      2641      2716      2726 
dram[3]:      2691      2722      2400      2453      2164      2264      2458      2552      2713      2770      2709      2747      2717      2729      2779      2663 
dram[4]:      2654      2682      2398      2451      2182      2224      2495      2503      2717      2713      2772      2720      2692      2722      2653      2722 
dram[5]:      2675      2730      2447      2472      2156      2201      2336      2489      2738      2654      2743      2720      2642      2637      2690      2674 
dram[6]:      2671      2708      2486      2400      2226      2239      2407      2538      2785      2755      2797      2785      2640      2610      2686      2810 
dram[7]:      2789      2783      2466      2474      2321      2193      2482      2543      2770      2685      2856      2819      2722      2670      2730      2728 
dram[8]:      2644      2740      2501      2461      2232      2231      2428      2566      2719      2763      2719      2754      2628      2758      2734      2705 
dram[9]:      2613      2686      2460      2425      2275      2189      2390      2478      2782      2709      2754      2698      2764      2745      2620      2727 
dram[10]:      2652      2711      2539      2397      2116      2240      2518      2515      2656      2748      2699      2775      2661      2646      2678      2675 
dram[11]:      2651      2662      2497      2440      2202      2286      2471      2538      2692      2765      2746      2737      2644      2751      2750      2654 
dram[12]:      2730      2732      2447      2340      2276      2253      2466      2487      2767      2617      2718      2795      2676      2638      2689      2665 
dram[13]:      2629      2714      2419      2386      2193      2220      2477      2460      2562      2735      2780      2735      2636      2725      2784      2636 
dram[14]:      2692      2726      2488      2425      2281      2288      2490      2562      2647      2727      2754      2792      2680      2788      2731      2715 
dram[15]:      2705      2687      2510      2490      2232      2235      2505      2550      2717      2730      2790      2713      2672      2763      2657      2607 
dram[16]:      2795      2740      2539      2403      2178      2270      2529      2532      2746      2751      2738      2696      2739      2636      2719      2741 
dram[17]:      2781      2733      2543      2382      2220      2256      2537      2465      2762      2733      2759      2851      2680      2687      2707      2710 
dram[18]:      2717      2667      2444      2470      2228      2215      2451      2552      2702      2719      2764      2755      2720      2648      2705      2580 
dram[19]:      2630      2668      2529      2403      2184      2286      2579      2577      2699      2737      2809      2737      2642      2728      2693      2726 
dram[20]:      2569      2715      2530      2362      2302      2242      2611      2527      2688      2739      2814      2779      2725      2697      2739      2767 
dram[21]:      2688      2708      2487      2409      2250      2264      2557      2563      2794      2713      2773      2823      2685      2600      2698      2675 
dram[22]:      2709      2675      2566      2341      2223      2251      2554      2489      2818      2665      2735      2770      2629      2714      2689      2663 
dram[23]:      2741      2669      2490      2446      2286      2275      2489      2512      2734      2741      2726      2757      2694      2629      2660      2777 
dram[24]:      2680      2714      2437      2394      2247      2265      2553      2538      2624      2649      2756      2720      2680      2689      2629      2666 
dram[25]:      2686      2716      2452      2417      2202      2244      2481      2509      2684      2702      2779      2746      2648      2636      2702      2670 
dram[26]:      2626      2752      2492      2506      2329      2225      2468      2480      2751      2766      2809      2769      2708      2676      2645      2664 
dram[27]:      2755      2723      2458      2418      2229      2214      2434      2532      2637      2713      2744      2756      2736      2642      2807      2784 
dram[28]:      2717      2718      2513      2386      2206      2284      2554      2555      2658      2757      2800      2735      2722      2676      2678      2756 
dram[29]:      2654      2637      2501      2385      2174      2200      2506      2479      2751      2836      2794      2822      2613      2672      2785      2708 
dram[30]:      2597      2609      2443      2418      2206      2220      2587      2464      2702      2713      2768      2742      2667      2666      2634      2634 
dram[31]:      2733      2778      2469      2463      2254      2249      2545      2588      2774      2802      2747      2785      2701      2689      2692      2728 
total dram writes = 1327732
bank skew: 2856/2116 = 1.35
chip skew: 42031/41004 = 1.03
average mf latency per bank:
dram[0]:       7409      7295      7685      7641      7887      7873      6560      6438      6580      6446      6425      6298      6916      7057      6946      7049
dram[1]:       7193      7283      7651      7548      7746      7992      6495      6448      6558      6478      6384      6312      6711      6904      7091      7164
dram[2]:       7383      7367      7761      7673      7879      7971      6712      6411      6571      6664      6590      6420      6891      7000      7100      7101
dram[3]:       7231      7321      7780      7644      7952      8026      6677      6553      6493      6486      6429      6436      6794      6990      6956      7234
dram[4]:       7198      7261      7839      7553      7905      7885      6521      6304      6395      6535      6326      6348      6851      6840      7137      7019
dram[5]:       7232      7083    134970      7607      7993      7888      6543      6363      6399      6426      6289      6367      6754      6827      6942      7090
dram[6]:       7329      7304      7780      7739      7940      7935      6673      6377      6511      6592      6427      6393      6837      7009      7225      7107
dram[7]:       7159      7221      7780      7718      7927      8038      6705      6356      6451      6509      6271      6283      6878      6822      6951      7119
dram[8]:       7067      7102      7673      7879      7849      7977      6514      6217      6383      6312      6412      6384      6937      6761      7048      7026
dram[9]:       7052      7069      7673      7689      7805      8109      6464      6276      6193      6292      6248      6395      6594      6644      6943      6866
dram[10]:       7082      7163      7467      7720      8249      7989      6520      6258      6433      6340      6432      6436      6878      6818      7046      7081
dram[11]:       7039      7155      7575      7630      8030      7852      6472      6298      6466      6281      6277      6315      6900      6874      6894      7111
dram[12]:       7128      7086      7806      7844      7874      7775      6552      6302      6458      6482      6527      6552      6894      6971      7116      7191
dram[13]:       7268      7172      7889      7832      8077      8063      6612      6367      6681      6439      6538      6557      7031      6930      6949      7306
dram[14]:       7502      7392      7998      8082      8212      8210      6831      6500      6761      6732      6680      6637      7170      7181      7321      7376
dram[15]:       7216      7336      7755      7871      7995      8088      6584      6392      6519      6431      6489      6620      6915      7065      7186      7401
dram[16]:       7297      7292      7586      7836      8089      7862      6534      6469      6654      6583      6481      6509      6902      7051      7044      7157
dram[17]:       7268      7251      7566      7764      8151      7991      6442      6544      6564      6597      6486      6300      6925      6939      6996      7046
dram[18]:       7067      7174      7544      7524      7901      7911      6480      6346      6539      6492      6363      6475      6696      6871      7005      7134
dram[19]:       7171      7201      7556      7707      8084      8003      6375      6312      6520      6507      6513      6389      6955      6800      7064      7159
dram[20]:       7424      7356      7626      7854      7975      8090      6417      6460      6662      6749      6475      6454      6962      7080      7111      7046
dram[21]:       7127      7185      7564      7629      7997      7895      6335      6320      6361      6524      6331      6177      6726      7002      7027      7000
dram[22]:       7221      7339      7618      7725      8079      8002      6439      6494      6436      6677      6478      6368      6890      6883      7128      7167
dram[23]:       8385      8501      8714      8749      9128      9158      7590      7644      7833      7649      7657      7661      8100      8241      8318      8227
dram[24]:       7171      7224      7922      7821      8126      8205      6354      6469      6610      6576      6431      6536      6875      7004      7221      7199
dram[25]:       7148      7214      7694      7809      7850      8009      6334      6460      6509      6477      6301      6284      6818      7011      7084      7082
dram[26]:       7140      7037      7576      7489      7870      7986      6245      6390      6360      6425      6288      6319      6797      6816      7059      6993
dram[27]:       7205      7140      7868      7818      7964      8189      6532      6419      6593      6475      6392      6374      6749      7072      6964      6996
dram[28]:       7186      7280      7672      7968      8149      8009      6361      6409      6503      6547      6304      6575      6859      7145      7135      7145
dram[29]:       7181      7217      7559      7852      8180      8057      6332      6479      6420      6197      6335      6325      6896      6926      6914      7027
dram[30]:       7171      7240      7692      7928      8052      8153      6260      6486      6353      6347      6363      6410      6772      6877      7051      7207
dram[31]:       7159      7181      7625      7809      8089      8066      6270      6445      6335      6382      6397      6378      6808      6937      7266      7145
maximum mf latency per bank:
dram[0]:      23558     23452     24639     23279     30113     23695     24724     22931     21868     19937     22010     23919     24587     23185     23064     21253
dram[1]:      23543     23527     24566     22994     29883     23731     24755     23007     19636     19710     20673     23850     20727     23277     21425     21119
dram[2]:      23667     23528     24553     22905     20975     23631     30071     22631     22529     19118     22403     23646     21180     23273     22696     22459
dram[3]:      23740     23587     24418     23154     21391     23565     24781     22947     21753     20075     28122     23605     20892     23163     22080     20874
dram[4]:      24533     23608     23605     23452     28895     23442     30041     22972     19616     19086     18069     23459     22364     23141     21577     21224
dram[5]:      24607     30105     26975     23515     28905     23775     25099     23514     19016     18886     20513     24041     23956     23477     21897     21512
dram[6]:      23788     23373     23314     23448     28050     23705     30056     23019     19935     21177     23049     23512     21687     23092     22375     21466
dram[7]:      23841     23495     23492     23401     27694     23874     30079     22965     19769     20092     20430     23419     23385     23313     22385     22011
dram[8]:      24447     25515     23761     23284     24630     22573     28039     23437     19607     19549     19734     22689     23716     23581     21571     21091
dram[9]:      24442     25518     23777     23509     25924     22487     28893     23446     18479     21648     20101     22851     23771     23508     21518     20524
dram[10]:      24528     24623     23613     23511     29785     22658     30124     23667     20649     20588     22108     22776     23740     23565     21284     20900
dram[11]:      24542     25522     23596     23568     23601     23565     27231     23922     20589     18149     19860     22903     23600     23510     21085     20947
dram[12]:      29818     22929     23871     27695     24750     22888     29770     23442     20139     23449     29314     23654     23870     23441     21446     21153
dram[13]:      29697     23024     23947     28069     25403     22947     28919     23443     19808     24139     29775     23647     23921     21441     21429     21117
dram[14]:      24528     24652     23839     30116     24702     22912     29789     23554     20692     19740     30076     19846     23553     23504     21403     20820
dram[15]:      23992     24638     23797     29961     24687     22829     27987     23563     20142     20033     30062     22562     23418     23498     21513     21136
dram[16]:      29861     24261     29623     23678     24370     22527     23717     29881     19173     19743     18625     23166     29058     23666     21021     20892
dram[17]:      24749     24268     29384     23682     24366     23016     23760     30119     18772     19752     18750     23165     29779     23673     21016     20832
dram[18]:      24759     22932     28959     23532     30050     22976     23744     28029     20979     18398     19748     22536     29765     23665     21305     20909
dram[19]:      24799     22968     28906     23572     29802     23020     23905     28055     17582     20874     19118     23190     30044     23622     21833     20883
dram[20]:      28947     23656     24712     22899     24371     23084     23566     23048     18724     19626     22331     22887     23517     23381     21663     20780
dram[21]:      29727     24661     24703     24271     24477     23080     23711     23098     17367     19083     23101     23036     23550     23903     21688     20945
dram[22]:      30081     23024     29815     22607     24021     23586     23795     22990     21480     20487     20819     23066     30062     23893     20568     21716
dram[23]:      29697     23139     29825     22564     24420     23966     23630     29723     21981     21647     20775     23121     30075     23617     21287     21863
dram[24]:      30118     23933     30003     22917     23794     23286     23987     23196     19730     20503     21492     18897     22418     22909     20241     21336
dram[25]:      28087     23929     29701     23023     23641     23224     24383     23215     19560     19805     23520     23544     30081     23033     21485     21252
dram[26]:      28953     23853     25053     22947     24556     22438     23910     23046     18761     19414     19849     18876     29623     22986     20629     20905
dram[27]:      28900     23541     25048     22950     24129     23086     24092     23075     19420     20400     23643     23504     22157     23204     20914     21416
dram[28]:      28941     23693     24451     23182     24223     23218     24576     22444     18007     19819     18600     23264     30032     23209     20863     21113
dram[29]:      28940     23744     24373     25479     23540     23143     24444     23229     21920     18833     18529     23287     21825     23108     21238     21414
dram[30]:      30015     23918     24347     24655     23383     23036     24571     22443     18346     20485     20618     19350     22379     23093     21168     21095
dram[31]:      30118     23877     23960     24642     24010     23088     24126     22000     18632     17872     23352     23383     22759     23170     21256     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293325 n_act=48773 n_pre=48757 n_ref_event=0 n_req=92606 n_rd=75938 n_rd_L2_A=0 n_write=0 n_wr_bk=41388 bw_util=0.2541
n_activity=272366 dram_eff=0.4308
bk0: 4906a 286320i bk1: 4917a 283369i bk2: 4630a 294167i bk3: 4804a 292633i bk4: 4557a 300982i bk5: 4566a 303842i bk6: 4653a 289521i bk7: 4641a 287819i bk8: 4837a 286496i bk9: 4772a 286334i bk10: 4766a 289099i bk11: 4775a 290537i bk12: 4793a 287638i bk13: 4708a 289568i bk14: 4801a 287684i bk15: 4812a 285697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473328
Row_Buffer_Locality_read = 0.512905
Row_Buffer_Locality_write = 0.293017
Bank_Level_Parallism = 11.126487
Bank_Level_Parallism_Col = 6.439485
Bank_Level_Parallism_Ready = 2.222457
write_to_read_ratio_blp_rw_average = 0.478395
GrpLevelPara = 3.225358 

BW Util details:
bwutil = 0.254135 
total_CMD = 461668 
util_bw = 117326 
Wasted_Col = 127145 
Wasted_Row = 10559 
Idle = 206638 

BW Util Bottlenecks: 
RCDc_limit = 234317 
RCDWRc_limit = 59869 
WTRc_limit = 81385 
RTWc_limit = 417514 
CCDLc_limit = 78679 
rwq = 0 
CCDLc_limit_alone = 46193 
WTRc_limit_alone = 74363 
RTWc_limit_alone = 392050 

Commands details: 
total_CMD = 461668 
n_nop = 293325 
Read = 75938 
Write = 0 
L2_Alloc = 0 
L2_WB = 41388 
n_act = 48773 
n_pre = 48757 
n_ref = 0 
n_req = 92606 
total_req = 117326 

Dual Bus Interface Util: 
issued_total_row = 97530 
issued_total_col = 117326 
Row_Bus_Util =  0.211256 
CoL_Bus_Util = 0.254135 
Either_Row_CoL_Bus_Util = 0.364641 
Issued_on_Two_Bus_Simul_Util = 0.100750 
issued_two_Eff = 0.276299 
queue_avg = 23.803368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293654 n_act=48590 n_pre=48574 n_ref_event=0 n_req=92245 n_rd=75669 n_rd_L2_A=0 n_write=0 n_wr_bk=41359 bw_util=0.2535
n_activity=272404 dram_eff=0.4296
bk0: 4847a 286034i bk1: 4811a 285938i bk2: 4677a 295037i bk3: 4859a 288970i bk4: 4615a 305056i bk5: 4488a 303576i bk6: 4565a 292217i bk7: 4506a 286238i bk8: 4800a 290482i bk9: 4871a 287177i bk10: 4747a 288860i bk11: 4801a 286978i bk12: 4823a 287469i bk13: 4771a 289044i bk14: 4706a 289642i bk15: 4782a 285563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473251
Row_Buffer_Locality_read = 0.512548
Row_Buffer_Locality_write = 0.293859
Bank_Level_Parallism = 11.049293
Bank_Level_Parallism_Col = 6.404256
Bank_Level_Parallism_Ready = 2.230902
write_to_read_ratio_blp_rw_average = 0.479258
GrpLevelPara = 3.214821 

BW Util details:
bwutil = 0.253490 
total_CMD = 461668 
util_bw = 117028 
Wasted_Col = 128584 
Wasted_Row = 10572 
Idle = 205484 

BW Util Bottlenecks: 
RCDc_limit = 235025 
RCDWRc_limit = 60039 
WTRc_limit = 82286 
RTWc_limit = 417723 
CCDLc_limit = 80198 
rwq = 0 
CCDLc_limit_alone = 46910 
WTRc_limit_alone = 75177 
RTWc_limit_alone = 391544 

Commands details: 
total_CMD = 461668 
n_nop = 293654 
Read = 75669 
Write = 0 
L2_Alloc = 0 
L2_WB = 41359 
n_act = 48590 
n_pre = 48574 
n_ref = 0 
n_req = 92245 
total_req = 117028 

Dual Bus Interface Util: 
issued_total_row = 97164 
issued_total_col = 117028 
Row_Bus_Util =  0.210463 
CoL_Bus_Util = 0.253490 
Either_Row_CoL_Bus_Util = 0.363928 
Issued_on_Two_Bus_Simul_Util = 0.100024 
issued_two_Eff = 0.274846 
queue_avg = 23.200172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2002
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293779 n_act=48359 n_pre=48343 n_ref_event=0 n_req=91865 n_rd=75518 n_rd_L2_A=0 n_write=0 n_wr_bk=41036 bw_util=0.2525
n_activity=271900 dram_eff=0.4287
bk0: 4780a 291364i bk1: 4796a 287108i bk2: 4843a 292060i bk3: 4776a 291626i bk4: 4602a 302467i bk5: 4617a 300194i bk6: 4480a 291468i bk7: 4643a 285379i bk8: 4788a 286497i bk9: 4768a 289683i bk10: 4571a 290761i bk11: 4785a 284329i bk12: 4758a 290198i bk13: 4771a 290985i bk14: 4740a 288919i bk15: 4800a 285058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473586
Row_Buffer_Locality_read = 0.513374
Row_Buffer_Locality_write = 0.289778
Bank_Level_Parallism = 11.059712
Bank_Level_Parallism_Col = 6.446751
Bank_Level_Parallism_Ready = 2.217032
write_to_read_ratio_blp_rw_average = 0.485447
GrpLevelPara = 3.230691 

BW Util details:
bwutil = 0.252463 
total_CMD = 461668 
util_bw = 116554 
Wasted_Col = 129035 
Wasted_Row = 10336 
Idle = 205743 

BW Util Bottlenecks: 
RCDc_limit = 236483 
RCDWRc_limit = 59183 
WTRc_limit = 78935 
RTWc_limit = 430335 
CCDLc_limit = 80787 
rwq = 0 
CCDLc_limit_alone = 46726 
WTRc_limit_alone = 71973 
RTWc_limit_alone = 403236 

Commands details: 
total_CMD = 461668 
n_nop = 293779 
Read = 75518 
Write = 0 
L2_Alloc = 0 
L2_WB = 41036 
n_act = 48359 
n_pre = 48343 
n_ref = 0 
n_req = 91865 
total_req = 116554 

Dual Bus Interface Util: 
issued_total_row = 96702 
issued_total_col = 116554 
Row_Bus_Util =  0.209462 
CoL_Bus_Util = 0.252463 
Either_Row_CoL_Bus_Util = 0.363657 
Issued_on_Two_Bus_Simul_Util = 0.098268 
issued_two_Eff = 0.270220 
queue_avg = 23.778788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293239 n_act=48641 n_pre=48625 n_ref_event=0 n_req=92674 n_rd=76007 n_rd_L2_A=0 n_write=0 n_wr_bk=41531 bw_util=0.2546
n_activity=272957 dram_eff=0.4306
bk0: 4931a 284915i bk1: 4940a 284465i bk2: 4749a 296570i bk3: 4837a 294473i bk4: 4535a 303847i bk5: 4615a 301389i bk6: 4575a 292744i bk7: 4526a 287136i bk8: 4812a 290878i bk9: 4767a 288487i bk10: 4717a 287678i bk11: 4846a 287906i bk12: 4811a 285862i bk13: 4790a 288723i bk14: 4798a 288057i bk15: 4758a 288601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475139
Row_Buffer_Locality_read = 0.514387
Row_Buffer_Locality_write = 0.296154
Bank_Level_Parallism = 11.056447
Bank_Level_Parallism_Col = 6.416162
Bank_Level_Parallism_Ready = 2.249758
write_to_read_ratio_blp_rw_average = 0.475698
GrpLevelPara = 3.215373 

BW Util details:
bwutil = 0.254594 
total_CMD = 461668 
util_bw = 117538 
Wasted_Col = 127385 
Wasted_Row = 10822 
Idle = 205923 

BW Util Bottlenecks: 
RCDc_limit = 233527 
RCDWRc_limit = 60674 
WTRc_limit = 78872 
RTWc_limit = 417248 
CCDLc_limit = 78811 
rwq = 0 
CCDLc_limit_alone = 46331 
WTRc_limit_alone = 72164 
RTWc_limit_alone = 391476 

Commands details: 
total_CMD = 461668 
n_nop = 293239 
Read = 76007 
Write = 0 
L2_Alloc = 0 
L2_WB = 41531 
n_act = 48641 
n_pre = 48625 
n_ref = 0 
n_req = 92674 
total_req = 117538 

Dual Bus Interface Util: 
issued_total_row = 97266 
issued_total_col = 117538 
Row_Bus_Util =  0.210684 
CoL_Bus_Util = 0.254594 
Either_Row_CoL_Bus_Util = 0.364827 
Issued_on_Two_Bus_Simul_Util = 0.100451 
issued_two_Eff = 0.275339 
queue_avg = 23.536739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5367
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293355 n_act=48678 n_pre=48662 n_ref_event=0 n_req=92275 n_rd=75673 n_rd_L2_A=0 n_write=0 n_wr_bk=41300 bw_util=0.2534
n_activity=272326 dram_eff=0.4295
bk0: 4969a 285842i bk1: 4854a 287051i bk2: 4723a 293241i bk3: 4716a 294564i bk4: 4517a 303798i bk5: 4541a 302937i bk6: 4684a 290042i bk7: 4524a 291213i bk8: 4788a 290883i bk9: 4789a 289278i bk10: 4814a 287395i bk11: 4667a 289404i bk12: 4722a 288389i bk13: 4788a 288911i bk14: 4791a 286972i bk15: 4786a 287707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472468
Row_Buffer_Locality_read = 0.511517
Row_Buffer_Locality_write = 0.294483
Bank_Level_Parallism = 11.014863
Bank_Level_Parallism_Col = 6.378494
Bank_Level_Parallism_Ready = 2.215015
write_to_read_ratio_blp_rw_average = 0.478822
GrpLevelPara = 3.223067 

BW Util details:
bwutil = 0.253370 
total_CMD = 461668 
util_bw = 116973 
Wasted_Col = 128444 
Wasted_Row = 10722 
Idle = 205529 

BW Util Bottlenecks: 
RCDc_limit = 236085 
RCDWRc_limit = 59571 
WTRc_limit = 78282 
RTWc_limit = 416045 
CCDLc_limit = 78637 
rwq = 0 
CCDLc_limit_alone = 46264 
WTRc_limit_alone = 71727 
RTWc_limit_alone = 390227 

Commands details: 
total_CMD = 461668 
n_nop = 293355 
Read = 75673 
Write = 0 
L2_Alloc = 0 
L2_WB = 41300 
n_act = 48678 
n_pre = 48662 
n_ref = 0 
n_req = 92275 
total_req = 116973 

Dual Bus Interface Util: 
issued_total_row = 97340 
issued_total_col = 116973 
Row_Bus_Util =  0.210844 
CoL_Bus_Util = 0.253370 
Either_Row_CoL_Bus_Util = 0.364576 
Issued_on_Two_Bus_Simul_Util = 0.099639 
issued_two_Eff = 0.273300 
queue_avg = 23.284508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=294135 n_act=48457 n_pre=48441 n_ref_event=0 n_req=92100 n_rd=75603 n_rd_L2_A=0 n_write=0 n_wr_bk=41004 bw_util=0.2526
n_activity=274726 dram_eff=0.4244
bk0: 4797a 291939i bk1: 4918a 285466i bk2: 4879a 287477i bk3: 4749a 290843i bk4: 4499a 305662i bk5: 4589a 303325i bk6: 4494a 294289i bk7: 4597a 290680i bk8: 4792a 287239i bk9: 4862a 286477i bk10: 4799a 292326i bk11: 4699a 289822i bk12: 4657a 290524i bk13: 4730a 289734i bk14: 4798a 288799i bk15: 4744a 289861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473865
Row_Buffer_Locality_read = 0.513154
Row_Buffer_Locality_write = 0.293811
Bank_Level_Parallism = 10.943697
Bank_Level_Parallism_Col = 6.355171
Bank_Level_Parallism_Ready = 2.219387
write_to_read_ratio_blp_rw_average = 0.476568
GrpLevelPara = 3.205700 

BW Util details:
bwutil = 0.252578 
total_CMD = 461668 
util_bw = 116607 
Wasted_Col = 129199 
Wasted_Row = 11358 
Idle = 204504 

BW Util Bottlenecks: 
RCDc_limit = 235690 
RCDWRc_limit = 59977 
WTRc_limit = 78195 
RTWc_limit = 414210 
CCDLc_limit = 78134 
rwq = 0 
CCDLc_limit_alone = 45599 
WTRc_limit_alone = 71508 
RTWc_limit_alone = 388362 

Commands details: 
total_CMD = 461668 
n_nop = 294135 
Read = 75603 
Write = 0 
L2_Alloc = 0 
L2_WB = 41004 
n_act = 48457 
n_pre = 48441 
n_ref = 0 
n_req = 92100 
total_req = 116607 

Dual Bus Interface Util: 
issued_total_row = 96898 
issued_total_col = 116607 
Row_Bus_Util =  0.209887 
CoL_Bus_Util = 0.252578 
Either_Row_CoL_Bus_Util = 0.362886 
Issued_on_Two_Bus_Simul_Util = 0.099578 
issued_two_Eff = 0.274406 
queue_avg = 23.383820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3838
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293192 n_act=48773 n_pre=48757 n_ref_event=0 n_req=92512 n_rd=75887 n_rd_L2_A=0 n_write=0 n_wr_bk=41543 bw_util=0.2544
n_activity=272816 dram_eff=0.4304
bk0: 4852a 286060i bk1: 4777a 289350i bk2: 4783a 291057i bk3: 4755a 292455i bk4: 4580a 304600i bk5: 4654a 300950i bk6: 4497a 289672i bk7: 4654a 283264i bk8: 4879a 285656i bk9: 4800a 289254i bk10: 4890a 287522i bk11: 4805a 287538i bk12: 4724a 290323i bk13: 4670a 291852i bk14: 4784a 289244i bk15: 4783a 283712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472793
Row_Buffer_Locality_read = 0.511774
Row_Buffer_Locality_write = 0.294857
Bank_Level_Parallism = 11.073427
Bank_Level_Parallism_Col = 6.413510
Bank_Level_Parallism_Ready = 2.235374
write_to_read_ratio_blp_rw_average = 0.478748
GrpLevelPara = 3.219370 

BW Util details:
bwutil = 0.254360 
total_CMD = 461668 
util_bw = 117430 
Wasted_Col = 128234 
Wasted_Row = 10507 
Idle = 205497 

BW Util Bottlenecks: 
RCDc_limit = 234341 
RCDWRc_limit = 60076 
WTRc_limit = 80989 
RTWc_limit = 417885 
CCDLc_limit = 78900 
rwq = 0 
CCDLc_limit_alone = 46370 
WTRc_limit_alone = 74089 
RTWc_limit_alone = 392255 

Commands details: 
total_CMD = 461668 
n_nop = 293192 
Read = 75887 
Write = 0 
L2_Alloc = 0 
L2_WB = 41543 
n_act = 48773 
n_pre = 48757 
n_ref = 0 
n_req = 92512 
total_req = 117430 

Dual Bus Interface Util: 
issued_total_row = 97530 
issued_total_col = 117430 
Row_Bus_Util =  0.211256 
CoL_Bus_Util = 0.254360 
Either_Row_CoL_Bus_Util = 0.364929 
Issued_on_Two_Bus_Simul_Util = 0.100687 
issued_two_Eff = 0.275909 
queue_avg = 23.952980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.953
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292282 n_act=48846 n_pre=48830 n_ref_event=0 n_req=93194 n_rd=76405 n_rd_L2_A=0 n_write=0 n_wr_bk=42031 bw_util=0.2565
n_activity=271989 dram_eff=0.4354
bk0: 4956a 284498i bk1: 4932a 283436i bk2: 4720a 289648i bk3: 4799a 292266i bk4: 4533a 299346i bk5: 4582a 301430i bk6: 4562a 285991i bk7: 4629a 285993i bk8: 4802a 283488i bk9: 4886a 285903i bk10: 4808a 286332i bk11: 4857a 286211i bk12: 4876a 285741i bk13: 4812a 290547i bk14: 4859a 286001i bk15: 4792a 285867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475868
Row_Buffer_Locality_read = 0.512859
Row_Buffer_Locality_write = 0.307523
Bank_Level_Parallism = 11.208914
Bank_Level_Parallism_Col = 6.525121
Bank_Level_Parallism_Ready = 2.268120
write_to_read_ratio_blp_rw_average = 0.479552
GrpLevelPara = 3.248231 

BW Util details:
bwutil = 0.256539 
total_CMD = 461668 
util_bw = 118436 
Wasted_Col = 126983 
Wasted_Row = 10376 
Idle = 205873 

BW Util Bottlenecks: 
RCDc_limit = 235306 
RCDWRc_limit = 59003 
WTRc_limit = 79720 
RTWc_limit = 426242 
CCDLc_limit = 79174 
rwq = 0 
CCDLc_limit_alone = 46595 
WTRc_limit_alone = 72982 
RTWc_limit_alone = 400401 

Commands details: 
total_CMD = 461668 
n_nop = 292282 
Read = 76405 
Write = 0 
L2_Alloc = 0 
L2_WB = 42031 
n_act = 48846 
n_pre = 48830 
n_ref = 0 
n_req = 93194 
total_req = 118436 

Dual Bus Interface Util: 
issued_total_row = 97676 
issued_total_col = 118436 
Row_Bus_Util =  0.211572 
CoL_Bus_Util = 0.256539 
Either_Row_CoL_Bus_Util = 0.366900 
Issued_on_Two_Bus_Simul_Util = 0.101211 
issued_two_Eff = 0.275855 
queue_avg = 24.558771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5588
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293235 n_act=48681 n_pre=48665 n_ref_event=0 n_req=92396 n_rd=75628 n_rd_L2_A=0 n_write=0 n_wr_bk=41583 bw_util=0.2539
n_activity=272625 dram_eff=0.4299
bk0: 4958a 285189i bk1: 4804a 286385i bk2: 4725a 291133i bk3: 4627a 293278i bk4: 4660a 299014i bk5: 4527a 303574i bk6: 4599a 291700i bk7: 4666a 286990i bk8: 4759a 288294i bk9: 4851a 287191i bk10: 4679a 291525i bk11: 4719a 289661i bk12: 4738a 292353i bk13: 4752a 288897i bk14: 4809a 287824i bk15: 4755a 287855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473127
Row_Buffer_Locality_read = 0.513395
Row_Buffer_Locality_write = 0.291508
Bank_Level_Parallism = 11.049508
Bank_Level_Parallism_Col = 6.395511
Bank_Level_Parallism_Ready = 2.238194
write_to_read_ratio_blp_rw_average = 0.476818
GrpLevelPara = 3.212492 

BW Util details:
bwutil = 0.253886 
total_CMD = 461668 
util_bw = 117211 
Wasted_Col = 128108 
Wasted_Row = 10640 
Idle = 205709 

BW Util Bottlenecks: 
RCDc_limit = 233606 
RCDWRc_limit = 60453 
WTRc_limit = 78689 
RTWc_limit = 415326 
CCDLc_limit = 78325 
rwq = 0 
CCDLc_limit_alone = 45705 
WTRc_limit_alone = 71921 
RTWc_limit_alone = 389474 

Commands details: 
total_CMD = 461668 
n_nop = 293235 
Read = 75628 
Write = 0 
L2_Alloc = 0 
L2_WB = 41583 
n_act = 48681 
n_pre = 48665 
n_ref = 0 
n_req = 92396 
total_req = 117211 

Dual Bus Interface Util: 
issued_total_row = 97346 
issued_total_col = 117211 
Row_Bus_Util =  0.210857 
CoL_Bus_Util = 0.253886 
Either_Row_CoL_Bus_Util = 0.364836 
Issued_on_Two_Bus_Simul_Util = 0.099907 
issued_two_Eff = 0.273842 
queue_avg = 23.459641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293498 n_act=48524 n_pre=48508 n_ref_event=0 n_req=92284 n_rd=75748 n_rd_L2_A=0 n_write=0 n_wr_bk=41315 bw_util=0.2536
n_activity=273016 dram_eff=0.4288
bk0: 4977a 292047i bk1: 4929a 286342i bk2: 4720a 291331i bk3: 4756a 290158i bk4: 4611a 303260i bk5: 4433a 302964i bk6: 4536a 292431i bk7: 4539a 289130i bk8: 4768a 292522i bk9: 4860a 290615i bk10: 4727a 286947i bk11: 4664a 292772i bk12: 4767a 287530i bk13: 4812a 287642i bk14: 4811a 289496i bk15: 4838a 282625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474188
Row_Buffer_Locality_read = 0.514073
Row_Buffer_Locality_write = 0.291485
Bank_Level_Parallism = 11.009577
Bank_Level_Parallism_Col = 6.415629
Bank_Level_Parallism_Ready = 2.221539
write_to_read_ratio_blp_rw_average = 0.480553
GrpLevelPara = 3.222899 

BW Util details:
bwutil = 0.253565 
total_CMD = 461668 
util_bw = 117063 
Wasted_Col = 128330 
Wasted_Row = 10853 
Idle = 205422 

BW Util Bottlenecks: 
RCDc_limit = 235668 
RCDWRc_limit = 59400 
WTRc_limit = 80484 
RTWc_limit = 420112 
CCDLc_limit = 79426 
rwq = 0 
CCDLc_limit_alone = 46144 
WTRc_limit_alone = 73593 
RTWc_limit_alone = 393721 

Commands details: 
total_CMD = 461668 
n_nop = 293498 
Read = 75748 
Write = 0 
L2_Alloc = 0 
L2_WB = 41315 
n_act = 48524 
n_pre = 48508 
n_ref = 0 
n_req = 92284 
total_req = 117063 

Dual Bus Interface Util: 
issued_total_row = 97032 
issued_total_col = 117063 
Row_Bus_Util =  0.210177 
CoL_Bus_Util = 0.253565 
Either_Row_CoL_Bus_Util = 0.364266 
Issued_on_Two_Bus_Simul_Util = 0.099476 
issued_two_Eff = 0.273087 
queue_avg = 23.778355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7784
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=294160 n_act=48345 n_pre=48329 n_ref_event=0 n_req=91800 n_rd=75292 n_rd_L2_A=0 n_write=0 n_wr_bk=41226 bw_util=0.2524
n_activity=271044 dram_eff=0.4299
bk0: 4984a 288827i bk1: 4858a 287172i bk2: 4799a 291723i bk3: 4763a 294914i bk4: 4497a 308620i bk5: 4468a 305360i bk6: 4569a 292051i bk7: 4577a 288872i bk8: 4757a 288714i bk9: 4757a 291598i bk10: 4621a 290091i bk11: 4782a 288561i bk12: 4626a 291486i bk13: 4777a 290725i bk14: 4761a 288287i bk15: 4696a 292393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473366
Row_Buffer_Locality_read = 0.512671
Row_Buffer_Locality_write = 0.294100
Bank_Level_Parallism = 10.983257
Bank_Level_Parallism_Col = 6.357174
Bank_Level_Parallism_Ready = 2.192794
write_to_read_ratio_blp_rw_average = 0.478379
GrpLevelPara = 3.217792 

BW Util details:
bwutil = 0.252385 
total_CMD = 461668 
util_bw = 116518 
Wasted_Col = 127770 
Wasted_Row = 10563 
Idle = 206817 

BW Util Bottlenecks: 
RCDc_limit = 234719 
RCDWRc_limit = 59694 
WTRc_limit = 79566 
RTWc_limit = 409959 
CCDLc_limit = 78496 
rwq = 0 
CCDLc_limit_alone = 46229 
WTRc_limit_alone = 72937 
RTWc_limit_alone = 384321 

Commands details: 
total_CMD = 461668 
n_nop = 294160 
Read = 75292 
Write = 0 
L2_Alloc = 0 
L2_WB = 41226 
n_act = 48345 
n_pre = 48329 
n_ref = 0 
n_req = 91800 
total_req = 116518 

Dual Bus Interface Util: 
issued_total_row = 96674 
issued_total_col = 116518 
Row_Bus_Util =  0.209402 
CoL_Bus_Util = 0.252385 
Either_Row_CoL_Bus_Util = 0.362832 
Issued_on_Two_Bus_Simul_Util = 0.098954 
issued_two_Eff = 0.272727 
queue_avg = 23.347717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3477
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293540 n_act=48350 n_pre=48334 n_ref_event=0 n_req=92623 n_rd=76034 n_rd_L2_A=0 n_write=0 n_wr_bk=41486 bw_util=0.2546
n_activity=271296 dram_eff=0.4332
bk0: 5040a 284331i bk1: 4866a 286988i bk2: 4875a 290448i bk3: 4699a 292487i bk4: 4494a 304690i bk5: 4572a 299901i bk6: 4669a 290012i bk7: 4765a 284063i bk8: 4748a 292692i bk9: 4857a 288144i bk10: 4741a 291318i bk11: 4830a 286056i bk12: 4652a 293684i bk13: 4730a 289045i bk14: 4808a 287227i bk15: 4688a 291769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477991
Row_Buffer_Locality_read = 0.514993
Row_Buffer_Locality_write = 0.308397
Bank_Level_Parallism = 11.087881
Bank_Level_Parallism_Col = 6.449788
Bank_Level_Parallism_Ready = 2.235645
write_to_read_ratio_blp_rw_average = 0.476609
GrpLevelPara = 3.230759 

BW Util details:
bwutil = 0.254555 
total_CMD = 461668 
util_bw = 117520 
Wasted_Col = 126938 
Wasted_Row = 10456 
Idle = 206754 

BW Util Bottlenecks: 
RCDc_limit = 234193 
RCDWRc_limit = 58308 
WTRc_limit = 79208 
RTWc_limit = 416974 
CCDLc_limit = 79147 
rwq = 0 
CCDLc_limit_alone = 46111 
WTRc_limit_alone = 72223 
RTWc_limit_alone = 390923 

Commands details: 
total_CMD = 461668 
n_nop = 293540 
Read = 76034 
Write = 0 
L2_Alloc = 0 
L2_WB = 41486 
n_act = 48350 
n_pre = 48334 
n_ref = 0 
n_req = 92623 
total_req = 117520 

Dual Bus Interface Util: 
issued_total_row = 96684 
issued_total_col = 117520 
Row_Bus_Util =  0.209423 
CoL_Bus_Util = 0.254555 
Either_Row_CoL_Bus_Util = 0.364175 
Issued_on_Two_Bus_Simul_Util = 0.099803 
issued_two_Eff = 0.274053 
queue_avg = 23.972759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9728
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293343 n_act=48561 n_pre=48545 n_ref_event=0 n_req=92364 n_rd=75794 n_rd_L2_A=0 n_write=0 n_wr_bk=41296 bw_util=0.2536
n_activity=274199 dram_eff=0.427
bk0: 4819a 291734i bk1: 4951a 287972i bk2: 4748a 291934i bk3: 4712a 294414i bk4: 4598a 298332i bk5: 4598a 300263i bk6: 4589a 288900i bk7: 4643a 291662i bk8: 4795a 286698i bk9: 4869a 288837i bk10: 4774a 288236i bk11: 4780a 289110i bk12: 4795a 288950i bk13: 4688a 292645i bk14: 4709a 290803i bk15: 4726a 287256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474243
Row_Buffer_Locality_read = 0.514619
Row_Buffer_Locality_write = 0.289559
Bank_Level_Parallism = 10.941359
Bank_Level_Parallism_Col = 6.386983
Bank_Level_Parallism_Ready = 2.223068
write_to_read_ratio_blp_rw_average = 0.480328
GrpLevelPara = 3.209967 

BW Util details:
bwutil = 0.253624 
total_CMD = 461668 
util_bw = 117090 
Wasted_Col = 129050 
Wasted_Row = 11717 
Idle = 203811 

BW Util Bottlenecks: 
RCDc_limit = 235416 
RCDWRc_limit = 60393 
WTRc_limit = 78297 
RTWc_limit = 421910 
CCDLc_limit = 79718 
rwq = 0 
CCDLc_limit_alone = 46676 
WTRc_limit_alone = 71796 
RTWc_limit_alone = 395369 

Commands details: 
total_CMD = 461668 
n_nop = 293343 
Read = 75794 
Write = 0 
L2_Alloc = 0 
L2_WB = 41296 
n_act = 48561 
n_pre = 48545 
n_ref = 0 
n_req = 92364 
total_req = 117090 

Dual Bus Interface Util: 
issued_total_row = 97106 
issued_total_col = 117090 
Row_Bus_Util =  0.210337 
CoL_Bus_Util = 0.253624 
Either_Row_CoL_Bus_Util = 0.364602 
Issued_on_Two_Bus_Simul_Util = 0.099359 
issued_two_Eff = 0.272514 
queue_avg = 23.616613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6166
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=294541 n_act=48119 n_pre=48103 n_ref_event=0 n_req=91462 n_rd=75069 n_rd_L2_A=0 n_write=0 n_wr_bk=41091 bw_util=0.2516
n_activity=271511 dram_eff=0.4278
bk0: 4859a 289407i bk1: 4842a 288377i bk2: 4701a 292137i bk3: 4729a 293894i bk4: 4508a 301866i bk5: 4413a 303650i bk6: 4596a 290861i bk7: 4632a 288060i bk8: 4786a 291008i bk9: 4725a 288729i bk10: 4681a 291365i bk11: 4726a 287530i bk12: 4745a 290551i bk13: 4782a 289051i bk14: 4734a 285518i bk15: 4610a 288096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473891
Row_Buffer_Locality_read = 0.513301
Row_Buffer_Locality_write = 0.293418
Bank_Level_Parallism = 11.042299
Bank_Level_Parallism_Col = 6.458583
Bank_Level_Parallism_Ready = 2.222521
write_to_read_ratio_blp_rw_average = 0.484667
GrpLevelPara = 3.231758 

BW Util details:
bwutil = 0.251609 
total_CMD = 461668 
util_bw = 116160 
Wasted_Col = 128360 
Wasted_Row = 10685 
Idle = 206463 

BW Util Bottlenecks: 
RCDc_limit = 234631 
RCDWRc_limit = 59487 
WTRc_limit = 78782 
RTWc_limit = 428020 
CCDLc_limit = 79452 
rwq = 0 
CCDLc_limit_alone = 46294 
WTRc_limit_alone = 72018 
RTWc_limit_alone = 401626 

Commands details: 
total_CMD = 461668 
n_nop = 294541 
Read = 75069 
Write = 0 
L2_Alloc = 0 
L2_WB = 41091 
n_act = 48119 
n_pre = 48103 
n_ref = 0 
n_req = 91462 
total_req = 116160 

Dual Bus Interface Util: 
issued_total_row = 96222 
issued_total_col = 116160 
Row_Bus_Util =  0.208422 
CoL_Bus_Util = 0.251609 
Either_Row_CoL_Bus_Util = 0.362007 
Issued_on_Two_Bus_Simul_Util = 0.098025 
issued_two_Eff = 0.270782 
queue_avg = 23.474060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4741
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=291812 n_act=49081 n_pre=49065 n_ref_event=0 n_req=93602 n_rd=76901 n_rd_L2_A=0 n_write=0 n_wr_bk=41786 bw_util=0.2571
n_activity=272255 dram_eff=0.4359
bk0: 5041a 284038i bk1: 5026a 282082i bk2: 4758a 287190i bk3: 4819a 290935i bk4: 4561a 296932i bk5: 4638a 295734i bk6: 4615a 288140i bk7: 4773a 279545i bk8: 4770a 284348i bk9: 4940a 281194i bk10: 4863a 285316i bk11: 4856a 281908i bk12: 4788a 284579i bk13: 4789a 284513i bk14: 4839a 284052i bk15: 4825a 284559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475642
Row_Buffer_Locality_read = 0.514038
Row_Buffer_Locality_write = 0.298844
Bank_Level_Parallism = 11.354301
Bank_Level_Parallism_Col = 6.622086
Bank_Level_Parallism_Ready = 2.269979
write_to_read_ratio_blp_rw_average = 0.486257
GrpLevelPara = 3.281728 

BW Util details:
bwutil = 0.257083 
total_CMD = 461668 
util_bw = 118687 
Wasted_Col = 126949 
Wasted_Row = 10234 
Idle = 205798 

BW Util Bottlenecks: 
RCDc_limit = 237513 
RCDWRc_limit = 59671 
WTRc_limit = 81790 
RTWc_limit = 438275 
CCDLc_limit = 81342 
rwq = 0 
CCDLc_limit_alone = 46475 
WTRc_limit_alone = 74486 
RTWc_limit_alone = 410712 

Commands details: 
total_CMD = 461668 
n_nop = 291812 
Read = 76901 
Write = 0 
L2_Alloc = 0 
L2_WB = 41786 
n_act = 49081 
n_pre = 49065 
n_ref = 0 
n_req = 93602 
total_req = 118687 

Dual Bus Interface Util: 
issued_total_row = 98146 
issued_total_col = 118687 
Row_Bus_Util =  0.212590 
CoL_Bus_Util = 0.257083 
Either_Row_CoL_Bus_Util = 0.367918 
Issued_on_Two_Bus_Simul_Util = 0.101755 
issued_two_Eff = 0.276570 
queue_avg = 25.288929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2889
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292720 n_act=48888 n_pre=48872 n_ref_event=0 n_req=92495 n_rd=75822 n_rd_L2_A=0 n_write=0 n_wr_bk=41563 bw_util=0.2543
n_activity=270949 dram_eff=0.4332
bk0: 4928a 285376i bk1: 4859a 286383i bk2: 4781a 292454i bk3: 4830a 287597i bk4: 4570a 299951i bk5: 4582a 300414i bk6: 4557a 288285i bk7: 4710a 286595i bk8: 4748a 286744i bk9: 4899a 283527i bk10: 4691a 287412i bk11: 4701a 290296i bk12: 4747a 288234i bk13: 4680a 288808i bk14: 4794a 285653i bk15: 4745a 289510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471453
Row_Buffer_Locality_read = 0.510340
Row_Buffer_Locality_write = 0.294608
Bank_Level_Parallism = 11.168021
Bank_Level_Parallism_Col = 6.460662
Bank_Level_Parallism_Ready = 2.225932
write_to_read_ratio_blp_rw_average = 0.484114
GrpLevelPara = 3.246162 

BW Util details:
bwutil = 0.254263 
total_CMD = 461668 
util_bw = 117385 
Wasted_Col = 128277 
Wasted_Row = 9705 
Idle = 206301 

BW Util Bottlenecks: 
RCDc_limit = 236506 
RCDWRc_limit = 60953 
WTRc_limit = 80445 
RTWc_limit = 430241 
CCDLc_limit = 79229 
rwq = 0 
CCDLc_limit_alone = 46426 
WTRc_limit_alone = 73739 
RTWc_limit_alone = 404144 

Commands details: 
total_CMD = 461668 
n_nop = 292720 
Read = 75822 
Write = 0 
L2_Alloc = 0 
L2_WB = 41563 
n_act = 48888 
n_pre = 48872 
n_ref = 0 
n_req = 92495 
total_req = 117385 

Dual Bus Interface Util: 
issued_total_row = 97760 
issued_total_col = 117385 
Row_Bus_Util =  0.211754 
CoL_Bus_Util = 0.254263 
Either_Row_CoL_Bus_Util = 0.365951 
Issued_on_Two_Bus_Simul_Util = 0.100065 
issued_two_Eff = 0.273439 
queue_avg = 23.894417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8944
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=291874 n_act=49144 n_pre=49128 n_ref_event=0 n_req=93299 n_rd=76572 n_rd_L2_A=0 n_write=0 n_wr_bk=41752 bw_util=0.2563
n_activity=272393 dram_eff=0.4344
bk0: 4909a 284928i bk1: 5038a 284192i bk2: 4784a 290880i bk3: 4830a 291772i bk4: 4656a 296341i bk5: 4624a 298229i bk6: 4617a 287633i bk7: 4717a 285474i bk8: 4693a 288599i bk9: 4895a 283350i bk10: 4752a 288022i bk11: 4751a 284979i bk12: 4737a 287498i bk13: 4818a 286586i bk14: 4876a 282963i bk15: 4875a 285118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473263
Row_Buffer_Locality_read = 0.512929
Row_Buffer_Locality_write = 0.291684
Bank_Level_Parallism = 11.228256
Bank_Level_Parallism_Col = 6.523545
Bank_Level_Parallism_Ready = 2.235252
write_to_read_ratio_blp_rw_average = 0.485641
GrpLevelPara = 3.263433 

BW Util details:
bwutil = 0.256297 
total_CMD = 461668 
util_bw = 118324 
Wasted_Col = 127513 
Wasted_Row = 10073 
Idle = 205758 

BW Util Bottlenecks: 
RCDc_limit = 238159 
RCDWRc_limit = 60012 
WTRc_limit = 80401 
RTWc_limit = 432096 
CCDLc_limit = 80866 
rwq = 0 
CCDLc_limit_alone = 46751 
WTRc_limit_alone = 73508 
RTWc_limit_alone = 404874 

Commands details: 
total_CMD = 461668 
n_nop = 291874 
Read = 76572 
Write = 0 
L2_Alloc = 0 
L2_WB = 41752 
n_act = 49144 
n_pre = 49128 
n_ref = 0 
n_req = 93299 
total_req = 118324 

Dual Bus Interface Util: 
issued_total_row = 98272 
issued_total_col = 118324 
Row_Bus_Util =  0.212863 
CoL_Bus_Util = 0.256297 
Either_Row_CoL_Bus_Util = 0.367784 
Issued_on_Two_Bus_Simul_Util = 0.101376 
issued_two_Eff = 0.275640 
queue_avg = 24.616747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6167
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292255 n_act=49004 n_pre=48988 n_ref_event=0 n_req=92789 n_rd=76088 n_rd_L2_A=0 n_write=0 n_wr_bk=41806 bw_util=0.2554
n_activity=273469 dram_eff=0.4311
bk0: 4909a 285352i bk1: 4979a 285173i bk2: 4871a 288560i bk3: 4781a 293920i bk4: 4530a 301101i bk5: 4603a 301215i bk6: 4545a 284599i bk7: 4651a 287746i bk8: 4814a 286815i bk9: 4761a 285618i bk10: 4758a 288336i bk11: 4773a 286069i bk12: 4707a 288861i bk13: 4704a 287882i bk14: 4883a 284926i bk15: 4819a 286890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471877
Row_Buffer_Locality_read = 0.509870
Row_Buffer_Locality_write = 0.298784
Bank_Level_Parallism = 11.137680
Bank_Level_Parallism_Col = 6.459993
Bank_Level_Parallism_Ready = 2.228994
write_to_read_ratio_blp_rw_average = 0.477860
GrpLevelPara = 3.237690 

BW Util details:
bwutil = 0.255365 
total_CMD = 461668 
util_bw = 117894 
Wasted_Col = 127607 
Wasted_Row = 10963 
Idle = 205204 

BW Util Bottlenecks: 
RCDc_limit = 236827 
RCDWRc_limit = 60084 
WTRc_limit = 79024 
RTWc_limit = 423429 
CCDLc_limit = 80245 
rwq = 0 
CCDLc_limit_alone = 46611 
WTRc_limit_alone = 71931 
RTWc_limit_alone = 396888 

Commands details: 
total_CMD = 461668 
n_nop = 292255 
Read = 76088 
Write = 0 
L2_Alloc = 0 
L2_WB = 41806 
n_act = 49004 
n_pre = 48988 
n_ref = 0 
n_req = 92789 
total_req = 117894 

Dual Bus Interface Util: 
issued_total_row = 97992 
issued_total_col = 117894 
Row_Bus_Util =  0.212256 
CoL_Bus_Util = 0.255365 
Either_Row_CoL_Bus_Util = 0.366958 
Issued_on_Two_Bus_Simul_Util = 0.100663 
issued_two_Eff = 0.274318 
queue_avg = 24.322617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3226
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293454 n_act=48745 n_pre=48729 n_ref_event=0 n_req=92100 n_rd=75481 n_rd_L2_A=0 n_write=0 n_wr_bk=41337 bw_util=0.253
n_activity=271707 dram_eff=0.4299
bk0: 4854a 289590i bk1: 4869a 287194i bk2: 4698a 292943i bk3: 4789a 292079i bk4: 4562a 300456i bk5: 4631a 301007i bk6: 4416a 291071i bk7: 4523a 287256i bk8: 4740a 288229i bk9: 4799a 289065i bk10: 4829a 291137i bk11: 4772a 286892i bk12: 4874a 286477i bk13: 4694a 291575i bk14: 4697a 288179i bk15: 4734a 289068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470738
Row_Buffer_Locality_read = 0.509983
Row_Buffer_Locality_write = 0.292497
Bank_Level_Parallism = 11.055670
Bank_Level_Parallism_Col = 6.405927
Bank_Level_Parallism_Ready = 2.222962
write_to_read_ratio_blp_rw_average = 0.476845
GrpLevelPara = 3.218757 

BW Util details:
bwutil = 0.253035 
total_CMD = 461668 
util_bw = 116818 
Wasted_Col = 128388 
Wasted_Row = 10461 
Idle = 206001 

BW Util Bottlenecks: 
RCDc_limit = 236420 
RCDWRc_limit = 60098 
WTRc_limit = 81058 
RTWc_limit = 416067 
CCDLc_limit = 79416 
rwq = 0 
CCDLc_limit_alone = 46411 
WTRc_limit_alone = 73814 
RTWc_limit_alone = 390306 

Commands details: 
total_CMD = 461668 
n_nop = 293454 
Read = 75481 
Write = 0 
L2_Alloc = 0 
L2_WB = 41337 
n_act = 48745 
n_pre = 48729 
n_ref = 0 
n_req = 92100 
total_req = 116818 

Dual Bus Interface Util: 
issued_total_row = 97474 
issued_total_col = 116818 
Row_Bus_Util =  0.211134 
CoL_Bus_Util = 0.253035 
Either_Row_CoL_Bus_Util = 0.364361 
Issued_on_Two_Bus_Simul_Util = 0.099808 
issued_two_Eff = 0.273925 
queue_avg = 23.708492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7085
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292684 n_act=48828 n_pre=48812 n_ref_event=0 n_req=92637 n_rd=75986 n_rd_L2_A=0 n_write=0 n_wr_bk=41627 bw_util=0.2548
n_activity=272759 dram_eff=0.4312
bk0: 4878a 291216i bk1: 4907a 283893i bk2: 4750a 291168i bk3: 4786a 291602i bk4: 4584a 304543i bk5: 4596a 297659i bk6: 4648a 288579i bk7: 4659a 287785i bk8: 4851a 283866i bk9: 4852a 283056i bk10: 4748a 287143i bk11: 4737a 289093i bk12: 4744a 287708i bk13: 4726a 290526i bk14: 4818a 287366i bk15: 4702a 288704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472910
Row_Buffer_Locality_read = 0.511331
Row_Buffer_Locality_write = 0.297580
Bank_Level_Parallism = 11.114176
Bank_Level_Parallism_Col = 6.456716
Bank_Level_Parallism_Ready = 2.221600
write_to_read_ratio_blp_rw_average = 0.485459
GrpLevelPara = 3.244910 

BW Util details:
bwutil = 0.254757 
total_CMD = 461668 
util_bw = 117613 
Wasted_Col = 127931 
Wasted_Row = 10473 
Idle = 205651 

BW Util Bottlenecks: 
RCDc_limit = 236771 
RCDWRc_limit = 59558 
WTRc_limit = 80261 
RTWc_limit = 423126 
CCDLc_limit = 79896 
rwq = 0 
CCDLc_limit_alone = 46128 
WTRc_limit_alone = 73387 
RTWc_limit_alone = 396232 

Commands details: 
total_CMD = 461668 
n_nop = 292684 
Read = 75986 
Write = 0 
L2_Alloc = 0 
L2_WB = 41627 
n_act = 48828 
n_pre = 48812 
n_ref = 0 
n_req = 92637 
total_req = 117613 

Dual Bus Interface Util: 
issued_total_row = 97640 
issued_total_col = 117613 
Row_Bus_Util =  0.211494 
CoL_Bus_Util = 0.254757 
Either_Row_CoL_Bus_Util = 0.366029 
Issued_on_Two_Bus_Simul_Util = 0.100221 
issued_two_Eff = 0.273807 
queue_avg = 24.216810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2168
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=291830 n_act=49342 n_pre=49326 n_ref_event=0 n_req=93322 n_rd=76559 n_rd_L2_A=0 n_write=0 n_wr_bk=41806 bw_util=0.2564
n_activity=272190 dram_eff=0.4349
bk0: 4970a 282720i bk1: 4837a 284098i bk2: 4801a 284685i bk3: 4814a 288239i bk4: 4648a 296137i bk5: 4652a 299890i bk6: 4690a 282242i bk7: 4621a 286001i bk8: 4825a 283510i bk9: 4850a 281895i bk10: 4825a 283298i bk11: 4885a 286338i bk12: 4722a 289002i bk13: 4730a 285553i bk14: 4835a 281401i bk15: 4854a 285352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471272
Row_Buffer_Locality_read = 0.507831
Row_Buffer_Locality_write = 0.304301
Bank_Level_Parallism = 11.337427
Bank_Level_Parallism_Col = 6.568292
Bank_Level_Parallism_Ready = 2.245157
write_to_read_ratio_blp_rw_average = 0.483411
GrpLevelPara = 3.262820 

BW Util details:
bwutil = 0.256386 
total_CMD = 461668 
util_bw = 118365 
Wasted_Col = 127557 
Wasted_Row = 9837 
Idle = 205909 

BW Util Bottlenecks: 
RCDc_limit = 240226 
RCDWRc_limit = 59340 
WTRc_limit = 79259 
RTWc_limit = 437723 
CCDLc_limit = 80888 
rwq = 0 
CCDLc_limit_alone = 47346 
WTRc_limit_alone = 72550 
RTWc_limit_alone = 410890 

Commands details: 
total_CMD = 461668 
n_nop = 291830 
Read = 76559 
Write = 0 
L2_Alloc = 0 
L2_WB = 41806 
n_act = 49342 
n_pre = 49326 
n_ref = 0 
n_req = 93322 
total_req = 118365 

Dual Bus Interface Util: 
issued_total_row = 98668 
issued_total_col = 118365 
Row_Bus_Util =  0.213721 
CoL_Bus_Util = 0.256386 
Either_Row_CoL_Bus_Util = 0.367879 
Issued_on_Two_Bus_Simul_Util = 0.102227 
issued_two_Eff = 0.277882 
queue_avg = 24.946148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9461
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292612 n_act=48946 n_pre=48930 n_ref_event=0 n_req=92543 n_rd=75813 n_rd_L2_A=0 n_write=0 n_wr_bk=41687 bw_util=0.2545
n_activity=271906 dram_eff=0.4321
bk0: 4868a 287518i bk1: 4906a 286727i bk2: 4794a 292057i bk3: 4740a 293526i bk4: 4543a 302588i bk5: 4602a 295300i bk6: 4615a 285201i bk7: 4586a 287227i bk8: 4798a 287912i bk9: 4717a 290219i bk10: 4846a 282524i bk11: 4948a 285713i bk12: 4780a 289882i bk13: 4621a 293773i bk14: 4717a 288872i bk15: 4732a 287882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471100
Row_Buffer_Locality_read = 0.510862
Row_Buffer_Locality_write = 0.290915
Bank_Level_Parallism = 11.119410
Bank_Level_Parallism_Col = 6.441535
Bank_Level_Parallism_Ready = 2.216749
write_to_read_ratio_blp_rw_average = 0.480384
GrpLevelPara = 3.237284 

BW Util details:
bwutil = 0.254512 
total_CMD = 461668 
util_bw = 117500 
Wasted_Col = 127791 
Wasted_Row = 10326 
Idle = 206051 

BW Util Bottlenecks: 
RCDc_limit = 236180 
RCDWRc_limit = 60448 
WTRc_limit = 80440 
RTWc_limit = 422269 
CCDLc_limit = 78954 
rwq = 0 
CCDLc_limit_alone = 45893 
WTRc_limit_alone = 73680 
RTWc_limit_alone = 395968 

Commands details: 
total_CMD = 461668 
n_nop = 292612 
Read = 75813 
Write = 0 
L2_Alloc = 0 
L2_WB = 41687 
n_act = 48946 
n_pre = 48930 
n_ref = 0 
n_req = 92543 
total_req = 117500 

Dual Bus Interface Util: 
issued_total_row = 97876 
issued_total_col = 117500 
Row_Bus_Util =  0.212005 
CoL_Bus_Util = 0.254512 
Either_Row_CoL_Bus_Util = 0.366185 
Issued_on_Two_Bus_Simul_Util = 0.100332 
issued_two_Eff = 0.273992 
queue_avg = 23.483860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4839
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292159 n_act=49336 n_pre=49320 n_ref_event=0 n_req=92515 n_rd=75821 n_rd_L2_A=0 n_write=0 n_wr_bk=41491 bw_util=0.2541
n_activity=273746 dram_eff=0.4285
bk0: 4895a 284587i bk1: 4785a 286378i bk2: 4769a 288838i bk3: 4851a 290253i bk4: 4517a 297998i bk5: 4552a 294804i bk6: 4555a 286903i bk7: 4710a 283877i bk8: 4850a 282353i bk9: 4827a 286506i bk10: 4693a 286832i bk11: 4815a 283596i bk12: 4769a 286481i bk13: 4769a 289300i bk14: 4660a 286582i bk15: 4804a 287698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466724
Row_Buffer_Locality_read = 0.504900
Row_Buffer_Locality_write = 0.293339
Bank_Level_Parallism = 11.178240
Bank_Level_Parallism_Col = 6.466254
Bank_Level_Parallism_Ready = 2.224998
write_to_read_ratio_blp_rw_average = 0.485188
GrpLevelPara = 3.228859 

BW Util details:
bwutil = 0.254105 
total_CMD = 461668 
util_bw = 117312 
Wasted_Col = 129552 
Wasted_Row = 10441 
Idle = 204363 

BW Util Bottlenecks: 
RCDc_limit = 241131 
RCDWRc_limit = 61012 
WTRc_limit = 78461 
RTWc_limit = 434895 
CCDLc_limit = 80897 
rwq = 0 
CCDLc_limit_alone = 47439 
WTRc_limit_alone = 71845 
RTWc_limit_alone = 408053 

Commands details: 
total_CMD = 461668 
n_nop = 292159 
Read = 75821 
Write = 0 
L2_Alloc = 0 
L2_WB = 41491 
n_act = 49336 
n_pre = 49320 
n_ref = 0 
n_req = 92515 
total_req = 117312 

Dual Bus Interface Util: 
issued_total_row = 98656 
issued_total_col = 117312 
Row_Bus_Util =  0.213695 
CoL_Bus_Util = 0.254105 
Either_Row_CoL_Bus_Util = 0.367166 
Issued_on_Two_Bus_Simul_Util = 0.100633 
issued_two_Eff = 0.274080 
queue_avg = 24.126097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1261
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=291277 n_act=50016 n_pre=50000 n_ref_event=0 n_req=93069 n_rd=76405 n_rd_L2_A=0 n_write=0 n_wr_bk=41626 bw_util=0.2557
n_activity=271913 dram_eff=0.4341
bk0: 4912a 274841i bk1: 4874a 278144i bk2: 4831a 282313i bk3: 4869a 283381i bk4: 4572a 288623i bk5: 4613a 289311i bk6: 4738a 280894i bk7: 4665a 280490i bk8: 4722a 278617i bk9: 4887a 280018i bk10: 4849a 282205i bk11: 4829a 281840i bk12: 4789a 282169i bk13: 4748a 281589i bk14: 4705a 283045i bk15: 4802a 277718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.462592
Row_Buffer_Locality_read = 0.495818
Row_Buffer_Locality_write = 0.310250
Bank_Level_Parallism = 11.637691
Bank_Level_Parallism_Col = 6.719159
Bank_Level_Parallism_Ready = 2.281214
write_to_read_ratio_blp_rw_average = 0.484686
GrpLevelPara = 3.301003 

BW Util details:
bwutil = 0.255662 
total_CMD = 461668 
util_bw = 118031 
Wasted_Col = 127741 
Wasted_Row = 9825 
Idle = 206071 

BW Util Bottlenecks: 
RCDc_limit = 249108 
RCDWRc_limit = 57998 
WTRc_limit = 77640 
RTWc_limit = 450670 
CCDLc_limit = 82284 
rwq = 0 
CCDLc_limit_alone = 47396 
WTRc_limit_alone = 70974 
RTWc_limit_alone = 422448 

Commands details: 
total_CMD = 461668 
n_nop = 291277 
Read = 76405 
Write = 0 
L2_Alloc = 0 
L2_WB = 41626 
n_act = 50016 
n_pre = 50000 
n_ref = 0 
n_req = 93069 
total_req = 118031 

Dual Bus Interface Util: 
issued_total_row = 100016 
issued_total_col = 118031 
Row_Bus_Util =  0.216641 
CoL_Bus_Util = 0.255662 
Either_Row_CoL_Bus_Util = 0.369077 
Issued_on_Two_Bus_Simul_Util = 0.103226 
issued_two_Eff = 0.279686 
queue_avg = 26.634468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6345
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293482 n_act=48421 n_pre=48405 n_ref_event=0 n_req=92165 n_rd=75673 n_rd_L2_A=0 n_write=0 n_wr_bk=41241 bw_util=0.2532
n_activity=272918 dram_eff=0.4284
bk0: 4893a 287512i bk1: 4849a 288531i bk2: 4671a 293037i bk3: 4670a 294582i bk4: 4426a 301149i bk5: 4566a 297576i bk6: 4625a 286819i bk7: 4721a 286235i bk8: 4754a 293476i bk9: 4786a 288385i bk10: 4849a 285341i bk11: 4750a 289613i bk12: 4771a 288206i bk13: 4744a 289880i bk14: 4788a 290614i bk15: 4810a 288261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474627
Row_Buffer_Locality_read = 0.514411
Row_Buffer_Locality_write = 0.292081
Bank_Level_Parallism = 11.054000
Bank_Level_Parallism_Col = 6.450974
Bank_Level_Parallism_Ready = 2.250868
write_to_read_ratio_blp_rw_average = 0.484822
GrpLevelPara = 3.243253 

BW Util details:
bwutil = 0.253243 
total_CMD = 461668 
util_bw = 116914 
Wasted_Col = 128687 
Wasted_Row = 10382 
Idle = 205685 

BW Util Bottlenecks: 
RCDc_limit = 234942 
RCDWRc_limit = 60167 
WTRc_limit = 77288 
RTWc_limit = 433471 
CCDLc_limit = 79689 
rwq = 0 
CCDLc_limit_alone = 46009 
WTRc_limit_alone = 70549 
RTWc_limit_alone = 406530 

Commands details: 
total_CMD = 461668 
n_nop = 293482 
Read = 75673 
Write = 0 
L2_Alloc = 0 
L2_WB = 41241 
n_act = 48421 
n_pre = 48405 
n_ref = 0 
n_req = 92165 
total_req = 116914 

Dual Bus Interface Util: 
issued_total_row = 96826 
issued_total_col = 116914 
Row_Bus_Util =  0.209731 
CoL_Bus_Util = 0.253243 
Either_Row_CoL_Bus_Util = 0.364301 
Issued_on_Two_Bus_Simul_Util = 0.098673 
issued_two_Eff = 0.270855 
queue_avg = 23.580147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5801
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293206 n_act=48728 n_pre=48712 n_ref_event=0 n_req=92289 n_rd=75697 n_rd_L2_A=0 n_write=0 n_wr_bk=41274 bw_util=0.2534
n_activity=271520 dram_eff=0.4308
bk0: 4855a 286480i bk1: 4826a 286244i bk2: 4785a 291479i bk3: 4770a 291972i bk4: 4613a 299673i bk5: 4570a 301736i bk6: 4623a 287576i bk7: 4611a 285586i bk8: 4752a 291530i bk9: 4814a 287355i bk10: 4771a 286367i bk11: 4739a 290521i bk12: 4830a 283967i bk13: 4654a 290719i bk14: 4773a 289934i bk15: 4711a 288456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472006
Row_Buffer_Locality_read = 0.512464
Row_Buffer_Locality_write = 0.287428
Bank_Level_Parallism = 11.132648
Bank_Level_Parallism_Col = 6.465852
Bank_Level_Parallism_Ready = 2.253294
write_to_read_ratio_blp_rw_average = 0.482647
GrpLevelPara = 3.243078 

BW Util details:
bwutil = 0.253366 
total_CMD = 461668 
util_bw = 116971 
Wasted_Col = 127869 
Wasted_Row = 10210 
Idle = 206618 

BW Util Bottlenecks: 
RCDc_limit = 236712 
RCDWRc_limit = 60507 
WTRc_limit = 77911 
RTWc_limit = 428073 
CCDLc_limit = 78467 
rwq = 0 
CCDLc_limit_alone = 45634 
WTRc_limit_alone = 71441 
RTWc_limit_alone = 401710 

Commands details: 
total_CMD = 461668 
n_nop = 293206 
Read = 75697 
Write = 0 
L2_Alloc = 0 
L2_WB = 41274 
n_act = 48728 
n_pre = 48712 
n_ref = 0 
n_req = 92289 
total_req = 116971 

Dual Bus Interface Util: 
issued_total_row = 97440 
issued_total_col = 116971 
Row_Bus_Util =  0.211061 
CoL_Bus_Util = 0.253366 
Either_Row_CoL_Bus_Util = 0.364899 
Issued_on_Two_Bus_Simul_Util = 0.099528 
issued_two_Eff = 0.272756 
queue_avg = 23.597795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5978
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292761 n_act=48827 n_pre=48811 n_ref_event=0 n_req=92985 n_rd=76259 n_rd_L2_A=0 n_write=0 n_wr_bk=41666 bw_util=0.2554
n_activity=270778 dram_eff=0.4355
bk0: 4908a 288776i bk1: 4996a 283046i bk2: 4675a 294138i bk3: 4831a 292678i bk4: 4558a 299758i bk5: 4552a 302104i bk6: 4655a 284870i bk7: 4630a 287928i bk8: 4818a 286576i bk9: 4935a 286721i bk10: 4738a 288671i bk11: 4799a 288135i bk12: 4708a 288600i bk13: 4749a 286859i bk14: 4876a 284992i bk15: 4831a 288429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474894
Row_Buffer_Locality_read = 0.513579
Row_Buffer_Locality_write = 0.298517
Bank_Level_Parallism = 11.177245
Bank_Level_Parallism_Col = 6.454156
Bank_Level_Parallism_Ready = 2.258732
write_to_read_ratio_blp_rw_average = 0.475218
GrpLevelPara = 3.222162 

BW Util details:
bwutil = 0.255432 
total_CMD = 461668 
util_bw = 117925 
Wasted_Col = 126951 
Wasted_Row = 9873 
Idle = 206919 

BW Util Bottlenecks: 
RCDc_limit = 235411 
RCDWRc_limit = 60062 
WTRc_limit = 80890 
RTWc_limit = 416056 
CCDLc_limit = 78825 
rwq = 0 
CCDLc_limit_alone = 45859 
WTRc_limit_alone = 73755 
RTWc_limit_alone = 390225 

Commands details: 
total_CMD = 461668 
n_nop = 292761 
Read = 76259 
Write = 0 
L2_Alloc = 0 
L2_WB = 41666 
n_act = 48827 
n_pre = 48811 
n_ref = 0 
n_req = 92985 
total_req = 117925 

Dual Bus Interface Util: 
issued_total_row = 97638 
issued_total_col = 117925 
Row_Bus_Util =  0.211490 
CoL_Bus_Util = 0.255432 
Either_Row_CoL_Bus_Util = 0.365862 
Issued_on_Two_Bus_Simul_Util = 0.101060 
issued_two_Eff = 0.276223 
queue_avg = 23.664385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6644
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292813 n_act=48841 n_pre=48825 n_ref_event=0 n_req=92708 n_rd=76050 n_rd_L2_A=0 n_write=0 n_wr_bk=41582 bw_util=0.2548
n_activity=273047 dram_eff=0.4308
bk0: 4859a 288686i bk1: 4900a 286046i bk2: 4715a 291692i bk3: 4710a 291394i bk4: 4532a 302263i bk5: 4595a 301067i bk6: 4703a 289874i bk7: 4724a 282484i bk8: 4726a 288459i bk9: 4778a 287283i bk10: 4831a 283812i bk11: 4824a 287254i bk12: 4834a 285148i bk13: 4741a 290274i bk14: 4776a 286273i bk15: 4802a 287821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473174
Row_Buffer_Locality_read = 0.513899
Row_Buffer_Locality_write = 0.287249
Bank_Level_Parallism = 11.100763
Bank_Level_Parallism_Col = 6.438148
Bank_Level_Parallism_Ready = 2.243862
write_to_read_ratio_blp_rw_average = 0.481242
GrpLevelPara = 3.228095 

BW Util details:
bwutil = 0.254798 
total_CMD = 461668 
util_bw = 117632 
Wasted_Col = 128490 
Wasted_Row = 10578 
Idle = 204968 

BW Util Bottlenecks: 
RCDc_limit = 235402 
RCDWRc_limit = 61029 
WTRc_limit = 78710 
RTWc_limit = 427392 
CCDLc_limit = 79909 
rwq = 0 
CCDLc_limit_alone = 46779 
WTRc_limit_alone = 71765 
RTWc_limit_alone = 401207 

Commands details: 
total_CMD = 461668 
n_nop = 292813 
Read = 76050 
Write = 0 
L2_Alloc = 0 
L2_WB = 41582 
n_act = 48841 
n_pre = 48825 
n_ref = 0 
n_req = 92708 
total_req = 117632 

Dual Bus Interface Util: 
issued_total_row = 97666 
issued_total_col = 117632 
Row_Bus_Util =  0.211550 
CoL_Bus_Util = 0.254798 
Either_Row_CoL_Bus_Util = 0.365750 
Issued_on_Two_Bus_Simul_Util = 0.100598 
issued_two_Eff = 0.275047 
queue_avg = 23.674725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6747
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292391 n_act=48815 n_pre=48799 n_ref_event=0 n_req=93169 n_rd=76492 n_rd_L2_A=0 n_write=0 n_wr_bk=41715 bw_util=0.256
n_activity=271462 dram_eff=0.4354
bk0: 4933a 285308i bk1: 4959a 284826i bk2: 4804a 289208i bk3: 4689a 295554i bk4: 4500a 301846i bk5: 4610a 298384i bk6: 4645a 285498i bk7: 4708a 286951i bk8: 4873a 287349i bk9: 4812a 286936i bk10: 4880a 284509i bk11: 4764a 291155i bk12: 4849a 284604i bk13: 4783a 289534i bk14: 4811a 288637i bk15: 4872a 284949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476060
Row_Buffer_Locality_read = 0.514328
Row_Buffer_Locality_write = 0.300534
Bank_Level_Parallism = 11.185246
Bank_Level_Parallism_Col = 6.489024
Bank_Level_Parallism_Ready = 2.242481
write_to_read_ratio_blp_rw_average = 0.483343
GrpLevelPara = 3.243416 

BW Util details:
bwutil = 0.256043 
total_CMD = 461668 
util_bw = 118207 
Wasted_Col = 127048 
Wasted_Row = 9957 
Idle = 206456 

BW Util Bottlenecks: 
RCDc_limit = 235719 
RCDWRc_limit = 59888 
WTRc_limit = 75699 
RTWc_limit = 426007 
CCDLc_limit = 80270 
rwq = 0 
CCDLc_limit_alone = 46791 
WTRc_limit_alone = 69330 
RTWc_limit_alone = 398897 

Commands details: 
total_CMD = 461668 
n_nop = 292391 
Read = 76492 
Write = 0 
L2_Alloc = 0 
L2_WB = 41715 
n_act = 48815 
n_pre = 48799 
n_ref = 0 
n_req = 93169 
total_req = 118207 

Dual Bus Interface Util: 
issued_total_row = 97614 
issued_total_col = 118207 
Row_Bus_Util =  0.211438 
CoL_Bus_Util = 0.256043 
Either_Row_CoL_Bus_Util = 0.366664 
Issued_on_Two_Bus_Simul_Util = 0.100817 
issued_two_Eff = 0.274958 
queue_avg = 24.270491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2705
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=293515 n_act=48493 n_pre=48477 n_ref_event=0 n_req=92664 n_rd=76005 n_rd_L2_A=0 n_write=0 n_wr_bk=41517 bw_util=0.2546
n_activity=272407 dram_eff=0.4314
bk0: 4827a 289386i bk1: 4900a 288372i bk2: 4786a 287542i bk3: 4654a 297801i bk4: 4458a 305769i bk5: 4500a 304208i bk6: 4678a 285677i bk7: 4682a 287296i bk8: 4842a 289037i bk9: 5007a 284368i bk10: 4825a 288554i bk11: 4770a 286185i bk12: 4651a 290395i bk13: 4700a 290158i bk14: 4934a 283571i bk15: 4791a 287908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476679
Row_Buffer_Locality_read = 0.516571
Row_Buffer_Locality_write = 0.294676
Bank_Level_Parallism = 11.098847
Bank_Level_Parallism_Col = 6.465042
Bank_Level_Parallism_Ready = 2.252115
write_to_read_ratio_blp_rw_average = 0.482067
GrpLevelPara = 3.233537 

BW Util details:
bwutil = 0.254560 
total_CMD = 461668 
util_bw = 117522 
Wasted_Col = 127293 
Wasted_Row = 10448 
Idle = 206405 

BW Util Bottlenecks: 
RCDc_limit = 233238 
RCDWRc_limit = 60652 
WTRc_limit = 77606 
RTWc_limit = 426816 
CCDLc_limit = 78911 
rwq = 0 
CCDLc_limit_alone = 45703 
WTRc_limit_alone = 71053 
RTWc_limit_alone = 400161 

Commands details: 
total_CMD = 461668 
n_nop = 293515 
Read = 76005 
Write = 0 
L2_Alloc = 0 
L2_WB = 41517 
n_act = 48493 
n_pre = 48477 
n_ref = 0 
n_req = 92664 
total_req = 117522 

Dual Bus Interface Util: 
issued_total_row = 96970 
issued_total_col = 117522 
Row_Bus_Util =  0.210043 
CoL_Bus_Util = 0.254560 
Either_Row_CoL_Bus_Util = 0.364229 
Issued_on_Two_Bus_Simul_Util = 0.100373 
issued_two_Eff = 0.275576 
queue_avg = 23.894527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8945
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=294163 n_act=48436 n_pre=48420 n_ref_event=0 n_req=91645 n_rd=75194 n_rd_L2_A=0 n_write=0 n_wr_bk=41070 bw_util=0.2518
n_activity=273217 dram_eff=0.4255
bk0: 4868a 289982i bk1: 4909a 285621i bk2: 4700a 295027i bk3: 4563a 297569i bk4: 4545a 301477i bk5: 4468a 300911i bk6: 4722a 287946i bk7: 4561a 290569i bk8: 4697a 292681i bk9: 4777a 290822i bk10: 4787a 286871i bk11: 4730a 290648i bk12: 4699a 291968i bk13: 4727a 289890i bk14: 4688a 290638i bk15: 4753a 292681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471482
Row_Buffer_Locality_read = 0.512355
Row_Buffer_Locality_write = 0.284664
Bank_Level_Parallism = 10.972059
Bank_Level_Parallism_Col = 6.355763
Bank_Level_Parallism_Ready = 2.235258
write_to_read_ratio_blp_rw_average = 0.477362
GrpLevelPara = 3.207170 

BW Util details:
bwutil = 0.251835 
total_CMD = 461668 
util_bw = 116264 
Wasted_Col = 127892 
Wasted_Row = 11314 
Idle = 206198 

BW Util Bottlenecks: 
RCDc_limit = 235174 
RCDWRc_limit = 60582 
WTRc_limit = 78006 
RTWc_limit = 413001 
CCDLc_limit = 78143 
rwq = 0 
CCDLc_limit_alone = 46074 
WTRc_limit_alone = 71479 
RTWc_limit_alone = 387459 

Commands details: 
total_CMD = 461668 
n_nop = 294163 
Read = 75194 
Write = 0 
L2_Alloc = 0 
L2_WB = 41070 
n_act = 48436 
n_pre = 48420 
n_ref = 0 
n_req = 91645 
total_req = 116264 

Dual Bus Interface Util: 
issued_total_row = 96856 
issued_total_col = 116264 
Row_Bus_Util =  0.209796 
CoL_Bus_Util = 0.251835 
Either_Row_CoL_Bus_Util = 0.362826 
Issued_on_Two_Bus_Simul_Util = 0.098805 
issued_two_Eff = 0.272320 
queue_avg = 22.848955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.849
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461668 n_nop=292632 n_act=48809 n_pre=48793 n_ref_event=0 n_req=92873 n_rd=76139 n_rd_L2_A=0 n_write=0 n_wr_bk=41997 bw_util=0.2559
n_activity=273706 dram_eff=0.4316
bk0: 4998a 285908i bk1: 4915a 284033i bk2: 4781a 290851i bk3: 4692a 291615i bk4: 4517a 300427i bk5: 4465a 300294i bk6: 4731a 285035i bk7: 4666a 281051i bk8: 4839a 287835i bk9: 4811a 288949i bk10: 4752a 291614i bk11: 4863a 288047i bk12: 4774a 286374i bk13: 4754a 289275i bk14: 4800a 284870i bk15: 4781a 288211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474454
Row_Buffer_Locality_read = 0.514270
Row_Buffer_Locality_write = 0.293295
Bank_Level_Parallism = 11.135312
Bank_Level_Parallism_Col = 6.481417
Bank_Level_Parallism_Ready = 2.257178
write_to_read_ratio_blp_rw_average = 0.482242
GrpLevelPara = 3.234824 

BW Util details:
bwutil = 0.255890 
total_CMD = 461668 
util_bw = 118136 
Wasted_Col = 127509 
Wasted_Row = 10762 
Idle = 205261 

BW Util Bottlenecks: 
RCDc_limit = 234257 
RCDWRc_limit = 60353 
WTRc_limit = 77905 
RTWc_limit = 426748 
CCDLc_limit = 80084 
rwq = 0 
CCDLc_limit_alone = 46997 
WTRc_limit_alone = 71298 
RTWc_limit_alone = 400268 

Commands details: 
total_CMD = 461668 
n_nop = 292632 
Read = 76139 
Write = 0 
L2_Alloc = 0 
L2_WB = 41997 
n_act = 48809 
n_pre = 48793 
n_ref = 0 
n_req = 92873 
total_req = 118136 

Dual Bus Interface Util: 
issued_total_row = 97602 
issued_total_col = 118136 
Row_Bus_Util =  0.211412 
CoL_Bus_Util = 0.255890 
Either_Row_CoL_Bus_Util = 0.366142 
Issued_on_Two_Bus_Simul_Util = 0.101159 
issued_two_Eff = 0.276284 
queue_avg = 23.947374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141319, Miss = 79869, Miss_rate = 0.565, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[1]: Access = 142102, Miss = 80237, Miss_rate = 0.565, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[2]: Access = 141562, Miss = 79852, Miss_rate = 0.564, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[3]: Access = 141312, Miss = 80204, Miss_rate = 0.568, Pending_hits = 254, Reservation_fails = 552
L2_cache_bank[4]: Access = 141629, Miss = 80244, Miss_rate = 0.567, Pending_hits = 238, Reservation_fails = 526
L2_cache_bank[5]: Access = 141126, Miss = 79425, Miss_rate = 0.563, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[6]: Access = 141362, Miss = 80053, Miss_rate = 0.566, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[7]: Access = 142011, Miss = 80421, Miss_rate = 0.566, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[8]: Access = 141453, Miss = 79413, Miss_rate = 0.561, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[9]: Access = 142137, Miss = 79500, Miss_rate = 0.559, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[10]: Access = 140914, Miss = 79629, Miss_rate = 0.565, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[11]: Access = 255429, Miss = 172822, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[12]: Access = 140862, Miss = 79411, Miss_rate = 0.564, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[13]: Access = 141414, Miss = 79871, Miss_rate = 0.565, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[14]: Access = 141122, Miss = 79902, Miss_rate = 0.566, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[15]: Access = 142607, Miss = 80639, Miss_rate = 0.565, Pending_hits = 307, Reservation_fails = 48
L2_cache_bank[16]: Access = 141537, Miss = 79439, Miss_rate = 0.561, Pending_hits = 221, Reservation_fails = 446
L2_cache_bank[17]: Access = 141758, Miss = 79826, Miss_rate = 0.563, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[18]: Access = 140728, Miss = 78696, Miss_rate = 0.559, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[19]: Access = 141176, Miss = 80319, Miss_rate = 0.569, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[20]: Access = 140775, Miss = 79141, Miss_rate = 0.562, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[21]: Access = 140936, Miss = 79840, Miss_rate = 0.566, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[22]: Access = 140999, Miss = 79085, Miss_rate = 0.561, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[23]: Access = 141858, Miss = 80768, Miss_rate = 0.569, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[24]: Access = 140929, Miss = 79310, Miss_rate = 0.563, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[25]: Access = 141695, Miss = 80320, Miss_rate = 0.567, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[26]: Access = 140718, Miss = 78633, Miss_rate = 0.559, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[27]: Access = 141327, Miss = 79830, Miss_rate = 0.565, Pending_hits = 214, Reservation_fails = 14
L2_cache_bank[28]: Access = 141861, Miss = 80386, Miss_rate = 0.567, Pending_hits = 311, Reservation_fails = 53
L2_cache_bank[29]: Access = 141869, Miss = 81559, Miss_rate = 0.575, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[30]: Access = 141249, Miss = 79266, Miss_rate = 0.561, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[31]: Access = 141817, Miss = 80739, Miss_rate = 0.569, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[32]: Access = 141899, Miss = 80466, Miss_rate = 0.567, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[33]: Access = 141801, Miss = 80163, Miss_rate = 0.565, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[34]: Access = 142082, Miss = 80665, Miss_rate = 0.568, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[35]: Access = 141729, Miss = 80100, Miss_rate = 0.565, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[36]: Access = 141357, Miss = 79816, Miss_rate = 0.565, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[37]: Access = 141725, Miss = 79873, Miss_rate = 0.564, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[38]: Access = 141180, Miss = 79742, Miss_rate = 0.565, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[39]: Access = 141659, Miss = 79702, Miss_rate = 0.563, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[40]: Access = 142061, Miss = 80379, Miss_rate = 0.566, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[41]: Access = 141768, Miss = 81164, Miss_rate = 0.573, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[42]: Access = 141508, Miss = 79810, Miss_rate = 0.564, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[43]: Access = 142137, Miss = 80484, Miss_rate = 0.566, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[44]: Access = 140723, Miss = 79740, Miss_rate = 0.567, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[45]: Access = 141364, Miss = 80113, Miss_rate = 0.567, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[46]: Access = 141499, Miss = 80511, Miss_rate = 0.569, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[47]: Access = 141792, Miss = 81710, Miss_rate = 0.576, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[48]: Access = 141721, Miss = 79835, Miss_rate = 0.563, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[49]: Access = 141152, Miss = 79427, Miss_rate = 0.563, Pending_hits = 246, Reservation_fails = 39
L2_cache_bank[50]: Access = 141112, Miss = 79758, Miss_rate = 0.565, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[51]: Access = 141418, Miss = 79815, Miss_rate = 0.564, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[52]: Access = 141816, Miss = 79866, Miss_rate = 0.563, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[53]: Access = 141869, Miss = 79637, Miss_rate = 0.561, Pending_hits = 251, Reservation_fails = 656
L2_cache_bank[54]: Access = 141640, Miss = 79515, Miss_rate = 0.561, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[55]: Access = 142592, Miss = 80188, Miss_rate = 0.562, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[56]: Access = 141754, Miss = 80240, Miss_rate = 0.566, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[57]: Access = 141844, Miss = 80469, Miss_rate = 0.567, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[58]: Access = 141419, Miss = 79623, Miss_rate = 0.563, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[59]: Access = 142081, Miss = 80231, Miss_rate = 0.565, Pending_hits = 248, Reservation_fails = 16
L2_cache_bank[60]: Access = 141229, Miss = 79454, Miss_rate = 0.563, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[61]: Access = 141225, Miss = 79625, Miss_rate = 0.564, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[62]: Access = 141603, Miss = 80144, Miss_rate = 0.566, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[63]: Access = 141431, Miss = 80216, Miss_rate = 0.567, Pending_hits = 222, Reservation_fails = 0
L2_total_cache_accesses = 9171783
L2_total_cache_misses = 5211130
L2_total_cache_miss_rate = 0.5682
L2_total_cache_pending_hits = 16348
L2_total_cache_reservation_fails = 2350
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3058651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1077015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1352207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11682
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 417913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2363995
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5511237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3672228
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2336
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=9171783
icnt_total_pkts_simt_to_mem=9171783
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9171783
Req_Network_cycles = 614840
Req_Network_injected_packets_per_cycle =      14.9173 
Req_Network_conflicts_per_cycle =      41.6293
Req_Network_conflicts_per_cycle_util =      51.9988
Req_Bank_Level_Parallism =      18.6331
Req_Network_in_buffer_full_per_cycle =     293.2417
Req_Network_in_buffer_avg_util =     303.2362
Req_Network_out_buffer_full_per_cycle =       0.5651
Req_Network_out_buffer_avg_util =      48.7350

Reply_Network_injected_packets_num = 9171783
Reply_Network_cycles = 614840
Reply_Network_injected_packets_per_cycle =       14.9173
Reply_Network_conflicts_per_cycle =       12.9374
Reply_Network_conflicts_per_cycle_util =      16.1972
Reply_Bank_Level_Parallism =      18.6760
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.1121
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1865
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 59 min, 23 sec (28763 sec)
gpgpu_simulation_rate = 14039 (inst/sec)
gpgpu_simulation_rate = 21 (cycle/sec)
gpgpu_silicon_slowdown = 53904761x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 109687
gpu_sim_insn = 47535781
gpu_ipc =     433.3766
gpu_tot_sim_cycle = 724527
gpu_tot_sim_insn = 451361357
gpu_tot_ipc =     622.9738
gpu_tot_issued_cta = 37126
gpu_occupancy = 70.6918% 
gpu_tot_occupancy = 60.5073% 
max_total_param_size = 0
gpu_stall_dramfull = 7224125
gpu_stall_icnt2sh    = 13
partiton_level_parallism =      19.3981
partiton_level_parallism_total  =      15.5957
partiton_level_parallism_util =      22.6949
partiton_level_parallism_util_total  =      19.9838
L2_BW  =     702.6753 GB/Sec
L2_BW_total  =     564.9383 GB/Sec
gpu_total_sim_rate=12510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 285865, Miss = 152410, Miss_rate = 0.533, Pending_hits = 3276, Reservation_fails = 7892853
	L1D_cache_core[1]: Access = 285856, Miss = 152300, Miss_rate = 0.533, Pending_hits = 3272, Reservation_fails = 7840241
	L1D_cache_core[2]: Access = 253298, Miss = 133802, Miss_rate = 0.528, Pending_hits = 2261, Reservation_fails = 7933117
	L1D_cache_core[3]: Access = 246164, Miss = 130056, Miss_rate = 0.528, Pending_hits = 2113, Reservation_fails = 7913365
	L1D_cache_core[4]: Access = 249461, Miss = 131841, Miss_rate = 0.529, Pending_hits = 2144, Reservation_fails = 7922697
	L1D_cache_core[5]: Access = 246450, Miss = 130257, Miss_rate = 0.529, Pending_hits = 2156, Reservation_fails = 7829417
	L1D_cache_core[6]: Access = 258543, Miss = 137419, Miss_rate = 0.532, Pending_hits = 2363, Reservation_fails = 7836372
	L1D_cache_core[7]: Access = 262382, Miss = 139615, Miss_rate = 0.532, Pending_hits = 2362, Reservation_fails = 7629632
	L1D_cache_core[8]: Access = 263432, Miss = 140631, Miss_rate = 0.534, Pending_hits = 2361, Reservation_fails = 7950266
	L1D_cache_core[9]: Access = 267666, Miss = 142513, Miss_rate = 0.532, Pending_hits = 2336, Reservation_fails = 7885657
	L1D_cache_core[10]: Access = 254521, Miss = 135101, Miss_rate = 0.531, Pending_hits = 2154, Reservation_fails = 7688832
	L1D_cache_core[11]: Access = 248130, Miss = 131264, Miss_rate = 0.529, Pending_hits = 2194, Reservation_fails = 7747591
	L1D_cache_core[12]: Access = 252175, Miss = 132832, Miss_rate = 0.527, Pending_hits = 2124, Reservation_fails = 7911868
	L1D_cache_core[13]: Access = 245313, Miss = 129829, Miss_rate = 0.529, Pending_hits = 2077, Reservation_fails = 7690702
	L1D_cache_core[14]: Access = 247907, Miss = 130888, Miss_rate = 0.528, Pending_hits = 2014, Reservation_fails = 7632997
	L1D_cache_core[15]: Access = 252228, Miss = 133160, Miss_rate = 0.528, Pending_hits = 2210, Reservation_fails = 7620975
	L1D_cache_core[16]: Access = 249795, Miss = 131323, Miss_rate = 0.526, Pending_hits = 2043, Reservation_fails = 7571395
	L1D_cache_core[17]: Access = 245688, Miss = 129698, Miss_rate = 0.528, Pending_hits = 2099, Reservation_fails = 7656312
	L1D_cache_core[18]: Access = 249186, Miss = 131406, Miss_rate = 0.527, Pending_hits = 2056, Reservation_fails = 7631098
	L1D_cache_core[19]: Access = 249366, Miss = 131723, Miss_rate = 0.528, Pending_hits = 2197, Reservation_fails = 7690050
	L1D_cache_core[20]: Access = 249345, Miss = 131714, Miss_rate = 0.528, Pending_hits = 2215, Reservation_fails = 7660664
	L1D_cache_core[21]: Access = 247057, Miss = 130640, Miss_rate = 0.529, Pending_hits = 2148, Reservation_fails = 7654533
	L1D_cache_core[22]: Access = 246843, Miss = 130433, Miss_rate = 0.528, Pending_hits = 2146, Reservation_fails = 7675120
	L1D_cache_core[23]: Access = 249467, Miss = 131812, Miss_rate = 0.528, Pending_hits = 2228, Reservation_fails = 7718606
	L1D_cache_core[24]: Access = 245739, Miss = 130000, Miss_rate = 0.529, Pending_hits = 2145, Reservation_fails = 7501622
	L1D_cache_core[25]: Access = 247240, Miss = 130495, Miss_rate = 0.528, Pending_hits = 2087, Reservation_fails = 7667257
	L1D_cache_core[26]: Access = 245655, Miss = 129698, Miss_rate = 0.528, Pending_hits = 2081, Reservation_fails = 7689466
	L1D_cache_core[27]: Access = 246601, Miss = 130484, Miss_rate = 0.529, Pending_hits = 2263, Reservation_fails = 7498701
	L1D_cache_core[28]: Access = 248384, Miss = 131261, Miss_rate = 0.528, Pending_hits = 2225, Reservation_fails = 7692640
	L1D_cache_core[29]: Access = 247100, Miss = 130622, Miss_rate = 0.529, Pending_hits = 2164, Reservation_fails = 7470933
	L1D_cache_core[30]: Access = 248364, Miss = 131386, Miss_rate = 0.529, Pending_hits = 2135, Reservation_fails = 7623607
	L1D_cache_core[31]: Access = 249211, Miss = 131842, Miss_rate = 0.529, Pending_hits = 2140, Reservation_fails = 7643021
	L1D_cache_core[32]: Access = 249649, Miss = 131967, Miss_rate = 0.529, Pending_hits = 2209, Reservation_fails = 7526426
	L1D_cache_core[33]: Access = 245423, Miss = 129592, Miss_rate = 0.528, Pending_hits = 2178, Reservation_fails = 7665985
	L1D_cache_core[34]: Access = 245393, Miss = 130115, Miss_rate = 0.530, Pending_hits = 2188, Reservation_fails = 7378362
	L1D_cache_core[35]: Access = 245604, Miss = 129425, Miss_rate = 0.527, Pending_hits = 2120, Reservation_fails = 7614188
	L1D_cache_core[36]: Access = 246331, Miss = 130369, Miss_rate = 0.529, Pending_hits = 2177, Reservation_fails = 7484430
	L1D_cache_core[37]: Access = 247110, Miss = 130376, Miss_rate = 0.528, Pending_hits = 2119, Reservation_fails = 7711225
	L1D_cache_core[38]: Access = 248460, Miss = 131325, Miss_rate = 0.529, Pending_hits = 2121, Reservation_fails = 7658275
	L1D_cache_core[39]: Access = 248088, Miss = 131906, Miss_rate = 0.532, Pending_hits = 2297, Reservation_fails = 7623880
	L1D_cache_core[40]: Access = 243869, Miss = 128784, Miss_rate = 0.528, Pending_hits = 2063, Reservation_fails = 7573775
	L1D_cache_core[41]: Access = 247823, Miss = 131041, Miss_rate = 0.529, Pending_hits = 2164, Reservation_fails = 7619172
	L1D_cache_core[42]: Access = 244117, Miss = 128781, Miss_rate = 0.528, Pending_hits = 2150, Reservation_fails = 7404056
	L1D_cache_core[43]: Access = 251487, Miss = 132728, Miss_rate = 0.528, Pending_hits = 2200, Reservation_fails = 7574249
	L1D_cache_core[44]: Access = 246410, Miss = 130644, Miss_rate = 0.530, Pending_hits = 2173, Reservation_fails = 7576623
	L1D_cache_core[45]: Access = 246164, Miss = 129802, Miss_rate = 0.527, Pending_hits = 2102, Reservation_fails = 7716692
	L1D_cache_core[46]: Access = 250096, Miss = 132295, Miss_rate = 0.529, Pending_hits = 2236, Reservation_fails = 7728130
	L1D_cache_core[47]: Access = 244310, Miss = 129350, Miss_rate = 0.529, Pending_hits = 2157, Reservation_fails = 7346951
	L1D_cache_core[48]: Access = 247745, Miss = 130720, Miss_rate = 0.528, Pending_hits = 2130, Reservation_fails = 7637899
	L1D_cache_core[49]: Access = 249816, Miss = 132014, Miss_rate = 0.528, Pending_hits = 2165, Reservation_fails = 7604593
	L1D_cache_core[50]: Access = 248380, Miss = 131461, Miss_rate = 0.529, Pending_hits = 2148, Reservation_fails = 7637266
	L1D_cache_core[51]: Access = 250418, Miss = 132729, Miss_rate = 0.530, Pending_hits = 2253, Reservation_fails = 7701288
	L1D_cache_core[52]: Access = 246376, Miss = 129990, Miss_rate = 0.528, Pending_hits = 2106, Reservation_fails = 7714293
	L1D_cache_core[53]: Access = 247512, Miss = 131082, Miss_rate = 0.530, Pending_hits = 2218, Reservation_fails = 7654945
	L1D_cache_core[54]: Access = 247862, Miss = 130995, Miss_rate = 0.528, Pending_hits = 2222, Reservation_fails = 7707523
	L1D_cache_core[55]: Access = 248870, Miss = 131185, Miss_rate = 0.527, Pending_hits = 2165, Reservation_fails = 7498744
	L1D_cache_core[56]: Access = 248829, Miss = 131540, Miss_rate = 0.529, Pending_hits = 2193, Reservation_fails = 7553731
	L1D_cache_core[57]: Access = 249964, Miss = 132285, Miss_rate = 0.529, Pending_hits = 2222, Reservation_fails = 7793516
	L1D_cache_core[58]: Access = 247218, Miss = 130825, Miss_rate = 0.529, Pending_hits = 2224, Reservation_fails = 7630093
	L1D_cache_core[59]: Access = 247610, Miss = 130883, Miss_rate = 0.529, Pending_hits = 2120, Reservation_fails = 7607248
	L1D_cache_core[60]: Access = 248959, Miss = 131630, Miss_rate = 0.529, Pending_hits = 2157, Reservation_fails = 7800042
	L1D_cache_core[61]: Access = 249884, Miss = 132050, Miss_rate = 0.528, Pending_hits = 2211, Reservation_fails = 7596693
	L1D_cache_core[62]: Access = 251290, Miss = 132476, Miss_rate = 0.527, Pending_hits = 2137, Reservation_fails = 7563071
	L1D_cache_core[63]: Access = 248879, Miss = 131086, Miss_rate = 0.527, Pending_hits = 2099, Reservation_fails = 7797253
	L1D_cache_core[64]: Access = 255021, Miss = 134698, Miss_rate = 0.528, Pending_hits = 2235, Reservation_fails = 7551516
	L1D_cache_core[65]: Access = 244566, Miss = 129752, Miss_rate = 0.531, Pending_hits = 2301, Reservation_fails = 7631260
	L1D_cache_core[66]: Access = 247248, Miss = 131526, Miss_rate = 0.532, Pending_hits = 2216, Reservation_fails = 7887019
	L1D_cache_core[67]: Access = 245204, Miss = 130027, Miss_rate = 0.530, Pending_hits = 2237, Reservation_fails = 7988110
	L1D_cache_core[68]: Access = 247746, Miss = 131079, Miss_rate = 0.529, Pending_hits = 2149, Reservation_fails = 7844210
	L1D_cache_core[69]: Access = 255106, Miss = 134425, Miss_rate = 0.527, Pending_hits = 2147, Reservation_fails = 7863312
	L1D_cache_core[70]: Access = 265562, Miss = 139724, Miss_rate = 0.526, Pending_hits = 2282, Reservation_fails = 7918009
	L1D_cache_core[71]: Access = 264577, Miss = 139243, Miss_rate = 0.526, Pending_hits = 2364, Reservation_fails = 8157286
	L1D_cache_core[72]: Access = 266982, Miss = 140385, Miss_rate = 0.526, Pending_hits = 2324, Reservation_fails = 8240254
	L1D_cache_core[73]: Access = 255725, Miss = 134084, Miss_rate = 0.524, Pending_hits = 2103, Reservation_fails = 8010399
	L1D_cache_core[74]: Access = 245945, Miss = 130047, Miss_rate = 0.529, Pending_hits = 2222, Reservation_fails = 8076591
	L1D_cache_core[75]: Access = 246126, Miss = 130259, Miss_rate = 0.529, Pending_hits = 2131, Reservation_fails = 7770835
	L1D_cache_core[76]: Access = 248618, Miss = 132039, Miss_rate = 0.531, Pending_hits = 2232, Reservation_fails = 7892486
	L1D_cache_core[77]: Access = 247395, Miss = 130993, Miss_rate = 0.529, Pending_hits = 2209, Reservation_fails = 7821026
	L1D_cache_core[78]: Access = 284754, Miss = 152825, Miss_rate = 0.537, Pending_hits = 3516, Reservation_fails = 7898515
	L1D_cache_core[79]: Access = 285963, Miss = 152278, Miss_rate = 0.533, Pending_hits = 3376, Reservation_fails = 7787280
	L1D_total_cache_accesses = 20120916
	L1D_total_cache_misses = 10643290
	L1D_total_cache_miss_rate = 0.5290
	L1D_total_cache_pending_hits = 179257
	L1D_total_cache_reservation_fails = 617010332
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8644104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5009996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 526065825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2479843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177314
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 654265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3129764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90944507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16488571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3809659

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 526065825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 90944507
ctas_completed 37126, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1439, 1436, 1187, 1259, 1235, 1152, 1227, 1207, 1413, 1216, 1345, 1470, 1205, 1332, 1260, 1363, 939, 960, 1096, 804, 957, 930, 1192, 845, 1085, 1054, 1045, 970, 1074, 1024, 990, 804, 1068, 965, 747, 757, 902, 853, 715, 890, 717, 945, 925, 872, 1039, 736, 822, 1008, 282, 239, 229, 239, 218, 239, 240, 272, 228, 239, 239, 229, 249, 208, 250, 228, 
gpgpu_n_tot_thrd_icount = 1045640544
gpgpu_n_tot_w_icount = 32676267
gpgpu_n_stall_shd_mem = 196350928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7489839
gpgpu_n_mem_write_global = 3809659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 38634481
gpgpu_n_store_insn = 8774780
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115051520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195908485
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442443
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:605656501	W0_Idle:196962150	W0_Scoreboard:539675978	W1:5778513	W2:3009022	W3:2117999	W4:1704446	W5:1342894	W6:1023915	W7:768171	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11315972
single_issue_nums: WS0:8172764	WS1:8161324	WS2:8177502	WS3:8164677	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59918712 {8:7489839,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 152386360 {40:3809659,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 299593560 {40:7489839,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30477272 {8:3809659,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2933 
max_icnt2sh_latency = 3227 
averagemflatency = 3075 
avg_icnt2mem_latency = 2632 
avg_mrq_latency = 157 
avg_icnt2sh_latency = 27 
mrq_lat_table:431847 	226161 	105468 	130723 	238891 	414733 	609548 	797485 	618937 	195188 	12258 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	352415 	535780 	577335 	4677325 	2760899 	1465047 	851112 	79585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	483020 	271174 	169265 	120054 	335080 	600582 	5078782 	2204617 	1358968 	606579 	71377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5564959 	2422475 	1487866 	684146 	423242 	383185 	144921 	62756 	52847 	65255 	7846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	77 	73 	252 	248 	299 	183 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        65 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66 
dram[26]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        65 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      9938      7482     15195     11287     12214     14180     11110     15114      8779     12085      9803 
dram[1]:     10932      7034     14175      9345      9055      8081     10123     10158     11783     11331     10145     14913      5934     10995     10953     15597 
dram[2]:     15202     11813     13194     14251     19251     11144     14556     13002     11852     12713     15179     11798      9582     10802      9407      7862 
dram[3]:     13794      8810     17987      7641      8840     10548     10173      9876     17265     12857     17457     14733     10525     14554     11647     14339 
dram[4]:      9501     12788      7923     12023      9762      9705     10879     10710     11412     14460     12574     23223     12375     12143     10885      8650 
dram[5]:     12306      8764      6733     14184     10429      8229     11897      9466      8361     10785     12057     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     11148     14696     13251      9534     10854      6780     14992     11367     13471     10189     11853     11878 
dram[7]:      8204     11314      9806     10870     16611     14619     14139     11862     14407     16343     15362     19304     17366     13153      9854      9594 
dram[8]:     17150     12178     12928      8281     16192     10373     11706     11415     10196     15163     14604     16238     10132     14467     11529     11693 
dram[9]:      8668      7376      9530      9433     16667     11596     12618      8334     11377      7552     15213     14938     14761      8297     13166      8103 
dram[10]:      8431     17243     13908     14642      9982     18729     15245      7790      9207      8054     15696     12478     15341     17202     10808     16391 
dram[11]:     14249      8087      9986     11734      9051     16934     11762     17748     14301     15032     12946     15386     11531     16213     18797     11357 
dram[12]:     10584      7836      9649      8325     17205     10705     14555     10877     11834     10021     11151     11589     15866     19833     13411      8063 
dram[13]:      7936     11397     10546      9467     10467     12204     11573      9517     11857     10212      8069     11596      8958     10528      9136     13138 
dram[14]:     10401      9711     18151      8541     14937     15452      7205      9498     10723     12188     14382     12501      9755     11086      6960      9500 
dram[15]:     10461     10280      9494     10569      9234     10640     10929      9204     13476     16414      9196     15280     12317     13501     11626     10782 
dram[16]:      6985     12738      9412      9336     10399     11629      7208      7586     15103     11574     17898     15511     11374     11223      9124     10967 
dram[17]:      8365      6482      7230     10438     10263     12760      9357      8916     14967     10596     14550     13342     17257     10188     15517     17449 
dram[18]:      7753     11382     12200      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928     11867      9065      9638 
dram[19]:     10767      9145      6711      9525     11801     15552     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      9609     14556      7213     12625     11421     10310     13096     11623      9732     11788     16310      9333 
dram[21]:      8035     15714      9064     10838      9553     12045     11091     10103     20187     13437     16190     10743     16289      8818      8612     12159 
dram[22]:     11240     12187     20667     12902     12244     10079     11319     11023     10809     11399      9601     11737      9284      8622     13225     13050 
dram[23]:     11968     11164      9456     12440      8767     11167     11409      9899     13335     10677     11528     12645     12116     11875     10285      6442 
dram[24]:     11416     10416     13274      7015     11125     12428     11917     13250     10012     13182     10461     10946     11614     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     11628     10925      7459      9645     13084     10757     11525      9221     11511      8555      8481     10783 
dram[26]:      9090      8480      9854     14426     10838     13762     12987      9301      9645     10011     22158     15940     11324     12486     10738     10712 
dram[27]:      9014      7259     16752      9347     12629      9298     10915      9416      6924     11963     13122     12858     12116      7506     10205      9452 
dram[28]:     11191      9450     20581     10957      9635     17029     12787     12784     13707     15431     15114     21269      8720     13226      9234     12733 
dram[29]:      9812     11772      9768     12778     10584     16554     11324      9205     14467     17973     18222     13990     11834     16883     10710     10276 
dram[30]:     15652     14178     12713     11662     14118     13159     12400     10312     14129     13324      9199     13049     10585      7089     11773      7655 
dram[31]:      9360      9486     11145     16430     10334     13347     11161      9167     14689     16241     17854     17460      9349      9277     13742     14013 
average row accesses per activate:
dram[0]:  1.853665  1.897716  1.864671  1.882725  1.890316  1.856992  1.804575  1.862615  1.880370  1.849903  1.876441  1.842522  1.869248  1.894535  1.889169  1.870263 
dram[1]:  1.894112  1.884123  1.866564  1.861732  1.945239  1.850933  1.806202  1.826952  1.879497  1.881364  1.878263  1.867327  1.864479  1.851395  1.897759  1.853154 
dram[2]:  1.910417  1.881957  1.881485  1.848817  1.885768  1.868809  1.855099  1.833753  1.895718  1.878712  1.874270  1.889305  1.860922  1.870342  1.861948  1.828473 
dram[3]:  1.896802  1.912403  1.876895  1.879625  1.896904  1.889096  1.788127  1.842697  1.901166  1.853731  1.885461  1.868447  1.890160  1.908836  1.860904  1.875887 
dram[4]:  1.888306  1.877500  1.882535  1.898990  1.844596  1.852165  1.828003  1.866235  1.885205  1.869803  1.871048  1.846688  1.869256  1.865645  1.860245  1.865920 
dram[5]:  1.882264  1.906430  1.868919  1.895753  1.918119  1.873408  1.816551  1.859555  1.909091  1.881975  1.891551  1.857537  1.848592  1.829919  1.869030  1.834037 
dram[6]:  1.880259  1.855198  1.880437  1.856562  1.867447  1.869054  1.804717  1.872597  1.874908  1.903380  1.880619  1.882117  1.853604  1.878080  1.899898  1.852439 
dram[7]:  1.911244  1.889302  1.858545  1.925791  1.865795  1.863673  1.816919  1.859040  1.912750  1.891500  1.890995  1.901288  1.860511  1.871033  1.826309  1.870487 
dram[8]:  1.878587  1.887226  1.821969  1.877329  1.871266  1.870051  1.853690  1.846522  1.869913  1.906854  1.842655  1.857393  1.864488  1.871776  1.881114  1.879372 
dram[9]:  1.894449  1.915930  1.859649  1.848181  1.942592  1.870540  1.847849  1.845390  1.923373  1.898645  1.836881  1.856318  1.818963  1.869740  1.859618  1.844620 
dram[10]:  1.907093  1.892149  1.883350  1.873460  1.890685  1.903348  1.841799  1.849681  1.856219  1.878463  1.860335  1.857179  1.842212  1.881740  1.850780  1.845902 
dram[11]:  1.923385  1.891587  1.852810  1.869944  1.888889  1.904966  1.875645  1.870690  1.876006  1.924720  1.851281  1.876537  1.881430  1.882622  1.889286  1.875867 
dram[12]:  1.909892  1.861260  1.846250  1.849249  1.886653  1.884493  1.833502  1.828097  1.879353  1.869963  1.845203  1.870231  1.891393  1.854458  1.862840  1.838294 
dram[13]:  1.873365  1.896395  1.852956  1.895996  1.864125  1.843990  1.844041  1.851020  1.866833  1.850295  1.880102  1.851705  1.860424  1.854895  1.867326  1.839281 
dram[14]:  1.890408  1.885937  1.871124  1.887328  1.883311  1.871240  1.810676  1.872437  1.845232  1.868796  1.861289  1.865064  1.858216  1.878521  1.855660  1.861369 
dram[15]:  1.865043  1.834954  1.830850  1.849562  1.850829  1.802155  1.787003  1.806476  1.819835  1.837400  1.811348  1.818542  1.857287  1.823529  1.834484  1.805844 
dram[16]:  1.897301  1.926548  1.912719  1.871880  1.852016  1.902133  1.830521  1.831668  1.890204  1.880411  1.869478  1.861948  1.838429  1.884087  1.855703  1.850123 
dram[17]:  1.913328  1.892726  1.896200  1.876562  1.877047  1.878036  1.804407  1.861366  1.840604  1.853350  1.859980  1.871008  1.818767  1.829835  1.860050  1.858994 
dram[18]:  1.895828  1.893966  1.861640  1.882968  1.862434  1.883169  1.823093  1.841554  1.832839  1.875988  1.872500  1.853810  1.835306  1.838498  1.856891  1.871690 
dram[19]:  1.908314  1.885177  1.871658  1.880620  1.882837  1.885676  1.858017  1.900337  1.835308  1.856862  1.843249  1.875783  1.812779  1.856461  1.840712  1.866903 
dram[20]:  1.868889  1.923038  1.836377  1.862646  1.889714  1.859228  1.822826  1.837648  1.857038  1.862721  1.854054  1.850365  1.880133  1.852719  1.866234  1.884450 
dram[21]:  1.898504  1.876273  1.882741  1.881443  1.888205  1.889659  1.840694  1.849438  1.897103  1.857214  1.856649  1.882309  1.828373  1.854076  1.852273  1.854335 
dram[22]:  1.863859  1.870407  1.865690  1.844311  1.869136  1.855754  1.832067  1.815035  1.868804  1.846491  1.862337  1.863490  1.810950  1.838356  1.826411  1.846154 
dram[23]:  1.855854  1.845421  1.916473  1.830105  1.838308  1.827224  1.821588  1.806436  1.855951  1.840706  1.854819  1.826872  1.869260  1.815809  1.827844  1.872335 
dram[24]:  1.907116  1.915653  1.858883  1.855091  1.919515  1.868056  1.851129  1.844595  1.896508  1.891784  1.854958  1.834688  1.892655  1.871421  1.876931  1.876234 
dram[25]:  1.885209  1.873842  1.829534  1.865223  1.892991  1.876599  1.839635  1.834761  1.903431  1.892626  1.852723  1.873056  1.836624  1.846367  1.859446  1.838195 
dram[26]:  1.866403  1.880830  1.883244  1.844952  1.877128  1.914333  1.840425  1.851758  1.873881  1.905261  1.884109  1.867746  1.864100  1.867275  1.856076  1.866683 
dram[27]:  1.919392  1.896715  1.853535  1.816367  1.849232  1.882116  1.845609  1.877180  1.865995  1.868408  1.846608  1.870329  1.845561  1.831000  1.891810  1.862310 
dram[28]:  1.884540  1.904324  1.863694  1.862157  1.892828  1.891454  1.863003  1.863451  1.887409  1.876179  1.898394  1.854172  1.883358  1.864641  1.864811  1.843658 
dram[29]:  1.914872  1.915353  1.871917  1.891014  1.871955  1.870420  1.886807  1.868006  1.872642  1.910104  1.909435  1.831584  1.815350  1.873437  1.902959  1.881729 
dram[30]:  1.844428  1.870146  1.837695  1.833631  1.883690  1.862557  1.881264  1.850384  1.855544  1.907089  1.833211  1.866299  1.846908  1.905563  1.862218  1.849446 
dram[31]:  1.892104  1.866192  1.873293  1.848377  1.872795  1.853522  1.863035  1.869298  1.878735  1.898558  1.893074  1.860059  1.888041  1.842549  1.873826  1.871114 
average row locality = 3781448/2026237 = 1.866242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6341      6421      6184      6316      6057      6047      6133      6119      6275      6306      6211      6221      6230      6194      6228      6219 
dram[1]:      6295      6285      6192      6297      6063      5934      6074      6052      6261      6333      6240      6278      6270      6177      6150      6195 
dram[2]:      6257      6347      6314      6195      6056      6094      6016      6110      6278      6252      6115      6269      6190      6157      6200      6185 
dram[3]:      6371      6438      6203      6308      6055      6061      6083      6031      6270      6209      6178      6324      6203      6235      6232      6198 
dram[4]:      6384      6304      6202      6213      6010      6010      6125      6032      6268      6272      6254      6167      6117      6217      6218      6259 
dram[5]:      6270      6393      6316      6225      5935      6066      5996      6122      6295      6381      6245      6166      6104      6192      6207      6171 
dram[6]:      6333      6291      6251      6222      6025      6120      5977      6115      6362      6296      6298      6238      6208      6140      6247      6210 
dram[7]:      6447      6370      6250      6291      5990      6006      6047      6088      6349      6338      6282      6263      6288      6208      6282      6190 
dram[8]:      6445      6320      6206      6108      6064      6019      6136      6137      6272      6332      6154      6178      6169      6213      6266      6173 
dram[9]:      6446      6382      6187      6256      6091      5931      6019      6094      6265      6318      6179      6166      6189      6182      6217      6244 
dram[10]:      6434      6320      6300      6228      5936      6026      6116      6071      6243      6280      6102      6158      6079      6188      6154      6122 
dram[11]:      6498      6352      6333      6190      5942      6060      6127      6229      6220      6312      6214      6244      6108      6158      6183      6107 
dram[12]:      6372      6420      6244      6167      6073      6085      6077      6106      6308      6364      6231      6208      6169      6109      6125      6170 
dram[13]:      6374      6316      6163      6198      5954      5941      6174      6112      6302      6270      6143      6261      6137      6207      6116      6060 
dram[14]:      6541      6501      6242      6264      6126      6089      6112      6219      6313      6384      6303      6311      6186      6229      6254      6220 
dram[15]:      6420      6317      6226      6270      6016      6020      6082      6156      6283      6338      6213      6111      6138      6160      6249      6121 
dram[16]:      6350      6472      6262      6253      6109      6091      6128      6198      6238      6420      6230      6181      6195      6209      6315      6258 
dram[17]:      6373      6479      6307      6272      5989      6041      6089      6150      6306      6223      6252      6207      6129      6111      6276      6240 
dram[18]:      6366      6406      6195      6264      6053      6056      5972      6029      6201      6333      6254      6221      6219      6089      6136      6151 
dram[19]:      6405      6399      6230      6191      6091      6021      6119      6129      6347      6290      6193      6246      6141      6158      6231      6165 
dram[20]:      6372      6297      6271      6255      6110      6106      6126      6151      6335      6317      6276      6360      6163      6135      6221      6238 
dram[21]:      6397      6343      6277      6218      6059      6070      6036      6072      6297      6198      6245      6313      6156      6033      6126      6136 
dram[22]:      6407      6313      6221      6325      5993      6031      6059      6172      6312      6344      6173      6244      6181      6162      6111      6190 
dram[23]:      6368      6344      6264      6352      6060      6082      6199      6155      6291      6367      6296      6312      6221      6204      6131      6216 
dram[24]:      6435      6343      6201      6142      5952      5963      6127      6209      6309      6325      6266      6207      6185      6119      6195      6195 
dram[25]:      6351      6277      6266      6236      6052      6031      6079      6101      6270      6343      6212      6233      6235      6130      6162      6155 
dram[26]:      6348      6477      6189      6295      6026      5975      6120      6157      6266      6394      6178      6256      6111      6146      6244      6216 
dram[27]:      6343      6404      6210      6160      5960      6021      6154      6222      6206      6225      6275      6299      6169      6114      6238      6233 
dram[28]:      6440      6445      6243      6180      6018      6080      6167      6146      6295      6318      6283      6234      6250      6216      6228      6271 
dram[29]:      6267      6360      6274      6148      5943      5951      6071      6165      6289      6458      6313      6238      6097      6126      6344      6202 
dram[30]:      6373      6352      6180      6091      6046      5970      6161      6074      6231      6304      6234      6201      6148      6159      6143      6163 
dram[31]:      6502      6366      6270      6150      6006      5945      6164      6116      6299      6253      6236      6310      6207      6218      6178      6181 
total dram reads = 3177643
bank skew: 6541/5931 = 1.10
chip skew: 100294/98728 = 1.02
number of total write accesses:
dram[0]:      2962      3090      2775      2842      2608      2630      2788      2794      3074      3179      3114      3098      2931      3025      3144      3087 
dram[1]:      3051      3022      2790      2826      2623      2603      2787      2877      3020      3117      3109      3180      2981      3052      3052      3037 
dram[2]:      3086      3016      2720      2719      2593      2526      2784      2807      3060      3066      3146      3144      3016      3018      3110      3070 
dram[3]:      3086      3049      2784      2797      2541      2655      2770      2888      3060      3126      3064      3121      3070      3091      3143      3016 
dram[4]:      3003      3045      2769      2838      2561      2602      2789      2808      3067      3092      3125      3094      3054      3092      3034      3093 
dram[5]:      3032      3096      2799      2892      2530      2561      2638      2789      3100      3052      3074      3094      2966      3006      3058      3031 
dram[6]:      3046      3065      2863      2786      2598      2617      2715      2840      3149      3123      3157      3147      3022      2974      3058      3148 
dram[7]:      3131      3160      2869      2872      2682      2575      2778      2870      3144      3050      3215      3162      3089      3018      3072      3075 
dram[8]:      3016      3110      2887      2846      2574      2587      2759      2877      3066      3125      3100      3118      2986      3096      3117      3060 
dram[9]:      2967      3024      2844      2799      2640      2539      2695      2770      3141      3087      3081      3068      3122      3079      2984      3082 
dram[10]:      3024      3056      2919      2766      2508      2612      2826      2830      3013      3120      3060      3089      3017      3037      3027      3033 
dram[11]:      3003      3027      2848      2799      2584      2644      2818      2859      3064      3129      3080      3070      3010      3120      3074      3004 
dram[12]:      3090      3103      2839      2704      2650      2606      2773      2809      3113      2977      3072      3135      3030      2989      3028      3039 
dram[13]:      2983      3083      2813      2766      2556      2601      2817      2750      2927      3098      3139      3078      2964      3055      3161      3017 
dram[14]:      3059      3088      2873      2809      2660      2660      2819      2843      3003      3098      3118      3151      3041      3133      3098      3082 
dram[15]:      3080      3067      2897      2862      2601      2600      2834      2829      3055      3086      3158      3046      3045      3106      3015      2996 
dram[16]:      3164      3087      2902      2750      2540      2623      2816      2803      3103      3102      3073      3056      3098      2990      3081      3114 
dram[17]:      3121      3105      2903      2732      2608      2590      2848      2763      3156      3074      3130      3231      3033      3019      3046      3086 
dram[18]:      3060      3039      2825      2824      2588      2576      2749      2853      3067      3100      3105      3129      3061      3022      3067      2956 
dram[19]:      2975      3025      2887      2782      2549      2643      2869      2898      3044      3096      3133      3082      2995      3086      3029      3109 
dram[20]:      2953      3062      2912      2732      2650      2612      2914      2823      3044      3109      3162      3143      3068      3042      3104      3137 
dram[21]:      3038      3068      2884      2776      2618      2634      2859      2862      3169      3091      3111      3187      3015      2999      3050      3048 
dram[22]:      3070      3046      2958      2707      2598      2620      2850      2771      3169      3021      3100      3137      2990      3065      3057      3031 
dram[23]:      3067      3033      2882      2801      2653      2666      2789      2800      3112      3092      3085      3154      3048      2981      3038      3143 
dram[24]:      3068      3076      2794      2783      2611      2651      2865      2839      2983      3046      3114      3067      3022      3063      2983      3009 
dram[25]:      3034      3093      2846      2776      2561      2621      2775      2841      3038      3071      3149      3089      3013      2987      3085      3041 
dram[26]:      2989      3126      2870      2875      2701      2603      2747      2798      3100      3124      3169      3140      3082      3035      3011      3032 
dram[27]:      3102      3088      2856      2803      2598      2574      2736      2845      2990      3057      3090      3121      3095      3022      3187      3167 
dram[28]:      3082      3079      2895      2762      2590      2651      2876      2838      3020      3121      3141      3113      3092      3055      3062      3113 
dram[29]:      3028      3005      2891      2746      2522      2567      2819      2787      3104      3177      3138      3180      2962      3029      3147      3091 
dram[30]:      2957      2985      2804      2815      2580      2600      2887      2788      3069      3046      3114      3109      3023      3026      3013      2999 
dram[31]:      3092      3121      2864      2848      2616      2614      2849      2876      3132      3126      3097      3139      3046      3048      3030      3094 
total dram writes = 1510354
bank skew: 3231/2508 = 1.29
chip skew: 47762/46718 = 1.02
average mf latency per bank:
dram[0]:       7507      7417      7712      7689      7892      7925      6717      6598      6819      6746      6721      6589      7159      7245      7242      7360
dram[1]:       7364      7408      7610      7616      7751      7981      6621      6593      6808      6705      6633      6567      6952      7126      7315      7412
dram[2]:       7453      7443      7684      7649      7852      7920      6750      6561      6785      6840      6791      6629      7082      7154      7300      7350
dram[3]:       7324      7416      7714      7634      7859      7941      6703      6584      6708      6701      6653      6607      7001      7140      7164      7383
dram[4]:       7312      7361      7718      7557      7851      7823      6636      6424      6636      6720      6544      6591      7019      7016      7312      7252
dram[5]:       7373      7227    109975      7581      8004      7944      6722      6524      6650      6658      6600      6607      7003      7054      7185      7353
dram[6]:       7416      7449      7700      7711      7904      7874      6761      6540      6700      6813      6666      6646      6982      7206      7403      7366
dram[7]:       7303      7334      7693      7700      7905      7957      6796      6531      6663      6741      6535      6531      7047      7034      7216      7312
dram[8]:       7223      7218      7666      7878      7888      7961      6627      6390      6601      6586      6689      6643      7172      7004      7278      7272
dram[9]:       7245      7243      7696      7730      7855      8093      6582      6477      6452      6522      6579      6641      6899      6985      7239      7178
dram[10]:       7245      7307      7556      7762      8098      7955      6634      6436      6654      6559      6712      6672      7084      7026      7321      7346
dram[11]:       7202      7271      7639      7691      7988      7861      6571      6417      6668      6513      6567      6617      7095      7085      7174      7320
dram[12]:       7303      7271      7817      7898      7946      7866      6706      6487      6730      6716      6848      6805      7154      7261      7384      7411
dram[13]:       7448      7326      7870      7910      8123      8069      6729      6570      6943      6691      6828      6861      7299      7210      7242      7534
dram[14]:       7546      7460      7986      8089      8145      8131      6895      6678      6973      6877      6900      6904      7396      7379      7477      7602
dram[15]:       7644      7744      8095      8238      8352      8426      7051      6873      7111      6983      7102      7245      7497      7584      7765      7903
dram[16]:       7373      7408      7556      7789      7973      7827      6603      6580      6819      6751      6679      6698      7140      7203      7198      7339
dram[17]:       7415      7413      7582      7776      8041      7967      6591      6622      6749      6839      6696      6571      7151      7170      7287      7287
dram[18]:       7271      7343      7582      7570      7935      7957      6601      6526      6794      6769      6672      6710      7013      7093      7300      7405
dram[19]:       7317      7379      7552      7725      8010      7976      6555      6493      6753      6737      6795      6703      7203      7043      7309      7428
dram[20]:       7479      7451      7590      7700      7897      7975      6503      6531      6809      6881      6696      6612      7142      7254      7299      7222
dram[21]:       7223      7302      7499      7587      7876      7815      6420      6431      6536      6723      6549      6422      6927      7148      7214      7196
dram[22]:       7409      7502      7656      7732      8081      7963      6596      6671      6702      6887      6743      6628      7147      7115      7342      7392
dram[23]:       8293      8402      8474      8492      8798      8788      7465      7563      7761      7672      7625      7590      8092      8149      8261      8246
dram[24]:       7225      7294      7805      7716      7987      8086      6452      6557      6811      6706      6620      6742      7098      7186      7411      7380
dram[25]:       7322      7353      7721      7831      7870      7979      6551      6622      6764      6687      6622      6602      7081      7234      7345      7338
dram[26]:       7302      7220      7628      7604      7891      8066      6506      6607      6677      6702      6640      6649      7099      7126      7358      7321
dram[27]:       7364      7290      7826      7810      7973      8178      6637      6594      6816      6769      6633      6662      7039      7300      7178      7245
dram[28]:       7310      7396      7703      7912      8104      8021      6534      6576      6736      6785      6645      6791      7120      7344      7376      7390
dram[29]:       7298      7340      7579      7869      8077      8021      6436      6573      6640      6469      6579      6572      7072      7137      7194      7256
dram[30]:       7276      7365      7706      7854      7985      8084      6449      6579      6623      6648      6634      6656      7035      7139      7242      7403
dram[31]:       7310      7322      7588      7805      8016      7987      6406      6583      6613      6645      6707      6632      7069      7167      7483      7346
maximum mf latency per bank:
dram[0]:      23558     23452     24639     23279     30113     23695     24724     22931     21868     19937     22010     23919     24587     23185     23064     21253
dram[1]:      23543     23527     24566     22994     29883     23731     24755     23007     19636     19710     20673     23850     20727     23277     21425     21119
dram[2]:      23667     23528     24553     22905     20975     23631     30071     22631     22529     19306     22403     23646     21180     23273     22696     22459
dram[3]:      23740     23587     24418     23154     21391     23565     24781     22947     21753     20075     28122     23605     20892     23163     22080     20874
dram[4]:      24533     23608     23605     23452     28895     23442     30041     22972     19616     19332     18443     23459     22364     23141     21577     21224
dram[5]:      24607     30105     26975     23515     28905     23775     25099     23514     19016     18975     20513     24041     23956     23477     21897     21512
dram[6]:      23788     23373     23314     23448     28050     23705     30056     23019     19935     21177     23049     23512     21687     23092     22375     21466
dram[7]:      23841     23495     23492     23401     27694     23874     30079     22965     19769     20092     20430     23419     23385     23313     22385     22011
dram[8]:      24447     25515     23761     23284     24630     22573     28039     23437     19607     19549     19734     22689     23716     23581     21571     21091
dram[9]:      24442     25518     23777     23509     25924     22487     28893     23446     18479     21648     20101     22851     23771     23508     21518     20524
dram[10]:      24528     24623     23613     23511     29785     22658     30124     23667     20649     20588     22108     22776     23740     23565     21284     20900
dram[11]:      24542     25522     23596     23568     23601     23565     27231     23922     20589     18149     19860     22903     23600     23510     21085     20947
dram[12]:      29818     22929     23871     27695     24750     22888     29770     23442     20139     23449     29314     23654     23870     23441     21446     21153
dram[13]:      29697     23024     23947     28069     25403     22947     28919     23443     19808     24139     29775     23647     23921     21441     21429     21117
dram[14]:      24528     24652     23839     30116     24702     22912     29789     23554     20692     19740     30076     19846     23553     23504     21403     20820
dram[15]:      23992     24638     23797     29961     24687     22829     27987     23563     21879     24889     30062     22562     23418     23498     21513     21146
dram[16]:      29861     24261     29623     23678     24370     22527     23717     29881     19173     19743     18625     23166     29058     23666     21021     20892
dram[17]:      24749     24268     29384     23682     24366     23016     23760     30119     19397     19752     19157     23165     29779     23673     21016     20832
dram[18]:      24759     22932     28959     23532     30050     22976     23744     28029     20979     18398     19748     22536     29765     23665     21305     20909
dram[19]:      24799     22968     28906     23572     29802     23020     23905     28055     19242     20874     19118     23190     30044     23622     21833     20883
dram[20]:      28947     23656     24712     22899     24371     23084     23566     23048     18724     19626     22331     22887     23517     23381     21663     20780
dram[21]:      29727     24661     24703     24271     24477     23080     23711     23098     18173     19083     23101     23036     23550     23903     21688     20945
dram[22]:      30081     23024     29815     22607     24021     23586     23795     22990     21484     20487     20819     23066     30062     23893     20568     21716
dram[23]:      29697     23139     29825     22564     24420     23966     23630     29723     21981     21647     20775     23121     30075     23617     21287     21863
dram[24]:      30118     23933     30003     22917     23794     23286     23987     23196     20531     20503     21492     18897     22418     22909     20241     21336
dram[25]:      28087     23929     29701     23023     23641     23224     24383     23215     19560     19805     23520     23544     30081     23033     21485     21252
dram[26]:      28953     23853     25053     22947     24556     22438     23910     23046     20228     19414     19849     18876     29623     22986     20629     20905
dram[27]:      28900     23541     25048     22950     24129     23086     24092     23075     21736     20400     23643     23504     22157     23204     20914     21416
dram[28]:      28941     23693     24451     23182     24223     23218     24576     22444     18277     19819     18600     23264     30032     23209     20863     21113
dram[29]:      28940     23744     24373     25479     23540     23143     24444     23229     21920     18833     18529     23287     21825     23108     21238     21414
dram[30]:      30015     23918     24347     24655     23383     23036     24571     22443     18571     20485     20618     19350     22379     23093     21168     21095
dram[31]:      30118     23877     23960     24642     24010     23088     24126     22000     18632     18255     23352     23383     22759     23170     21256     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329848 n_act=63406 n_pre=63390 n_ref_event=0 n_req=118422 n_rd=99502 n_rd_L2_A=0 n_write=0 n_wr_bk=47141 bw_util=0.2695
n_activity=344344 dram_eff=0.4259
bk0: 6341a 324121i bk1: 6421a 319528i bk2: 6184a 331660i bk3: 6316a 328347i bk4: 6057a 338690i bk5: 6047a 340954i bk6: 6133a 325981i bk7: 6119a 323622i bk8: 6275a 322017i bk9: 6306a 321008i bk10: 6211a 326475i bk11: 6221a 329524i bk12: 6230a 324097i bk13: 6194a 324806i bk14: 6228a 324717i bk15: 6219a 323467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464576
Row_Buffer_Locality_read = 0.497548
Row_Buffer_Locality_write = 0.291173
Bank_Level_Parallism = 11.034690
Bank_Level_Parallism_Col = 6.236220
Bank_Level_Parallism_Ready = 2.147685
write_to_read_ratio_blp_rw_average = 0.453673
GrpLevelPara = 3.186362 

BW Util details:
bwutil = 0.269549 
total_CMD = 544030 
util_bw = 146643 
Wasted_Col = 166405 
Wasted_Row = 12642 
Idle = 218340 

BW Util Bottlenecks: 
RCDc_limit = 325039 
RCDWRc_limit = 67737 
WTRc_limit = 94568 
RTWc_limit = 499365 
CCDLc_limit = 100837 
rwq = 0 
CCDLc_limit_alone = 61242 
WTRc_limit_alone = 86478 
RTWc_limit_alone = 467860 

Commands details: 
total_CMD = 544030 
n_nop = 329848 
Read = 99502 
Write = 0 
L2_Alloc = 0 
L2_WB = 47141 
n_act = 63406 
n_pre = 63390 
n_ref = 0 
n_req = 118422 
total_req = 146643 

Dual Bus Interface Util: 
issued_total_row = 126796 
issued_total_col = 146643 
Row_Bus_Util =  0.233068 
CoL_Bus_Util = 0.269549 
Either_Row_CoL_Bus_Util = 0.393695 
Issued_on_Two_Bus_Simul_Util = 0.108922 
issued_two_Eff = 0.276667 
queue_avg = 25.511902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330441 n_act=63102 n_pre=63086 n_ref_event=0 n_req=117932 n_rd=99096 n_rd_L2_A=0 n_write=0 n_wr_bk=47127 bw_util=0.2688
n_activity=344107 dram_eff=0.4249
bk0: 6295a 325639i bk1: 6285a 322393i bk2: 6192a 332672i bk3: 6297a 327601i bk4: 6063a 344405i bk5: 5934a 342484i bk6: 6074a 326775i bk7: 6052a 320263i bk8: 6261a 328986i bk9: 6333a 321643i bk10: 6240a 327215i bk11: 6278a 322977i bk12: 6270a 324895i bk13: 6177a 327510i bk14: 6150a 326336i bk15: 6195a 321612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464929
Row_Buffer_Locality_read = 0.498073
Row_Buffer_Locality_write = 0.290561
Bank_Level_Parallism = 10.966537
Bank_Level_Parallism_Col = 6.208496
Bank_Level_Parallism_Ready = 2.150612
write_to_read_ratio_blp_rw_average = 0.453676
GrpLevelPara = 3.175919 

BW Util details:
bwutil = 0.268777 
total_CMD = 544030 
util_bw = 146223 
Wasted_Col = 167252 
Wasted_Row = 12882 
Idle = 217673 

BW Util Bottlenecks: 
RCDc_limit = 324625 
RCDWRc_limit = 68108 
WTRc_limit = 95483 
RTWc_limit = 497908 
CCDLc_limit = 101898 
rwq = 0 
CCDLc_limit_alone = 61674 
WTRc_limit_alone = 87294 
RTWc_limit_alone = 465873 

Commands details: 
total_CMD = 544030 
n_nop = 330441 
Read = 99096 
Write = 0 
L2_Alloc = 0 
L2_WB = 47127 
n_act = 63102 
n_pre = 63086 
n_ref = 0 
n_req = 117932 
total_req = 146223 

Dual Bus Interface Util: 
issued_total_row = 126188 
issued_total_col = 146223 
Row_Bus_Util =  0.231950 
CoL_Bus_Util = 0.268777 
Either_Row_CoL_Bus_Util = 0.392605 
Issued_on_Two_Bus_Simul_Util = 0.108123 
issued_two_Eff = 0.275398 
queue_avg = 24.840576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330335 n_act=62929 n_pre=62913 n_ref_event=0 n_req=117694 n_rd=99035 n_rd_L2_A=0 n_write=0 n_wr_bk=46881 bw_util=0.2682
n_activity=343174 dram_eff=0.4252
bk0: 6257a 328772i bk1: 6347a 323175i bk2: 6314a 329502i bk3: 6195a 330814i bk4: 6056a 338228i bk5: 6094a 337848i bk6: 6016a 327254i bk7: 6110a 321071i bk8: 6278a 320801i bk9: 6252a 326310i bk10: 6115a 326233i bk11: 6269a 319673i bk12: 6190a 328240i bk13: 6157a 328817i bk14: 6200a 325944i bk15: 6185a 323323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465317
Row_Buffer_Locality_read = 0.498713
Row_Buffer_Locality_write = 0.288065
Bank_Level_Parallism = 11.001902
Bank_Level_Parallism_Col = 6.253524
Bank_Level_Parallism_Ready = 2.149442
write_to_read_ratio_blp_rw_average = 0.460353
GrpLevelPara = 3.201326 

BW Util details:
bwutil = 0.268213 
total_CMD = 544030 
util_bw = 145916 
Wasted_Col = 167797 
Wasted_Row = 12246 
Idle = 218071 

BW Util Bottlenecks: 
RCDc_limit = 326458 
RCDWRc_limit = 67325 
WTRc_limit = 91509 
RTWc_limit = 514467 
CCDLc_limit = 101988 
rwq = 0 
CCDLc_limit_alone = 60835 
WTRc_limit_alone = 83519 
RTWc_limit_alone = 481304 

Commands details: 
total_CMD = 544030 
n_nop = 330335 
Read = 99035 
Write = 0 
L2_Alloc = 0 
L2_WB = 46881 
n_act = 62929 
n_pre = 62913 
n_ref = 0 
n_req = 117694 
total_req = 145916 

Dual Bus Interface Util: 
issued_total_row = 125842 
issued_total_col = 145916 
Row_Bus_Util =  0.231314 
CoL_Bus_Util = 0.268213 
Either_Row_CoL_Bus_Util = 0.392800 
Issued_on_Two_Bus_Simul_Util = 0.106728 
issued_two_Eff = 0.271710 
queue_avg = 25.487860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330229 n_act=63051 n_pre=63035 n_ref_event=0 n_req=118313 n_rd=99399 n_rd_L2_A=0 n_write=0 n_wr_bk=47261 bw_util=0.2696
n_activity=344234 dram_eff=0.426
bk0: 6371a 322413i bk1: 6438a 322853i bk2: 6203a 335422i bk3: 6308a 331755i bk4: 6055a 341990i bk5: 6061a 339688i bk6: 6083a 328340i bk7: 6031a 322811i bk8: 6270a 326225i bk9: 6209a 323651i bk10: 6178a 324527i bk11: 6324a 323421i bk12: 6203a 326592i bk13: 6235a 326584i bk14: 6232a 324498i bk15: 6198a 325957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467083
Row_Buffer_Locality_read = 0.499925
Row_Buffer_Locality_write = 0.294491
Bank_Level_Parallism = 10.984724
Bank_Level_Parallism_Col = 6.224570
Bank_Level_Parallism_Ready = 2.179926
write_to_read_ratio_blp_rw_average = 0.451672
GrpLevelPara = 3.182768 

BW Util details:
bwutil = 0.269581 
total_CMD = 544030 
util_bw = 146660 
Wasted_Col = 166040 
Wasted_Row = 12849 
Idle = 218481 

BW Util Bottlenecks: 
RCDc_limit = 322842 
RCDWRc_limit = 68270 
WTRc_limit = 91281 
RTWc_limit = 498327 
CCDLc_limit = 100139 
rwq = 0 
CCDLc_limit_alone = 60995 
WTRc_limit_alone = 83670 
RTWc_limit_alone = 466794 

Commands details: 
total_CMD = 544030 
n_nop = 330229 
Read = 99399 
Write = 0 
L2_Alloc = 0 
L2_WB = 47261 
n_act = 63051 
n_pre = 63035 
n_ref = 0 
n_req = 118313 
total_req = 146660 

Dual Bus Interface Util: 
issued_total_row = 126086 
issued_total_col = 146660 
Row_Bus_Util =  0.231763 
CoL_Bus_Util = 0.269581 
Either_Row_CoL_Bus_Util = 0.392995 
Issued_on_Two_Bus_Simul_Util = 0.108349 
issued_two_Eff = 0.275700 
queue_avg = 25.178579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1786
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330142 n_act=63166 n_pre=63150 n_ref_event=0 n_req=117933 n_rd=99052 n_rd_L2_A=0 n_write=0 n_wr_bk=47066 bw_util=0.2686
n_activity=343662 dram_eff=0.4252
bk0: 6384a 327600i bk1: 6304a 325182i bk2: 6202a 331109i bk3: 6213a 331588i bk4: 6010a 340788i bk5: 6010a 341769i bk6: 6125a 327346i bk7: 6032a 328339i bk8: 6268a 327872i bk9: 6272a 325204i bk10: 6254a 326629i bk11: 6167a 325809i bk12: 6117a 326383i bk13: 6217a 327643i bk14: 6218a 323370i bk15: 6259a 324187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464391
Row_Buffer_Locality_read = 0.497294
Row_Buffer_Locality_write = 0.291775
Bank_Level_Parallism = 10.925775
Bank_Level_Parallism_Col = 6.167870
Bank_Level_Parallism_Ready = 2.140380
write_to_read_ratio_blp_rw_average = 0.452031
GrpLevelPara = 3.183121 

BW Util details:
bwutil = 0.268584 
total_CMD = 544030 
util_bw = 146118 
Wasted_Col = 167204 
Wasted_Row = 12659 
Idle = 218049 

BW Util Bottlenecks: 
RCDc_limit = 325321 
RCDWRc_limit = 67772 
WTRc_limit = 91413 
RTWc_limit = 492739 
CCDLc_limit = 99718 
rwq = 0 
CCDLc_limit_alone = 60731 
WTRc_limit_alone = 83766 
RTWc_limit_alone = 461399 

Commands details: 
total_CMD = 544030 
n_nop = 330142 
Read = 99052 
Write = 0 
L2_Alloc = 0 
L2_WB = 47066 
n_act = 63166 
n_pre = 63150 
n_ref = 0 
n_req = 117933 
total_req = 146118 

Dual Bus Interface Util: 
issued_total_row = 126316 
issued_total_col = 146118 
Row_Bus_Util =  0.232186 
CoL_Bus_Util = 0.268584 
Either_Row_CoL_Bus_Util = 0.393155 
Issued_on_Two_Bus_Simul_Util = 0.107615 
issued_two_Eff = 0.273723 
queue_avg = 24.749189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330863 n_act=62978 n_pre=62962 n_ref_event=0 n_req=117840 n_rd=99084 n_rd_L2_A=0 n_write=0 n_wr_bk=46718 bw_util=0.268
n_activity=346488 dram_eff=0.4208
bk0: 6270a 329837i bk1: 6393a 322080i bk2: 6316a 326516i bk3: 6225a 327297i bk4: 5935a 344480i bk5: 6066a 341092i bk6: 5996a 328173i bk7: 6122a 328450i bk8: 6295a 323692i bk9: 6381a 320051i bk10: 6245a 332195i bk11: 6166a 326477i bk12: 6104a 327706i bk13: 6192a 323406i bk14: 6207a 327266i bk15: 6171a 325658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465563
Row_Buffer_Locality_read = 0.498627
Row_Buffer_Locality_write = 0.290894
Bank_Level_Parallism = 10.898079
Bank_Level_Parallism_Col = 6.183321
Bank_Level_Parallism_Ready = 2.145197
write_to_read_ratio_blp_rw_average = 0.453233
GrpLevelPara = 3.178412 

BW Util details:
bwutil = 0.268004 
total_CMD = 544030 
util_bw = 145802 
Wasted_Col = 168364 
Wasted_Row = 13226 
Idle = 216638 

BW Util Bottlenecks: 
RCDc_limit = 325672 
RCDWRc_limit = 67963 
WTRc_limit = 91108 
RTWc_limit = 500420 
CCDLc_limit = 99966 
rwq = 0 
CCDLc_limit_alone = 60350 
WTRc_limit_alone = 83306 
RTWc_limit_alone = 468606 

Commands details: 
total_CMD = 544030 
n_nop = 330863 
Read = 99084 
Write = 0 
L2_Alloc = 0 
L2_WB = 46718 
n_act = 62978 
n_pre = 62962 
n_ref = 0 
n_req = 117840 
total_req = 145802 

Dual Bus Interface Util: 
issued_total_row = 125940 
issued_total_col = 145802 
Row_Bus_Util =  0.231495 
CoL_Bus_Util = 0.268004 
Either_Row_CoL_Bus_Util = 0.391829 
Issued_on_Two_Bus_Simul_Util = 0.107669 
issued_two_Eff = 0.274785 
queue_avg = 25.181444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1814
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330216 n_act=63230 n_pre=63214 n_ref_event=0 n_req=118205 n_rd=99333 n_rd_L2_A=0 n_write=0 n_wr_bk=47308 bw_util=0.2695
n_activity=344507 dram_eff=0.4257
bk0: 6333a 322132i bk1: 6291a 325840i bk2: 6251a 329293i bk3: 6222a 330551i bk4: 6025a 341148i bk5: 6120a 337963i bk6: 5977a 326408i bk7: 6115a 320306i bk8: 6362a 320763i bk9: 6296a 324068i bk10: 6298a 326390i bk11: 6238a 327005i bk12: 6208a 327985i bk13: 6140a 328783i bk14: 6247a 325669i bk15: 6210a 322192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465082
Row_Buffer_Locality_read = 0.498012
Row_Buffer_Locality_write = 0.291755
Bank_Level_Parallism = 10.989927
Bank_Level_Parallism_Col = 6.216908
Bank_Level_Parallism_Ready = 2.163003
write_to_read_ratio_blp_rw_average = 0.451884
GrpLevelPara = 3.179326 

BW Util details:
bwutil = 0.269546 
total_CMD = 544030 
util_bw = 146641 
Wasted_Col = 166861 
Wasted_Row = 12814 
Idle = 217714 

BW Util Bottlenecks: 
RCDc_limit = 322797 
RCDWRc_limit = 68076 
WTRc_limit = 94772 
RTWc_limit = 497565 
CCDLc_limit = 100790 
rwq = 0 
CCDLc_limit_alone = 61190 
WTRc_limit_alone = 86709 
RTWc_limit_alone = 466028 

Commands details: 
total_CMD = 544030 
n_nop = 330216 
Read = 99333 
Write = 0 
L2_Alloc = 0 
L2_WB = 47308 
n_act = 63230 
n_pre = 63214 
n_ref = 0 
n_req = 118205 
total_req = 146641 

Dual Bus Interface Util: 
issued_total_row = 126444 
issued_total_col = 146641 
Row_Bus_Util =  0.232421 
CoL_Bus_Util = 0.269546 
Either_Row_CoL_Bus_Util = 0.393019 
Issued_on_Two_Bus_Simul_Util = 0.108948 
issued_two_Eff = 0.277208 
queue_avg = 25.430033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.43
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329240 n_act=63298 n_pre=63282 n_ref_event=0 n_req=118741 n_rd=99689 n_rd_L2_A=0 n_write=0 n_wr_bk=47762 bw_util=0.271
n_activity=344137 dram_eff=0.4285
bk0: 6447a 321093i bk1: 6370a 319993i bk2: 6250a 325729i bk3: 6291a 328961i bk4: 5990a 339010i bk5: 6006a 339860i bk6: 6047a 322456i bk7: 6088a 321434i bk8: 6349a 316380i bk9: 6338a 321803i bk10: 6282a 321985i bk11: 6263a 325815i bk12: 6288a 324267i bk13: 6208a 328116i bk14: 6282a 323060i bk15: 6190a 325824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466924
Row_Buffer_Locality_read = 0.498240
Row_Buffer_Locality_write = 0.303065
Bank_Level_Parallism = 11.079366
Bank_Level_Parallism_Col = 6.302826
Bank_Level_Parallism_Ready = 2.185499
write_to_read_ratio_blp_rw_average = 0.454631
GrpLevelPara = 3.204645 

BW Util details:
bwutil = 0.271035 
total_CMD = 544030 
util_bw = 147451 
Wasted_Col = 166174 
Wasted_Row = 12877 
Idle = 217528 

BW Util Bottlenecks: 
RCDc_limit = 325142 
RCDWRc_limit = 66943 
WTRc_limit = 92097 
RTWc_limit = 509761 
CCDLc_limit = 100491 
rwq = 0 
CCDLc_limit_alone = 60980 
WTRc_limit_alone = 84362 
RTWc_limit_alone = 477985 

Commands details: 
total_CMD = 544030 
n_nop = 329240 
Read = 99689 
Write = 0 
L2_Alloc = 0 
L2_WB = 47762 
n_act = 63298 
n_pre = 63282 
n_ref = 0 
n_req = 118741 
total_req = 147451 

Dual Bus Interface Util: 
issued_total_row = 126580 
issued_total_col = 147451 
Row_Bus_Util =  0.232671 
CoL_Bus_Util = 0.271035 
Either_Row_CoL_Bus_Util = 0.394813 
Issued_on_Two_Bus_Simul_Util = 0.108893 
issued_two_Eff = 0.275809 
queue_avg = 26.078367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329895 n_act=63315 n_pre=63299 n_ref_event=0 n_req=118238 n_rd=99192 n_rd_L2_A=0 n_write=0 n_wr_bk=47324 bw_util=0.2693
n_activity=344715 dram_eff=0.425
bk0: 6445a 323069i bk1: 6320a 323187i bk2: 6206a 326211i bk3: 6108a 330126i bk4: 6064a 338363i bk5: 6019a 340865i bk6: 6136a 326589i bk7: 6137a 323703i bk8: 6272a 323223i bk9: 6332a 322547i bk10: 6154a 326188i bk11: 6178a 327655i bk12: 6169a 332094i bk13: 6213a 325221i bk14: 6266a 323801i bk15: 6173a 325168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464512
Row_Buffer_Locality_read = 0.498256
Row_Buffer_Locality_write = 0.288775
Bank_Level_Parallism = 10.978626
Bank_Level_Parallism_Col = 6.211869
Bank_Level_Parallism_Ready = 2.161607
write_to_read_ratio_blp_rw_average = 0.454137
GrpLevelPara = 3.179928 

BW Util details:
bwutil = 0.269316 
total_CMD = 544030 
util_bw = 146516 
Wasted_Col = 167086 
Wasted_Row = 12915 
Idle = 217513 

BW Util Bottlenecks: 
RCDc_limit = 323722 
RCDWRc_limit = 68592 
WTRc_limit = 91242 
RTWc_limit = 499452 
CCDLc_limit = 100240 
rwq = 0 
CCDLc_limit_alone = 60486 
WTRc_limit_alone = 83545 
RTWc_limit_alone = 467395 

Commands details: 
total_CMD = 544030 
n_nop = 329895 
Read = 99192 
Write = 0 
L2_Alloc = 0 
L2_WB = 47324 
n_act = 63315 
n_pre = 63299 
n_ref = 0 
n_req = 118238 
total_req = 146516 

Dual Bus Interface Util: 
issued_total_row = 126614 
issued_total_col = 146516 
Row_Bus_Util =  0.232733 
CoL_Bus_Util = 0.269316 
Either_Row_CoL_Bus_Util = 0.393609 
Issued_on_Two_Bus_Simul_Util = 0.108441 
issued_two_Eff = 0.275504 
queue_avg = 25.183271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1833
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330487 n_act=63030 n_pre=63014 n_ref_event=0 n_req=117885 n_rd=99166 n_rd_L2_A=0 n_write=0 n_wr_bk=46922 bw_util=0.2685
n_activity=344701 dram_eff=0.4238
bk0: 6446a 331654i bk1: 6382a 324825i bk2: 6187a 327572i bk3: 6256a 324394i bk4: 6091a 341050i bk5: 5931a 341861i bk6: 6019a 329647i bk7: 6094a 325619i bk8: 6265a 328610i bk9: 6318a 325765i bk10: 6179a 324900i bk11: 6166a 328530i bk12: 6189a 326786i bk13: 6182a 326349i bk14: 6217a 326858i bk15: 6244a 319729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465326
Row_Buffer_Locality_read = 0.498548
Row_Buffer_Locality_write = 0.289332
Bank_Level_Parallism = 10.941118
Bank_Level_Parallism_Col = 6.214735
Bank_Level_Parallism_Ready = 2.148082
write_to_read_ratio_blp_rw_average = 0.452562
GrpLevelPara = 3.181267 

BW Util details:
bwutil = 0.268529 
total_CMD = 544030 
util_bw = 146088 
Wasted_Col = 166909 
Wasted_Row = 13132 
Idle = 217901 

BW Util Bottlenecks: 
RCDc_limit = 325447 
RCDWRc_limit = 67059 
WTRc_limit = 93096 
RTWc_limit = 498819 
CCDLc_limit = 100602 
rwq = 0 
CCDLc_limit_alone = 60674 
WTRc_limit_alone = 85205 
RTWc_limit_alone = 466782 

Commands details: 
total_CMD = 544030 
n_nop = 330487 
Read = 99166 
Write = 0 
L2_Alloc = 0 
L2_WB = 46922 
n_act = 63030 
n_pre = 63014 
n_ref = 0 
n_req = 117885 
total_req = 146088 

Dual Bus Interface Util: 
issued_total_row = 126044 
issued_total_col = 146088 
Row_Bus_Util =  0.231686 
CoL_Bus_Util = 0.268529 
Either_Row_CoL_Bus_Util = 0.392521 
Issued_on_Two_Bus_Simul_Util = 0.107694 
issued_two_Eff = 0.274366 
queue_avg = 25.375210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3752
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=331007 n_act=62849 n_pre=62833 n_ref_event=0 n_req=117492 n_rd=98757 n_rd_L2_A=0 n_write=0 n_wr_bk=46937 bw_util=0.2678
n_activity=343059 dram_eff=0.4247
bk0: 6434a 327414i bk1: 6320a 325019i bk2: 6300a 327978i bk3: 6228a 332041i bk4: 5936a 345676i bk5: 6026a 342183i bk6: 6116a 326305i bk7: 6071a 324288i bk8: 6243a 325257i bk9: 6280a 325889i bk10: 6102a 327546i bk11: 6158a 328815i bk12: 6079a 329198i bk13: 6188a 326685i bk14: 6154a 326410i bk15: 6122a 331535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465078
Row_Buffer_Locality_read = 0.498304
Row_Buffer_Locality_write = 0.289939
Bank_Level_Parallism = 10.917686
Bank_Level_Parallism_Col = 6.176295
Bank_Level_Parallism_Ready = 2.123004
write_to_read_ratio_blp_rw_average = 0.452930
GrpLevelPara = 3.179926 

BW Util details:
bwutil = 0.267805 
total_CMD = 544030 
util_bw = 145694 
Wasted_Col = 166644 
Wasted_Row = 12798 
Idle = 218894 

BW Util Bottlenecks: 
RCDc_limit = 323902 
RCDWRc_limit = 67465 
WTRc_limit = 91765 
RTWc_limit = 492553 
CCDLc_limit = 99950 
rwq = 0 
CCDLc_limit_alone = 60735 
WTRc_limit_alone = 84208 
RTWc_limit_alone = 460895 

Commands details: 
total_CMD = 544030 
n_nop = 331007 
Read = 98757 
Write = 0 
L2_Alloc = 0 
L2_WB = 46937 
n_act = 62849 
n_pre = 62833 
n_ref = 0 
n_req = 117492 
total_req = 145694 

Dual Bus Interface Util: 
issued_total_row = 125682 
issued_total_col = 145694 
Row_Bus_Util =  0.231020 
CoL_Bus_Util = 0.267805 
Either_Row_CoL_Bus_Util = 0.391565 
Issued_on_Two_Bus_Simul_Util = 0.107261 
issued_two_Eff = 0.273928 
queue_avg = 25.040249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0402
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330960 n_act=62691 n_pre=62675 n_ref_event=0 n_req=118069 n_rd=99277 n_rd_L2_A=0 n_write=0 n_wr_bk=47133 bw_util=0.2691
n_activity=342827 dram_eff=0.4271
bk0: 6498a 324089i bk1: 6352a 324934i bk2: 6333a 326617i bk3: 6190a 330146i bk4: 5942a 343819i bk5: 6060a 339877i bk6: 6127a 325474i bk7: 6229a 321515i bk8: 6220a 327941i bk9: 6312a 325906i bk10: 6214a 328319i bk11: 6244a 324283i bk12: 6108a 329776i bk13: 6158a 327410i bk14: 6183a 327686i bk15: 6107a 331889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469031
Row_Buffer_Locality_read = 0.500398
Row_Buffer_Locality_write = 0.303321
Bank_Level_Parallism = 10.971043
Bank_Level_Parallism_Col = 6.227147
Bank_Level_Parallism_Ready = 2.161560
write_to_read_ratio_blp_rw_average = 0.447944
GrpLevelPara = 3.179642 

BW Util details:
bwutil = 0.269121 
total_CMD = 544030 
util_bw = 146410 
Wasted_Col = 165350 
Wasted_Row = 12992 
Idle = 219278 

BW Util Bottlenecks: 
RCDc_limit = 321997 
RCDWRc_limit = 66029 
WTRc_limit = 92892 
RTWc_limit = 491670 
CCDLc_limit = 100253 
rwq = 0 
CCDLc_limit_alone = 60522 
WTRc_limit_alone = 84655 
RTWc_limit_alone = 460176 

Commands details: 
total_CMD = 544030 
n_nop = 330960 
Read = 99277 
Write = 0 
L2_Alloc = 0 
L2_WB = 47133 
n_act = 62691 
n_pre = 62675 
n_ref = 0 
n_req = 118069 
total_req = 146410 

Dual Bus Interface Util: 
issued_total_row = 125366 
issued_total_col = 146410 
Row_Bus_Util =  0.230439 
CoL_Bus_Util = 0.269121 
Either_Row_CoL_Bus_Util = 0.391651 
Issued_on_Two_Bus_Simul_Util = 0.107909 
issued_two_Eff = 0.275524 
queue_avg = 25.379213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3792
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329838 n_act=63351 n_pre=63335 n_ref_event=0 n_req=118024 n_rd=99228 n_rd_L2_A=0 n_write=0 n_wr_bk=46957 bw_util=0.2687
n_activity=346216 dram_eff=0.4222
bk0: 6372a 328613i bk1: 6420a 325201i bk2: 6244a 325757i bk3: 6167a 329240i bk4: 6073a 333587i bk5: 6085a 338383i bk6: 6077a 323393i bk7: 6106a 327582i bk8: 6308a 321380i bk9: 6364a 325166i bk10: 6231a 326021i bk11: 6208a 327287i bk12: 6169a 326992i bk13: 6109a 329044i bk14: 6125a 325118i bk15: 6170a 321964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.463236
Row_Buffer_Locality_read = 0.496402
Row_Buffer_Locality_write = 0.288146
Bank_Level_Parallism = 10.931909
Bank_Level_Parallism_Col = 6.218614
Bank_Level_Parallism_Ready = 2.144420
write_to_read_ratio_blp_rw_average = 0.456735
GrpLevelPara = 3.184296 

BW Util details:
bwutil = 0.268708 
total_CMD = 544030 
util_bw = 146185 
Wasted_Col = 168286 
Wasted_Row = 13722 
Idle = 215837 

BW Util Bottlenecks: 
RCDc_limit = 328093 
RCDWRc_limit = 68135 
WTRc_limit = 91027 
RTWc_limit = 507718 
CCDLc_limit = 101750 
rwq = 0 
CCDLc_limit_alone = 61449 
WTRc_limit_alone = 83536 
RTWc_limit_alone = 474908 

Commands details: 
total_CMD = 544030 
n_nop = 329838 
Read = 99228 
Write = 0 
L2_Alloc = 0 
L2_WB = 46957 
n_act = 63351 
n_pre = 63335 
n_ref = 0 
n_req = 118024 
total_req = 146185 

Dual Bus Interface Util: 
issued_total_row = 126686 
issued_total_col = 146185 
Row_Bus_Util =  0.232866 
CoL_Bus_Util = 0.268708 
Either_Row_CoL_Bus_Util = 0.393714 
Issued_on_Two_Bus_Simul_Util = 0.107860 
issued_two_Eff = 0.273955 
queue_avg = 25.465937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4659
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330686 n_act=63030 n_pre=63014 n_ref_event=0 n_req=117363 n_rd=98728 n_rd_L2_A=0 n_write=0 n_wr_bk=46808 bw_util=0.2675
n_activity=343637 dram_eff=0.4235
bk0: 6374a 324912i bk1: 6316a 325307i bk2: 6163a 329425i bk3: 6198a 329454i bk4: 5954a 339225i bk5: 5941a 340183i bk6: 6174a 324422i bk7: 6112a 322818i bk8: 6302a 324772i bk9: 6270a 323224i bk10: 6143a 326276i bk11: 6261a 323815i bk12: 6137a 329539i bk13: 6207a 326346i bk14: 6116a 323348i bk15: 6060a 322131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.462948
Row_Buffer_Locality_read = 0.495513
Row_Buffer_Locality_write = 0.290421
Bank_Level_Parallism = 11.007586
Bank_Level_Parallism_Col = 6.259707
Bank_Level_Parallism_Ready = 2.141910
write_to_read_ratio_blp_rw_average = 0.459317
GrpLevelPara = 3.199363 

BW Util details:
bwutil = 0.267515 
total_CMD = 544030 
util_bw = 145536 
Wasted_Col = 167752 
Wasted_Row = 12546 
Idle = 218196 

BW Util Bottlenecks: 
RCDc_limit = 327605 
RCDWRc_limit = 67501 
WTRc_limit = 91652 
RTWc_limit = 512394 
CCDLc_limit = 101657 
rwq = 0 
CCDLc_limit_alone = 61441 
WTRc_limit_alone = 83853 
RTWc_limit_alone = 479977 

Commands details: 
total_CMD = 544030 
n_nop = 330686 
Read = 98728 
Write = 0 
L2_Alloc = 0 
L2_WB = 46808 
n_act = 63030 
n_pre = 63014 
n_ref = 0 
n_req = 117363 
total_req = 145536 

Dual Bus Interface Util: 
issued_total_row = 126044 
issued_total_col = 145536 
Row_Bus_Util =  0.231686 
CoL_Bus_Util = 0.267515 
Either_Row_CoL_Bus_Util = 0.392155 
Issued_on_Two_Bus_Simul_Util = 0.107046 
issued_two_Eff = 0.272968 
queue_avg = 25.289783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2898
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=328237 n_act=63908 n_pre=63892 n_ref_event=0 n_req=119289 n_rd=100294 n_rd_L2_A=0 n_write=0 n_wr_bk=47535 bw_util=0.2717
n_activity=343860 dram_eff=0.4299
bk0: 6541a 320465i bk1: 6501a 317383i bk2: 6242a 324656i bk3: 6264a 327207i bk4: 6126a 331314i bk5: 6089a 332467i bk6: 6112a 321233i bk7: 6219a 315199i bk8: 6313a 318384i bk9: 6384a 316024i bk10: 6303a 320335i bk11: 6311a 317984i bk12: 6186a 320219i bk13: 6229a 321597i bk14: 6254a 318956i bk15: 6220a 321030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464259
Row_Buffer_Locality_read = 0.496580
Row_Buffer_Locality_write = 0.293604
Bank_Level_Parallism = 11.288981
Bank_Level_Parallism_Col = 6.412786
Bank_Level_Parallism_Ready = 2.194001
write_to_read_ratio_blp_rw_average = 0.463018
GrpLevelPara = 3.245376 

BW Util details:
bwutil = 0.271729 
total_CMD = 544030 
util_bw = 147829 
Wasted_Col = 166008 
Wasted_Row = 12084 
Idle = 218109 

BW Util Bottlenecks: 
RCDc_limit = 329436 
RCDWRc_limit = 68007 
WTRc_limit = 94090 
RTWc_limit = 528599 
CCDLc_limit = 103073 
rwq = 0 
CCDLc_limit_alone = 61131 
WTRc_limit_alone = 85867 
RTWc_limit_alone = 494880 

Commands details: 
total_CMD = 544030 
n_nop = 328237 
Read = 100294 
Write = 0 
L2_Alloc = 0 
L2_WB = 47535 
n_act = 63908 
n_pre = 63892 
n_ref = 0 
n_req = 119289 
total_req = 147829 

Dual Bus Interface Util: 
issued_total_row = 127800 
issued_total_col = 147829 
Row_Bus_Util =  0.234914 
CoL_Bus_Util = 0.271729 
Either_Row_CoL_Bus_Util = 0.396656 
Issued_on_Two_Bus_Simul_Util = 0.109987 
issued_two_Eff = 0.277284 
queue_avg = 26.748772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7488
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=328196 n_act=64580 n_pre=64564 n_ref_event=0 n_req=117997 n_rd=99120 n_rd_L2_A=0 n_write=0 n_wr_bk=47277 bw_util=0.2691
n_activity=343027 dram_eff=0.4268
bk0: 6420a 318333i bk1: 6317a 320232i bk2: 6226a 325402i bk3: 6270a 320625i bk4: 6016a 332691i bk5: 6020a 335309i bk6: 6082a 318274i bk7: 6156a 319644i bk8: 6283a 319922i bk9: 6338a 315082i bk10: 6213a 318607i bk11: 6111a 326473i bk12: 6138a 320243i bk13: 6160a 321051i bk14: 6249a 318646i bk15: 6121a 325413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.452698
Row_Buffer_Locality_read = 0.483061
Row_Buffer_Locality_write = 0.293267
Bank_Level_Parallism = 11.244817
Bank_Level_Parallism_Col = 6.281826
Bank_Level_Parallism_Ready = 2.138780
write_to_read_ratio_blp_rw_average = 0.459643
GrpLevelPara = 3.223558 

BW Util details:
bwutil = 0.269097 
total_CMD = 544030 
util_bw = 146397 
Wasted_Col = 168722 
Wasted_Row = 10945 
Idle = 217966 

BW Util Bottlenecks: 
RCDc_limit = 337361 
RCDWRc_limit = 68943 
WTRc_limit = 92814 
RTWc_limit = 521287 
CCDLc_limit = 102649 
rwq = 0 
CCDLc_limit_alone = 62230 
WTRc_limit_alone = 85109 
RTWc_limit_alone = 488573 

Commands details: 
total_CMD = 544030 
n_nop = 328196 
Read = 99120 
Write = 0 
L2_Alloc = 0 
L2_WB = 47277 
n_act = 64580 
n_pre = 64564 
n_ref = 0 
n_req = 117997 
total_req = 146397 

Dual Bus Interface Util: 
issued_total_row = 129144 
issued_total_col = 146397 
Row_Bus_Util =  0.237384 
CoL_Bus_Util = 0.269097 
Either_Row_CoL_Bus_Util = 0.396732 
Issued_on_Two_Bus_Simul_Util = 0.109749 
issued_two_Eff = 0.276634 
queue_avg = 26.228186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2282
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329247 n_act=63497 n_pre=63481 n_ref_event=0 n_req=118867 n_rd=99909 n_rd_L2_A=0 n_write=0 n_wr_bk=47302 bw_util=0.2706
n_activity=343949 dram_eff=0.428
bk0: 6350a 323712i bk1: 6472a 324035i bk2: 6262a 329017i bk3: 6253a 330585i bk4: 6109a 334558i bk5: 6091a 336770i bk6: 6128a 324680i bk7: 6198a 322569i bk8: 6238a 323664i bk9: 6420a 320014i bk10: 6230a 324009i bk11: 6181a 324471i bk12: 6195a 323836i bk13: 6209a 326921i bk14: 6315a 321176i bk15: 6258a 323097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465815
Row_Buffer_Locality_read = 0.499274
Row_Buffer_Locality_write = 0.289482
Bank_Level_Parallism = 11.079602
Bank_Level_Parallism_Col = 6.288565
Bank_Level_Parallism_Ready = 2.162501
write_to_read_ratio_blp_rw_average = 0.457177
GrpLevelPara = 3.210041 

BW Util details:
bwutil = 0.270594 
total_CMD = 544030 
util_bw = 147211 
Wasted_Col = 166166 
Wasted_Row = 12468 
Idle = 218185 

BW Util Bottlenecks: 
RCDc_limit = 326310 
RCDWRc_limit = 67886 
WTRc_limit = 92882 
RTWc_limit = 510073 
CCDLc_limit = 101702 
rwq = 0 
CCDLc_limit_alone = 61107 
WTRc_limit_alone = 85029 
RTWc_limit_alone = 477331 

Commands details: 
total_CMD = 544030 
n_nop = 329247 
Read = 99909 
Write = 0 
L2_Alloc = 0 
L2_WB = 47302 
n_act = 63497 
n_pre = 63481 
n_ref = 0 
n_req = 118867 
total_req = 147211 

Dual Bus Interface Util: 
issued_total_row = 126978 
issued_total_col = 147211 
Row_Bus_Util =  0.233403 
CoL_Bus_Util = 0.270594 
Either_Row_CoL_Bus_Util = 0.394800 
Issued_on_Two_Bus_Simul_Util = 0.109196 
issued_two_Eff = 0.276586 
queue_avg = 25.864590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8646
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329188 n_act=63583 n_pre=63567 n_ref_event=0 n_req=118375 n_rd=99444 n_rd_L2_A=0 n_write=0 n_wr_bk=47445 bw_util=0.27
n_activity=345196 dram_eff=0.4255
bk0: 6373a 322256i bk1: 6479a 320908i bk2: 6307a 328227i bk3: 6272a 331436i bk4: 5989a 341099i bk5: 6041a 342113i bk6: 6089a 320401i bk7: 6150a 325977i bk8: 6306a 320116i bk9: 6223a 322380i bk10: 6252a 325778i bk11: 6207a 322655i bk12: 6129a 325650i bk13: 6111a 327389i bk14: 6276a 323452i bk15: 6240a 323638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.462868
Row_Buffer_Locality_read = 0.495133
Row_Buffer_Locality_write = 0.293381
Bank_Level_Parallism = 11.017892
Bank_Level_Parallism_Col = 6.214906
Bank_Level_Parallism_Ready = 2.144953
write_to_read_ratio_blp_rw_average = 0.451009
GrpLevelPara = 3.190963 

BW Util details:
bwutil = 0.270002 
total_CMD = 544030 
util_bw = 146889 
Wasted_Col = 166785 
Wasted_Row = 13011 
Idle = 217345 

BW Util Bottlenecks: 
RCDc_limit = 327173 
RCDWRc_limit = 68150 
WTRc_limit = 91070 
RTWc_limit = 501275 
CCDLc_limit = 100862 
rwq = 0 
CCDLc_limit_alone = 60974 
WTRc_limit_alone = 83005 
RTWc_limit_alone = 469452 

Commands details: 
total_CMD = 544030 
n_nop = 329188 
Read = 99444 
Write = 0 
L2_Alloc = 0 
L2_WB = 47445 
n_act = 63583 
n_pre = 63567 
n_ref = 0 
n_req = 118375 
total_req = 146889 

Dual Bus Interface Util: 
issued_total_row = 127150 
issued_total_col = 146889 
Row_Bus_Util =  0.233719 
CoL_Bus_Util = 0.270002 
Either_Row_CoL_Bus_Util = 0.394908 
Issued_on_Two_Bus_Simul_Util = 0.108812 
issued_two_Eff = 0.275537 
queue_avg = 25.791252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7913
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330295 n_act=63288 n_pre=63272 n_ref_event=0 n_req=117800 n_rd=98945 n_rd_L2_A=0 n_write=0 n_wr_bk=47021 bw_util=0.2683
n_activity=343817 dram_eff=0.4245
bk0: 6366a 324913i bk1: 6406a 323162i bk2: 6195a 329597i bk3: 6264a 331306i bk4: 6053a 340044i bk5: 6056a 339607i bk6: 5972a 327796i bk7: 6029a 323781i bk8: 6201a 322936i bk9: 6333a 323830i bk10: 6254a 328868i bk11: 6221a 324315i bk12: 6219a 327405i bk13: 6089a 328020i bk14: 6136a 325407i bk15: 6151a 325109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.462750
Row_Buffer_Locality_read = 0.496094
Row_Buffer_Locality_write = 0.287775
Bank_Level_Parallism = 10.967837
Bank_Level_Parallism_Col = 6.197955
Bank_Level_Parallism_Ready = 2.150782
write_to_read_ratio_blp_rw_average = 0.451385
GrpLevelPara = 3.174984 

BW Util details:
bwutil = 0.268305 
total_CMD = 544030 
util_bw = 145966 
Wasted_Col = 167278 
Wasted_Row = 12817 
Idle = 217969 

BW Util Bottlenecks: 
RCDc_limit = 325619 
RCDWRc_limit = 68456 
WTRc_limit = 93228 
RTWc_limit = 496399 
CCDLc_limit = 101025 
rwq = 0 
CCDLc_limit_alone = 61440 
WTRc_limit_alone = 85050 
RTWc_limit_alone = 464992 

Commands details: 
total_CMD = 544030 
n_nop = 330295 
Read = 98945 
Write = 0 
L2_Alloc = 0 
L2_WB = 47021 
n_act = 63288 
n_pre = 63272 
n_ref = 0 
n_req = 117800 
total_req = 145966 

Dual Bus Interface Util: 
issued_total_row = 126560 
issued_total_col = 145966 
Row_Bus_Util =  0.232634 
CoL_Bus_Util = 0.268305 
Either_Row_CoL_Bus_Util = 0.392874 
Issued_on_Two_Bus_Simul_Util = 0.108066 
issued_two_Eff = 0.275065 
queue_avg = 25.242203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2422
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329720 n_act=63350 n_pre=63334 n_ref_event=0 n_req=118205 n_rd=99356 n_rd_L2_A=0 n_write=0 n_wr_bk=47202 bw_util=0.2694
n_activity=344419 dram_eff=0.4255
bk0: 6405a 329927i bk1: 6399a 322315i bk2: 6230a 329928i bk3: 6191a 328959i bk4: 6091a 343113i bk5: 6021a 336508i bk6: 6119a 326316i bk7: 6129a 324147i bk8: 6347a 318001i bk9: 6290a 319477i bk10: 6193a 324453i bk11: 6246a 325681i bk12: 6141a 326106i bk13: 6158a 327703i bk14: 6231a 326396i bk15: 6165a 325164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464067
Row_Buffer_Locality_read = 0.496377
Row_Buffer_Locality_write = 0.293756
Bank_Level_Parallism = 11.002140
Bank_Level_Parallism_Col = 6.230281
Bank_Level_Parallism_Ready = 2.143035
write_to_read_ratio_blp_rw_average = 0.458024
GrpLevelPara = 3.196130 

BW Util details:
bwutil = 0.269393 
total_CMD = 544030 
util_bw = 146558 
Wasted_Col = 166935 
Wasted_Row = 12670 
Idle = 217867 

BW Util Bottlenecks: 
RCDc_limit = 326247 
RCDWRc_limit = 67441 
WTRc_limit = 92699 
RTWc_limit = 502880 
CCDLc_limit = 101623 
rwq = 0 
CCDLc_limit_alone = 60986 
WTRc_limit_alone = 84899 
RTWc_limit_alone = 470043 

Commands details: 
total_CMD = 544030 
n_nop = 329720 
Read = 99356 
Write = 0 
L2_Alloc = 0 
L2_WB = 47202 
n_act = 63350 
n_pre = 63334 
n_ref = 0 
n_req = 118205 
total_req = 146558 

Dual Bus Interface Util: 
issued_total_row = 126684 
issued_total_col = 146558 
Row_Bus_Util =  0.232862 
CoL_Bus_Util = 0.269393 
Either_Row_CoL_Bus_Util = 0.393930 
Issued_on_Two_Bus_Simul_Util = 0.108325 
issued_two_Eff = 0.274985 
queue_avg = 25.699461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6995
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329050 n_act=63737 n_pre=63721 n_ref_event=0 n_req=118726 n_rd=99733 n_rd_L2_A=0 n_write=0 n_wr_bk=47467 bw_util=0.2706
n_activity=344256 dram_eff=0.4276
bk0: 6372a 322076i bk1: 6297a 322313i bk2: 6271a 322439i bk3: 6255a 326747i bk4: 6110a 334756i bk5: 6106a 337419i bk6: 6126a 322364i bk7: 6151a 320821i bk8: 6335a 319338i bk9: 6317a 320464i bk10: 6276a 319428i bk11: 6360a 323188i bk12: 6163a 329400i bk13: 6135a 323814i bk14: 6221a 318784i bk15: 6238a 325222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.463159
Row_Buffer_Locality_read = 0.494190
Row_Buffer_Locality_write = 0.300216
Bank_Level_Parallism = 11.144053
Bank_Level_Parallism_Col = 6.307618
Bank_Level_Parallism_Ready = 2.165815
write_to_read_ratio_blp_rw_average = 0.453937
GrpLevelPara = 3.207216 

BW Util details:
bwutil = 0.270573 
total_CMD = 544030 
util_bw = 147200 
Wasted_Col = 166392 
Wasted_Row = 12558 
Idle = 217880 

BW Util Bottlenecks: 
RCDc_limit = 329317 
RCDWRc_limit = 67183 
WTRc_limit = 91257 
RTWc_limit = 514213 
CCDLc_limit = 101497 
rwq = 0 
CCDLc_limit_alone = 61517 
WTRc_limit_alone = 83631 
RTWc_limit_alone = 481859 

Commands details: 
total_CMD = 544030 
n_nop = 329050 
Read = 99733 
Write = 0 
L2_Alloc = 0 
L2_WB = 47467 
n_act = 63737 
n_pre = 63721 
n_ref = 0 
n_req = 118726 
total_req = 147200 

Dual Bus Interface Util: 
issued_total_row = 127458 
issued_total_col = 147200 
Row_Bus_Util =  0.234285 
CoL_Bus_Util = 0.270573 
Either_Row_CoL_Bus_Util = 0.395162 
Issued_on_Two_Bus_Simul_Util = 0.109696 
issued_two_Eff = 0.277598 
queue_avg = 26.140232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1402
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330099 n_act=63147 n_pre=63131 n_ref_event=0 n_req=117956 n_rd=98976 n_rd_L2_A=0 n_write=0 n_wr_bk=47409 bw_util=0.2691
n_activity=344056 dram_eff=0.4255
bk0: 6397a 323599i bk1: 6343a 324195i bk2: 6277a 330129i bk3: 6218a 333093i bk4: 6059a 340623i bk5: 6070a 334224i bk6: 6036a 323933i bk7: 6072a 325090i bk8: 6297a 323378i bk9: 6198a 326921i bk10: 6245a 322002i bk11: 6313a 325482i bk12: 6156a 328924i bk13: 6033a 331409i bk14: 6126a 328209i bk15: 6136a 326916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464656
Row_Buffer_Locality_read = 0.498525
Row_Buffer_Locality_write = 0.288040
Bank_Level_Parallism = 10.961179
Bank_Level_Parallism_Col = 6.217556
Bank_Level_Parallism_Ready = 2.143888
write_to_read_ratio_blp_rw_average = 0.453068
GrpLevelPara = 3.188190 

BW Util details:
bwutil = 0.269075 
total_CMD = 544030 
util_bw = 146385 
Wasted_Col = 166359 
Wasted_Row = 13344 
Idle = 217942 

BW Util Bottlenecks: 
RCDc_limit = 323432 
RCDWRc_limit = 68412 
WTRc_limit = 93159 
RTWc_limit = 499658 
CCDLc_limit = 99675 
rwq = 0 
CCDLc_limit_alone = 60175 
WTRc_limit_alone = 85404 
RTWc_limit_alone = 467913 

Commands details: 
total_CMD = 544030 
n_nop = 330099 
Read = 98976 
Write = 0 
L2_Alloc = 0 
L2_WB = 47409 
n_act = 63147 
n_pre = 63131 
n_ref = 0 
n_req = 117956 
total_req = 146385 

Dual Bus Interface Util: 
issued_total_row = 126278 
issued_total_col = 146385 
Row_Bus_Util =  0.232116 
CoL_Bus_Util = 0.269075 
Either_Row_CoL_Bus_Util = 0.393234 
Issued_on_Two_Bus_Simul_Util = 0.107957 
issued_two_Eff = 0.274537 
queue_avg = 24.876274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8763
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=328909 n_act=63920 n_pre=63904 n_ref_event=0 n_req=118161 n_rd=99238 n_rd_L2_A=0 n_write=0 n_wr_bk=47190 bw_util=0.2692
n_activity=345763 dram_eff=0.4235
bk0: 6407a 319999i bk1: 6313a 322471i bk2: 6221a 325877i bk3: 6325a 327709i bk4: 5993a 335156i bk5: 6031a 331707i bk6: 6059a 322601i bk7: 6172a 321492i bk8: 6312a 319560i bk9: 6344a 321516i bk10: 6173a 322962i bk11: 6244a 320376i bk12: 6181a 324768i bk13: 6162a 327322i bk14: 6111a 324572i bk15: 6190a 326134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.459043
Row_Buffer_Locality_read = 0.491243
Row_Buffer_Locality_write = 0.290176
Bank_Level_Parallism = 11.069205
Bank_Level_Parallism_Col = 6.248683
Bank_Level_Parallism_Ready = 2.149193
write_to_read_ratio_blp_rw_average = 0.458082
GrpLevelPara = 3.184385 

BW Util details:
bwutil = 0.269154 
total_CMD = 544030 
util_bw = 146428 
Wasted_Col = 168946 
Wasted_Row = 12420 
Idle = 216236 

BW Util Bottlenecks: 
RCDc_limit = 331797 
RCDWRc_limit = 68911 
WTRc_limit = 90874 
RTWc_limit = 516315 
CCDLc_limit = 102677 
rwq = 0 
CCDLc_limit_alone = 62101 
WTRc_limit_alone = 83250 
RTWc_limit_alone = 483363 

Commands details: 
total_CMD = 544030 
n_nop = 328909 
Read = 99238 
Write = 0 
L2_Alloc = 0 
L2_WB = 47190 
n_act = 63920 
n_pre = 63904 
n_ref = 0 
n_req = 118161 
total_req = 146428 

Dual Bus Interface Util: 
issued_total_row = 127824 
issued_total_col = 146428 
Row_Bus_Util =  0.234958 
CoL_Bus_Util = 0.269154 
Either_Row_CoL_Bus_Util = 0.395421 
Issued_on_Two_Bus_Simul_Util = 0.108691 
issued_two_Eff = 0.274873 
queue_avg = 25.645437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6454
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=328327 n_act=64428 n_pre=64412 n_ref_event=0 n_req=118796 n_rd=99862 n_rd_L2_A=0 n_write=0 n_wr_bk=47344 bw_util=0.2706
n_activity=343894 dram_eff=0.4281
bk0: 6368a 315073i bk1: 6344a 313853i bk2: 6264a 321136i bk3: 6352a 320023i bk4: 6060a 327206i bk5: 6082a 326227i bk6: 6199a 319682i bk7: 6155a 318394i bk8: 6291a 312855i bk9: 6367a 316133i bk10: 6296a 319184i bk11: 6312a 316253i bk12: 6221a 320535i bk13: 6204a 318183i bk14: 6131a 319917i bk15: 6216a 318574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.457658
Row_Buffer_Locality_read = 0.486642
Row_Buffer_Locality_write = 0.304796
Bank_Level_Parallism = 11.418510
Bank_Level_Parallism_Col = 6.438591
Bank_Level_Parallism_Ready = 2.192017
write_to_read_ratio_blp_rw_average = 0.455007
GrpLevelPara = 3.236323 

BW Util details:
bwutil = 0.270584 
total_CMD = 544030 
util_bw = 147206 
Wasted_Col = 166255 
Wasted_Row = 12330 
Idle = 218239 

BW Util Bottlenecks: 
RCDc_limit = 336894 
RCDWRc_limit = 66178 
WTRc_limit = 89944 
RTWc_limit = 528264 
CCDLc_limit = 103640 
rwq = 0 
CCDLc_limit_alone = 62318 
WTRc_limit_alone = 82280 
RTWc_limit_alone = 494606 

Commands details: 
total_CMD = 544030 
n_nop = 328327 
Read = 99862 
Write = 0 
L2_Alloc = 0 
L2_WB = 47344 
n_act = 64428 
n_pre = 64412 
n_ref = 0 
n_req = 118796 
total_req = 147206 

Dual Bus Interface Util: 
issued_total_row = 128840 
issued_total_col = 147206 
Row_Bus_Util =  0.236825 
CoL_Bus_Util = 0.270584 
Either_Row_CoL_Bus_Util = 0.396491 
Issued_on_Two_Bus_Simul_Util = 0.110919 
issued_two_Eff = 0.279750 
queue_avg = 27.618637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6186
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330557 n_act=62866 n_pre=62850 n_ref_event=0 n_req=117916 n_rd=99173 n_rd_L2_A=0 n_write=0 n_wr_bk=46974 bw_util=0.2686
n_activity=344504 dram_eff=0.4242
bk0: 6435a 324507i bk1: 6343a 328403i bk2: 6201a 331071i bk3: 6142a 333636i bk4: 5952a 339452i bk5: 5963a 336660i bk6: 6127a 323273i bk7: 6209a 321681i bk8: 6309a 329468i bk9: 6325a 323359i bk10: 6266a 322360i bk11: 6207a 327133i bk12: 6185a 327787i bk13: 6119a 328622i bk14: 6195a 329776i bk15: 6195a 327624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466858
Row_Buffer_Locality_read = 0.500600
Row_Buffer_Locality_write = 0.288321
Bank_Level_Parallism = 10.940086
Bank_Level_Parallism_Col = 6.218571
Bank_Level_Parallism_Ready = 2.170534
write_to_read_ratio_blp_rw_average = 0.455646
GrpLevelPara = 3.190935 

BW Util details:
bwutil = 0.268638 
total_CMD = 544030 
util_bw = 146147 
Wasted_Col = 167225 
Wasted_Row = 12730 
Idle = 217928 

BW Util Bottlenecks: 
RCDc_limit = 322931 
RCDWRc_limit = 68114 
WTRc_limit = 90104 
RTWc_limit = 508003 
CCDLc_limit = 100781 
rwq = 0 
CCDLc_limit_alone = 60655 
WTRc_limit_alone = 82360 
RTWc_limit_alone = 475621 

Commands details: 
total_CMD = 544030 
n_nop = 330557 
Read = 99173 
Write = 0 
L2_Alloc = 0 
L2_WB = 46974 
n_act = 62866 
n_pre = 62850 
n_ref = 0 
n_req = 117916 
total_req = 146147 

Dual Bus Interface Util: 
issued_total_row = 125716 
issued_total_col = 146147 
Row_Bus_Util =  0.231083 
CoL_Bus_Util = 0.268638 
Either_Row_CoL_Bus_Util = 0.392392 
Issued_on_Two_Bus_Simul_Util = 0.107329 
issued_two_Eff = 0.273524 
queue_avg = 25.039383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0394
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329939 n_act=63358 n_pre=63342 n_ref_event=0 n_req=117991 n_rd=99133 n_rd_L2_A=0 n_write=0 n_wr_bk=47020 bw_util=0.2686
n_activity=343325 dram_eff=0.4257
bk0: 6351a 323282i bk1: 6277a 324443i bk2: 6266a 326040i bk3: 6236a 329554i bk4: 6052a 336826i bk5: 6031a 337220i bk6: 6079a 324394i bk7: 6101a 320465i bk8: 6270a 328482i bk9: 6343a 322882i bk10: 6212a 323043i bk11: 6233a 326758i bk12: 6235a 323142i bk13: 6130a 326439i bk14: 6162a 327262i bk15: 6155a 324234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.463027
Row_Buffer_Locality_read = 0.497423
Row_Buffer_Locality_write = 0.282214
Bank_Level_Parallism = 11.057584
Bank_Level_Parallism_Col = 6.266260
Bank_Level_Parallism_Ready = 2.169986
write_to_read_ratio_blp_rw_average = 0.457791
GrpLevelPara = 3.203325 

BW Util details:
bwutil = 0.268649 
total_CMD = 544030 
util_bw = 146153 
Wasted_Col = 166723 
Wasted_Row = 12512 
Idle = 218642 

BW Util Bottlenecks: 
RCDc_limit = 326654 
RCDWRc_limit = 68599 
WTRc_limit = 90570 
RTWc_limit = 511114 
CCDLc_limit = 100863 
rwq = 0 
CCDLc_limit_alone = 60724 
WTRc_limit_alone = 83092 
RTWc_limit_alone = 478453 

Commands details: 
total_CMD = 544030 
n_nop = 329939 
Read = 99133 
Write = 0 
L2_Alloc = 0 
L2_WB = 47020 
n_act = 63358 
n_pre = 63342 
n_ref = 0 
n_req = 117991 
total_req = 146153 

Dual Bus Interface Util: 
issued_total_row = 126700 
issued_total_col = 146153 
Row_Bus_Util =  0.232892 
CoL_Bus_Util = 0.268649 
Either_Row_CoL_Bus_Util = 0.393528 
Issued_on_Two_Bus_Simul_Util = 0.108012 
issued_two_Eff = 0.274472 
queue_avg = 25.326944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3269
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329871 n_act=63235 n_pre=63219 n_ref_event=0 n_req=118330 n_rd=99398 n_rd_L2_A=0 n_write=0 n_wr_bk=47402 bw_util=0.2698
n_activity=342687 dram_eff=0.4284
bk0: 6348a 327304i bk1: 6477a 320609i bk2: 6189a 331115i bk3: 6295a 330469i bk4: 6026a 338262i bk5: 5975a 340621i bk6: 6120a 324258i bk7: 6157a 322780i bk8: 6266a 323428i bk9: 6394a 323101i bk10: 6178a 327476i bk11: 6256a 323232i bk12: 6111a 325341i bk13: 6146a 324195i bk14: 6244a 321385i bk15: 6216a 325963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465605
Row_Buffer_Locality_read = 0.498229
Row_Buffer_Locality_write = 0.294317
Bank_Level_Parallism = 11.053566
Bank_Level_Parallism_Col = 6.248976
Bank_Level_Parallism_Ready = 2.182350
write_to_read_ratio_blp_rw_average = 0.451927
GrpLevelPara = 3.180407 

BW Util details:
bwutil = 0.269838 
total_CMD = 544030 
util_bw = 146800 
Wasted_Col = 166185 
Wasted_Row = 12093 
Idle = 218952 

BW Util Bottlenecks: 
RCDc_limit = 325286 
RCDWRc_limit = 67855 
WTRc_limit = 93826 
RTWc_limit = 499800 
CCDLc_limit = 100486 
rwq = 0 
CCDLc_limit_alone = 60458 
WTRc_limit_alone = 85611 
RTWc_limit_alone = 467987 

Commands details: 
total_CMD = 544030 
n_nop = 329871 
Read = 99398 
Write = 0 
L2_Alloc = 0 
L2_WB = 47402 
n_act = 63235 
n_pre = 63219 
n_ref = 0 
n_req = 118330 
total_req = 146800 

Dual Bus Interface Util: 
issued_total_row = 126454 
issued_total_col = 146800 
Row_Bus_Util =  0.232439 
CoL_Bus_Util = 0.269838 
Either_Row_CoL_Bus_Util = 0.393653 
Issued_on_Two_Bus_Simul_Util = 0.108625 
issued_two_Eff = 0.275940 
queue_avg = 25.374691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3747
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329781 n_act=63384 n_pre=63368 n_ref_event=0 n_req=118134 n_rd=99233 n_rd_L2_A=0 n_write=0 n_wr_bk=47331 bw_util=0.2694
n_activity=344665 dram_eff=0.4252
bk0: 6343a 325540i bk1: 6404a 323162i bk2: 6210a 327375i bk3: 6160a 327758i bk4: 5960a 339276i bk5: 6021a 340370i bk6: 6154a 325967i bk7: 6222a 318227i bk8: 6206a 325165i bk9: 6225a 324224i bk10: 6275a 321933i bk11: 6299a 323406i bk12: 6169a 323377i bk13: 6114a 328084i bk14: 6238a 323262i bk15: 6233a 323655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.463457
Row_Buffer_Locality_read = 0.497496
Row_Buffer_Locality_write = 0.284747
Bank_Level_Parallism = 11.020914
Bank_Level_Parallism_Col = 6.242992
Bank_Level_Parallism_Ready = 2.170465
write_to_read_ratio_blp_rw_average = 0.456336
GrpLevelPara = 3.185253 

BW Util details:
bwutil = 0.269404 
total_CMD = 544030 
util_bw = 146564 
Wasted_Col = 167608 
Wasted_Row = 12646 
Idle = 217212 

BW Util Bottlenecks: 
RCDc_limit = 325553 
RCDWRc_limit = 69300 
WTRc_limit = 92171 
RTWc_limit = 509891 
CCDLc_limit = 101971 
rwq = 0 
CCDLc_limit_alone = 61732 
WTRc_limit_alone = 84070 
RTWc_limit_alone = 477753 

Commands details: 
total_CMD = 544030 
n_nop = 329781 
Read = 99233 
Write = 0 
L2_Alloc = 0 
L2_WB = 47331 
n_act = 63384 
n_pre = 63368 
n_ref = 0 
n_req = 118134 
total_req = 146564 

Dual Bus Interface Util: 
issued_total_row = 126752 
issued_total_col = 146564 
Row_Bus_Util =  0.232987 
CoL_Bus_Util = 0.269404 
Either_Row_CoL_Bus_Util = 0.393818 
Issued_on_Two_Bus_Simul_Util = 0.108573 
issued_two_Eff = 0.275693 
queue_avg = 25.327093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3271
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329224 n_act=63365 n_pre=63349 n_ref_event=0 n_req=118794 n_rd=99814 n_rd_L2_A=0 n_write=0 n_wr_bk=47490 bw_util=0.2708
n_activity=343225 dram_eff=0.4292
bk0: 6440a 320430i bk1: 6445a 321667i bk2: 6243a 327826i bk3: 6180a 332611i bk4: 6018a 336593i bk5: 6080a 334345i bk6: 6167a 319617i bk7: 6146a 324217i bk8: 6295a 324945i bk9: 6318a 322045i bk10: 6283a 323356i bk11: 6234a 324965i bk12: 6250a 320701i bk13: 6216a 324773i bk14: 6228a 324887i bk15: 6271a 322616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466598
Row_Buffer_Locality_read = 0.498958
Row_Buffer_Locality_write = 0.296417
Bank_Level_Parallism = 11.116273
Bank_Level_Parallism_Col = 6.298030
Bank_Level_Parallism_Ready = 2.170423
write_to_read_ratio_blp_rw_average = 0.459455
GrpLevelPara = 3.210099 

BW Util details:
bwutil = 0.270764 
total_CMD = 544030 
util_bw = 147304 
Wasted_Col = 165957 
Wasted_Row = 12179 
Idle = 218590 

BW Util Bottlenecks: 
RCDc_limit = 325307 
RCDWRc_limit = 68271 
WTRc_limit = 88439 
RTWc_limit = 513390 
CCDLc_limit = 101678 
rwq = 0 
CCDLc_limit_alone = 61175 
WTRc_limit_alone = 81098 
RTWc_limit_alone = 480228 

Commands details: 
total_CMD = 544030 
n_nop = 329224 
Read = 99814 
Write = 0 
L2_Alloc = 0 
L2_WB = 47490 
n_act = 63365 
n_pre = 63349 
n_ref = 0 
n_req = 118794 
total_req = 147304 

Dual Bus Interface Util: 
issued_total_row = 126714 
issued_total_col = 147304 
Row_Bus_Util =  0.232917 
CoL_Bus_Util = 0.270764 
Either_Row_CoL_Bus_Util = 0.394842 
Issued_on_Two_Bus_Simul_Util = 0.108840 
issued_two_Eff = 0.275653 
queue_avg = 25.872868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8729
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330906 n_act=62810 n_pre=62794 n_ref_event=0 n_req=118105 n_rd=99246 n_rd_L2_A=0 n_write=0 n_wr_bk=47193 bw_util=0.2692
n_activity=343609 dram_eff=0.4262
bk0: 6267a 327430i bk1: 6360a 327908i bk2: 6274a 323906i bk3: 6148a 335302i bk4: 5943a 344987i bk5: 5951a 341580i bk6: 6071a 326767i bk7: 6165a 324502i bk8: 6289a 327219i bk9: 6458a 321058i bk10: 6313a 327180i bk11: 6238a 322069i bk12: 6097a 327165i bk13: 6126a 330887i bk14: 6344a 321272i bk15: 6202a 325383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468185
Row_Buffer_Locality_read = 0.501713
Row_Buffer_Locality_write = 0.291744
Bank_Level_Parallism = 10.978640
Bank_Level_Parallism_Col = 6.234653
Bank_Level_Parallism_Ready = 2.170043
write_to_read_ratio_blp_rw_average = 0.453199
GrpLevelPara = 3.184736 

BW Util details:
bwutil = 0.269174 
total_CMD = 544030 
util_bw = 146439 
Wasted_Col = 165652 
Wasted_Row = 12901 
Idle = 219038 

BW Util Bottlenecks: 
RCDc_limit = 321386 
RCDWRc_limit = 68374 
WTRc_limit = 90003 
RTWc_limit = 502180 
CCDLc_limit = 100259 
rwq = 0 
CCDLc_limit_alone = 60513 
WTRc_limit_alone = 82472 
RTWc_limit_alone = 469965 

Commands details: 
total_CMD = 544030 
n_nop = 330906 
Read = 99246 
Write = 0 
L2_Alloc = 0 
L2_WB = 47193 
n_act = 62810 
n_pre = 62794 
n_ref = 0 
n_req = 118105 
total_req = 146439 

Dual Bus Interface Util: 
issued_total_row = 125604 
issued_total_col = 146439 
Row_Bus_Util =  0.230877 
CoL_Bus_Util = 0.269174 
Either_Row_CoL_Bus_Util = 0.391750 
Issued_on_Two_Bus_Simul_Util = 0.108301 
issued_two_Eff = 0.276454 
queue_avg = 25.263521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2635
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=330687 n_act=63136 n_pre=63120 n_ref_event=0 n_req=117536 n_rd=98830 n_rd_L2_A=0 n_write=0 n_wr_bk=46815 bw_util=0.2677
n_activity=344063 dram_eff=0.4233
bk0: 6373a 325072i bk1: 6352a 323860i bk2: 6180a 332850i bk3: 6091a 333297i bk4: 6046a 338108i bk5: 5970a 339004i bk6: 6161a 323945i bk7: 6074a 326384i bk8: 6231a 328813i bk9: 6304a 325562i bk10: 6234a 323817i bk11: 6201a 326037i bk12: 6148a 327902i bk13: 6159a 325825i bk14: 6143a 328638i bk15: 6163a 329570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.462837
Row_Buffer_Locality_read = 0.497015
Row_Buffer_Locality_write = 0.282262
Bank_Level_Parallism = 10.964571
Bank_Level_Parallism_Col = 6.181207
Bank_Level_Parallism_Ready = 2.159072
write_to_read_ratio_blp_rw_average = 0.452611
GrpLevelPara = 3.176337 

BW Util details:
bwutil = 0.267715 
total_CMD = 544030 
util_bw = 145645 
Wasted_Col = 166240 
Wasted_Row = 13101 
Idle = 219044 

BW Util Bottlenecks: 
RCDc_limit = 325245 
RCDWRc_limit = 68518 
WTRc_limit = 90293 
RTWc_limit = 494690 
CCDLc_limit = 99468 
rwq = 0 
CCDLc_limit_alone = 60600 
WTRc_limit_alone = 82763 
RTWc_limit_alone = 463352 

Commands details: 
total_CMD = 544030 
n_nop = 330687 
Read = 98830 
Write = 0 
L2_Alloc = 0 
L2_WB = 46815 
n_act = 63136 
n_pre = 63120 
n_ref = 0 
n_req = 117536 
total_req = 145645 

Dual Bus Interface Util: 
issued_total_row = 126256 
issued_total_col = 145645 
Row_Bus_Util =  0.232075 
CoL_Bus_Util = 0.267715 
Either_Row_CoL_Bus_Util = 0.392153 
Issued_on_Two_Bus_Simul_Util = 0.107637 
issued_two_Eff = 0.274478 
queue_avg = 24.764189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7642
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544030 n_nop=329861 n_act=63219 n_pre=63203 n_ref_event=0 n_req=118319 n_rd=99401 n_rd_L2_A=0 n_write=0 n_wr_bk=47592 bw_util=0.2702
n_activity=345015 dram_eff=0.426
bk0: 6502a 322521i bk1: 6366a 322071i bk2: 6270a 328361i bk3: 6150a 329861i bk4: 6006a 337801i bk5: 5945a 338724i bk6: 6164a 322635i bk7: 6116a 317129i bk8: 6299a 324775i bk9: 6253a 326973i bk10: 6236a 327662i bk11: 6310a 323700i bk12: 6207a 325506i bk13: 6218a 326749i bk14: 6178a 323818i bk15: 6181a 326130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465690
Row_Buffer_Locality_read = 0.499271
Row_Buffer_Locality_write = 0.289248
Bank_Level_Parallism = 11.032638
Bank_Level_Parallism_Col = 6.259000
Bank_Level_Parallism_Ready = 2.178219
write_to_read_ratio_blp_rw_average = 0.454035
GrpLevelPara = 3.188518 

BW Util details:
bwutil = 0.270193 
total_CMD = 544030 
util_bw = 146993 
Wasted_Col = 166188 
Wasted_Row = 12977 
Idle = 217872 

BW Util Bottlenecks: 
RCDc_limit = 323280 
RCDWRc_limit = 68207 
WTRc_limit = 90249 
RTWc_limit = 505111 
CCDLc_limit = 101276 
rwq = 0 
CCDLc_limit_alone = 61386 
WTRc_limit_alone = 82664 
RTWc_limit_alone = 472806 

Commands details: 
total_CMD = 544030 
n_nop = 329861 
Read = 99401 
Write = 0 
L2_Alloc = 0 
L2_WB = 47592 
n_act = 63219 
n_pre = 63203 
n_ref = 0 
n_req = 118319 
total_req = 146993 

Dual Bus Interface Util: 
issued_total_row = 126422 
issued_total_col = 146993 
Row_Bus_Util =  0.232381 
CoL_Bus_Util = 0.270193 
Either_Row_CoL_Bus_Util = 0.393671 
Issued_on_Two_Bus_Simul_Util = 0.108902 
issued_two_Eff = 0.276632 
queue_avg = 25.399216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174891, Miss = 92823, Miss_rate = 0.531, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[1]: Access = 175659, Miss = 93410, Miss_rate = 0.532, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[2]: Access = 174984, Miss = 92989, Miss_rate = 0.531, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[3]: Access = 174627, Miss = 93164, Miss_rate = 0.534, Pending_hits = 286, Reservation_fails = 552
L2_cache_bank[4]: Access = 174693, Miss = 93163, Miss_rate = 0.533, Pending_hits = 271, Reservation_fails = 526
L2_cache_bank[5]: Access = 174357, Miss = 92495, Miss_rate = 0.530, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[6]: Access = 174427, Miss = 92947, Miss_rate = 0.533, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[7]: Access = 175039, Miss = 93408, Miss_rate = 0.534, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[8]: Access = 174663, Miss = 92263, Miss_rate = 0.528, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[9]: Access = 175667, Miss = 92573, Miss_rate = 0.527, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[10]: Access = 174083, Miss = 92662, Miss_rate = 0.532, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[11]: Access = 289182, Miss = 185662, Miss_rate = 0.642, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[12]: Access = 174388, Miss = 92505, Miss_rate = 0.530, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[13]: Access = 174293, Miss = 92730, Miss_rate = 0.532, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[14]: Access = 174539, Miss = 92905, Miss_rate = 0.532, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[15]: Access = 175391, Miss = 93470, Miss_rate = 0.533, Pending_hits = 339, Reservation_fails = 48
L2_cache_bank[16]: Access = 174791, Miss = 92403, Miss_rate = 0.529, Pending_hits = 250, Reservation_fails = 446
L2_cache_bank[17]: Access = 175231, Miss = 92898, Miss_rate = 0.530, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[18]: Access = 174053, Miss = 91676, Miss_rate = 0.527, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[19]: Access = 174499, Miss = 93040, Miss_rate = 0.533, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[20]: Access = 174071, Miss = 92171, Miss_rate = 0.530, Pending_hits = 273, Reservation_fails = 69
L2_cache_bank[21]: Access = 174351, Miss = 92789, Miss_rate = 0.532, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[22]: Access = 174192, Miss = 91999, Miss_rate = 0.528, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[23]: Access = 174912, Miss = 93523, Miss_rate = 0.535, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[24]: Access = 174149, Miss = 92427, Miss_rate = 0.531, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[25]: Access = 174869, Miss = 93226, Miss_rate = 0.533, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[26]: Access = 174148, Miss = 91822, Miss_rate = 0.527, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[27]: Access = 174571, Miss = 92829, Miss_rate = 0.532, Pending_hits = 260, Reservation_fails = 14
L2_cache_bank[28]: Access = 175230, Miss = 93360, Miss_rate = 0.533, Pending_hits = 343, Reservation_fails = 53
L2_cache_bank[29]: Access = 175127, Miss = 94412, Miss_rate = 0.539, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[30]: Access = 174231, Miss = 92363, Miss_rate = 0.530, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[31]: Access = 174907, Miss = 93498, Miss_rate = 0.535, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[32]: Access = 174640, Miss = 93153, Miss_rate = 0.533, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[33]: Access = 174993, Miss = 93070, Miss_rate = 0.532, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[34]: Access = 175152, Miss = 93542, Miss_rate = 0.534, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[35]: Access = 175289, Miss = 93016, Miss_rate = 0.531, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[36]: Access = 174743, Miss = 92854, Miss_rate = 0.531, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[37]: Access = 175155, Miss = 92818, Miss_rate = 0.530, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[38]: Access = 174443, Miss = 92670, Miss_rate = 0.531, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[39]: Access = 174982, Miss = 92630, Miss_rate = 0.529, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[40]: Access = 175024, Miss = 93220, Miss_rate = 0.533, Pending_hits = 307, Reservation_fails = 149
L2_cache_bank[41]: Access = 174948, Miss = 93995, Miss_rate = 0.537, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[42]: Access = 174778, Miss = 92701, Miss_rate = 0.530, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[43]: Access = 174893, Miss = 93376, Miss_rate = 0.534, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[44]: Access = 174236, Miss = 92729, Miss_rate = 0.532, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[45]: Access = 174778, Miss = 93103, Miss_rate = 0.533, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[46]: Access = 174603, Miss = 93489, Miss_rate = 0.535, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[47]: Access = 175302, Miss = 94688, Miss_rate = 0.540, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[48]: Access = 175241, Miss = 92966, Miss_rate = 0.531, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[49]: Access = 174462, Miss = 92435, Miss_rate = 0.530, Pending_hits = 294, Reservation_fails = 39
L2_cache_bank[50]: Access = 174321, Miss = 92742, Miss_rate = 0.532, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[51]: Access = 174627, Miss = 92799, Miss_rate = 0.531, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[52]: Access = 174960, Miss = 92867, Miss_rate = 0.531, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[53]: Access = 174791, Miss = 92486, Miss_rate = 0.529, Pending_hits = 287, Reservation_fails = 656
L2_cache_bank[54]: Access = 174762, Miss = 92469, Miss_rate = 0.529, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[55]: Access = 175562, Miss = 92992, Miss_rate = 0.530, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[56]: Access = 174674, Miss = 93151, Miss_rate = 0.533, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[57]: Access = 175210, Miss = 93411, Miss_rate = 0.533, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[58]: Access = 174633, Miss = 92494, Miss_rate = 0.530, Pending_hits = 284, Reservation_fails = 49
L2_cache_bank[59]: Access = 175151, Miss = 93010, Miss_rate = 0.531, Pending_hits = 280, Reservation_fails = 16
L2_cache_bank[60]: Access = 175069, Miss = 92596, Miss_rate = 0.529, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[61]: Access = 174491, Miss = 92476, Miss_rate = 0.530, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[62]: Access = 174598, Miss = 92977, Miss_rate = 0.533, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[63]: Access = 174772, Miss = 93062, Miss_rate = 0.532, Pending_hits = 260, Reservation_fails = 0
L2_total_cache_accesses = 11299498
L2_total_cache_misses = 6039592
L2_total_cache_miss_rate = 0.5345
L2_total_cache_pending_hits = 18920
L2_total_cache_reservation_fails = 2617
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4298042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1453104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1724539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14154
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 942944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 445251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2416698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7503993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3809659
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2454
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=11299498
icnt_total_pkts_simt_to_mem=11299498
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11299498
Req_Network_cycles = 724527
Req_Network_injected_packets_per_cycle =      15.5957 
Req_Network_conflicts_per_cycle =      42.8638
Req_Network_conflicts_per_cycle_util =      52.2866
Req_Bank_Level_Parallism =      19.0241
Req_Network_in_buffer_full_per_cycle =     321.4820
Req_Network_in_buffer_avg_util =     319.6489
Req_Network_out_buffer_full_per_cycle =       0.6119
Req_Network_out_buffer_avg_util =      53.9919

Reply_Network_injected_packets_num = 11299498
Reply_Network_cycles = 724527
Reply_Network_injected_packets_per_cycle =       15.5957
Reply_Network_conflicts_per_cycle =       13.0130
Reply_Network_conflicts_per_cycle_util =      15.9340
Reply_Bank_Level_Parallism =      19.0964
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.1590
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1949
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 1 min, 20 sec (36080 sec)
gpgpu_simulation_rate = 12510 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 19124
gpu_sim_insn = 17178106
gpu_ipc =     898.2486
gpu_tot_sim_cycle = 743651
gpu_tot_sim_insn = 468539463
gpu_tot_ipc =     630.0529
gpu_tot_issued_cta = 39080
gpu_occupancy = 26.3888% 
gpu_tot_occupancy = 59.7267% 
max_total_param_size = 0
gpu_stall_dramfull = 7224125
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       4.2367
partiton_level_parallism_total  =      15.3036
partiton_level_parallism_util =       5.8767
partiton_level_parallism_util_total  =      19.6480
L2_BW  =     153.4690 GB/Sec
L2_BW_total  =     554.3568 GB/Sec
gpu_total_sim_rate=12822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 286817, Miss = 153220, Miss_rate = 0.534, Pending_hits = 3276, Reservation_fails = 7892853
	L1D_cache_core[1]: Access = 286788, Miss = 153095, Miss_rate = 0.534, Pending_hits = 3272, Reservation_fails = 7840241
	L1D_cache_core[2]: Access = 254330, Miss = 134672, Miss_rate = 0.530, Pending_hits = 2261, Reservation_fails = 7933117
	L1D_cache_core[3]: Access = 247164, Miss = 130902, Miss_rate = 0.530, Pending_hits = 2113, Reservation_fails = 7913365
	L1D_cache_core[4]: Access = 250465, Miss = 132690, Miss_rate = 0.530, Pending_hits = 2144, Reservation_fails = 7922697
	L1D_cache_core[5]: Access = 247506, Miss = 131145, Miss_rate = 0.530, Pending_hits = 2156, Reservation_fails = 7829417
	L1D_cache_core[6]: Access = 259599, Miss = 138307, Miss_rate = 0.533, Pending_hits = 2363, Reservation_fails = 7836372
	L1D_cache_core[7]: Access = 263490, Miss = 140542, Miss_rate = 0.533, Pending_hits = 2362, Reservation_fails = 7629632
	L1D_cache_core[8]: Access = 264408, Miss = 141459, Miss_rate = 0.535, Pending_hits = 2361, Reservation_fails = 7950266
	L1D_cache_core[9]: Access = 268630, Miss = 143332, Miss_rate = 0.534, Pending_hits = 2336, Reservation_fails = 7885657
	L1D_cache_core[10]: Access = 255613, Miss = 136024, Miss_rate = 0.532, Pending_hits = 2154, Reservation_fails = 7688832
	L1D_cache_core[11]: Access = 249410, Miss = 132352, Miss_rate = 0.531, Pending_hits = 2194, Reservation_fails = 7747591
	L1D_cache_core[12]: Access = 253539, Miss = 133983, Miss_rate = 0.528, Pending_hits = 2124, Reservation_fails = 7911868
	L1D_cache_core[13]: Access = 246637, Miss = 130950, Miss_rate = 0.531, Pending_hits = 2077, Reservation_fails = 7692184
	L1D_cache_core[14]: Access = 249189, Miss = 131974, Miss_rate = 0.530, Pending_hits = 2014, Reservation_fails = 7634418
	L1D_cache_core[15]: Access = 253224, Miss = 134003, Miss_rate = 0.529, Pending_hits = 2210, Reservation_fails = 7620975
	L1D_cache_core[16]: Access = 250727, Miss = 132118, Miss_rate = 0.527, Pending_hits = 2043, Reservation_fails = 7571395
	L1D_cache_core[17]: Access = 246612, Miss = 130487, Miss_rate = 0.529, Pending_hits = 2099, Reservation_fails = 7656312
	L1D_cache_core[18]: Access = 250162, Miss = 132234, Miss_rate = 0.529, Pending_hits = 2056, Reservation_fails = 7631098
	L1D_cache_core[19]: Access = 250338, Miss = 132548, Miss_rate = 0.529, Pending_hits = 2197, Reservation_fails = 7690050
	L1D_cache_core[20]: Access = 250381, Miss = 132587, Miss_rate = 0.530, Pending_hits = 2215, Reservation_fails = 7660664
	L1D_cache_core[21]: Access = 248069, Miss = 131495, Miss_rate = 0.530, Pending_hits = 2148, Reservation_fails = 7654533
	L1D_cache_core[22]: Access = 247799, Miss = 131246, Miss_rate = 0.530, Pending_hits = 2146, Reservation_fails = 7675120
	L1D_cache_core[23]: Access = 250411, Miss = 132616, Miss_rate = 0.530, Pending_hits = 2228, Reservation_fails = 7718606
	L1D_cache_core[24]: Access = 246759, Miss = 130861, Miss_rate = 0.530, Pending_hits = 2145, Reservation_fails = 7501622
	L1D_cache_core[25]: Access = 248260, Miss = 131356, Miss_rate = 0.529, Pending_hits = 2087, Reservation_fails = 7667257
	L1D_cache_core[26]: Access = 246643, Miss = 130535, Miss_rate = 0.529, Pending_hits = 2081, Reservation_fails = 7689466
	L1D_cache_core[27]: Access = 247593, Miss = 131324, Miss_rate = 0.530, Pending_hits = 2263, Reservation_fails = 7498701
	L1D_cache_core[28]: Access = 249288, Miss = 132035, Miss_rate = 0.530, Pending_hits = 2225, Reservation_fails = 7692640
	L1D_cache_core[29]: Access = 248176, Miss = 131525, Miss_rate = 0.530, Pending_hits = 2164, Reservation_fails = 7470933
	L1D_cache_core[30]: Access = 249404, Miss = 132262, Miss_rate = 0.530, Pending_hits = 2135, Reservation_fails = 7623607
	L1D_cache_core[31]: Access = 250211, Miss = 132688, Miss_rate = 0.530, Pending_hits = 2140, Reservation_fails = 7643021
	L1D_cache_core[32]: Access = 250653, Miss = 132816, Miss_rate = 0.530, Pending_hits = 2209, Reservation_fails = 7526426
	L1D_cache_core[33]: Access = 246407, Miss = 130426, Miss_rate = 0.529, Pending_hits = 2178, Reservation_fails = 7665985
	L1D_cache_core[34]: Access = 246405, Miss = 130970, Miss_rate = 0.532, Pending_hits = 2188, Reservation_fails = 7378362
	L1D_cache_core[35]: Access = 246644, Miss = 130301, Miss_rate = 0.528, Pending_hits = 2120, Reservation_fails = 7614188
	L1D_cache_core[36]: Access = 247339, Miss = 131221, Miss_rate = 0.531, Pending_hits = 2177, Reservation_fails = 7484430
	L1D_cache_core[37]: Access = 248086, Miss = 131204, Miss_rate = 0.529, Pending_hits = 2119, Reservation_fails = 7711225
	L1D_cache_core[38]: Access = 249428, Miss = 132147, Miss_rate = 0.530, Pending_hits = 2121, Reservation_fails = 7658275
	L1D_cache_core[39]: Access = 249104, Miss = 132764, Miss_rate = 0.533, Pending_hits = 2297, Reservation_fails = 7623880
	L1D_cache_core[40]: Access = 244845, Miss = 129612, Miss_rate = 0.529, Pending_hits = 2063, Reservation_fails = 7573775
	L1D_cache_core[41]: Access = 248839, Miss = 131899, Miss_rate = 0.530, Pending_hits = 2164, Reservation_fails = 7619172
	L1D_cache_core[42]: Access = 245033, Miss = 129564, Miss_rate = 0.529, Pending_hits = 2150, Reservation_fails = 7404056
	L1D_cache_core[43]: Access = 252459, Miss = 133553, Miss_rate = 0.529, Pending_hits = 2200, Reservation_fails = 7574249
	L1D_cache_core[44]: Access = 247406, Miss = 131487, Miss_rate = 0.531, Pending_hits = 2173, Reservation_fails = 7576623
	L1D_cache_core[45]: Access = 247140, Miss = 130630, Miss_rate = 0.529, Pending_hits = 2102, Reservation_fails = 7716692
	L1D_cache_core[46]: Access = 251124, Miss = 133162, Miss_rate = 0.530, Pending_hits = 2236, Reservation_fails = 7728130
	L1D_cache_core[47]: Access = 245366, Miss = 130238, Miss_rate = 0.531, Pending_hits = 2157, Reservation_fails = 7346951
	L1D_cache_core[48]: Access = 248737, Miss = 131560, Miss_rate = 0.529, Pending_hits = 2130, Reservation_fails = 7637899
	L1D_cache_core[49]: Access = 250840, Miss = 132878, Miss_rate = 0.530, Pending_hits = 2165, Reservation_fails = 7604593
	L1D_cache_core[50]: Access = 249376, Miss = 132304, Miss_rate = 0.531, Pending_hits = 2148, Reservation_fails = 7637266
	L1D_cache_core[51]: Access = 251390, Miss = 133554, Miss_rate = 0.531, Pending_hits = 2253, Reservation_fails = 7701288
	L1D_cache_core[52]: Access = 247384, Miss = 130842, Miss_rate = 0.529, Pending_hits = 2106, Reservation_fails = 7714293
	L1D_cache_core[53]: Access = 248588, Miss = 131985, Miss_rate = 0.531, Pending_hits = 2218, Reservation_fails = 7654945
	L1D_cache_core[54]: Access = 248902, Miss = 131871, Miss_rate = 0.530, Pending_hits = 2222, Reservation_fails = 7707523
	L1D_cache_core[55]: Access = 249834, Miss = 132004, Miss_rate = 0.528, Pending_hits = 2165, Reservation_fails = 7498744
	L1D_cache_core[56]: Access = 249837, Miss = 132392, Miss_rate = 0.530, Pending_hits = 2193, Reservation_fails = 7553731
	L1D_cache_core[57]: Access = 250972, Miss = 133137, Miss_rate = 0.530, Pending_hits = 2222, Reservation_fails = 7793516
	L1D_cache_core[58]: Access = 248210, Miss = 131665, Miss_rate = 0.530, Pending_hits = 2224, Reservation_fails = 7630093
	L1D_cache_core[59]: Access = 248582, Miss = 131708, Miss_rate = 0.530, Pending_hits = 2120, Reservation_fails = 7607248
	L1D_cache_core[60]: Access = 249931, Miss = 132455, Miss_rate = 0.530, Pending_hits = 2157, Reservation_fails = 7800042
	L1D_cache_core[61]: Access = 250924, Miss = 132926, Miss_rate = 0.530, Pending_hits = 2211, Reservation_fails = 7596693
	L1D_cache_core[62]: Access = 252282, Miss = 133316, Miss_rate = 0.528, Pending_hits = 2137, Reservation_fails = 7563071
	L1D_cache_core[63]: Access = 249911, Miss = 131956, Miss_rate = 0.528, Pending_hits = 2099, Reservation_fails = 7797253
	L1D_cache_core[64]: Access = 256037, Miss = 135556, Miss_rate = 0.529, Pending_hits = 2235, Reservation_fails = 7551516
	L1D_cache_core[65]: Access = 245558, Miss = 130592, Miss_rate = 0.532, Pending_hits = 2301, Reservation_fails = 7631260
	L1D_cache_core[66]: Access = 248224, Miss = 132354, Miss_rate = 0.533, Pending_hits = 2216, Reservation_fails = 7887019
	L1D_cache_core[67]: Access = 246176, Miss = 130852, Miss_rate = 0.532, Pending_hits = 2237, Reservation_fails = 7988110
	L1D_cache_core[68]: Access = 248694, Miss = 131886, Miss_rate = 0.530, Pending_hits = 2149, Reservation_fails = 7844210
	L1D_cache_core[69]: Access = 256078, Miss = 135250, Miss_rate = 0.528, Pending_hits = 2147, Reservation_fails = 7863312
	L1D_cache_core[70]: Access = 266586, Miss = 140588, Miss_rate = 0.527, Pending_hits = 2282, Reservation_fails = 7918009
	L1D_cache_core[71]: Access = 265557, Miss = 140074, Miss_rate = 0.527, Pending_hits = 2364, Reservation_fails = 8157286
	L1D_cache_core[72]: Access = 267914, Miss = 141180, Miss_rate = 0.527, Pending_hits = 2324, Reservation_fails = 8240254
	L1D_cache_core[73]: Access = 256741, Miss = 134942, Miss_rate = 0.526, Pending_hits = 2103, Reservation_fails = 8010399
	L1D_cache_core[74]: Access = 246889, Miss = 130851, Miss_rate = 0.530, Pending_hits = 2222, Reservation_fails = 8076591
	L1D_cache_core[75]: Access = 247122, Miss = 131102, Miss_rate = 0.531, Pending_hits = 2131, Reservation_fails = 7770835
	L1D_cache_core[76]: Access = 249646, Miss = 132906, Miss_rate = 0.532, Pending_hits = 2232, Reservation_fails = 7892486
	L1D_cache_core[77]: Access = 248411, Miss = 131851, Miss_rate = 0.531, Pending_hits = 2209, Reservation_fails = 7821026
	L1D_cache_core[78]: Access = 285790, Miss = 153698, Miss_rate = 0.538, Pending_hits = 3516, Reservation_fails = 7898515
	L1D_cache_core[79]: Access = 286895, Miss = 153073, Miss_rate = 0.534, Pending_hits = 3376, Reservation_fails = 7787280
	L1D_total_cache_accesses = 20201938
	L1D_total_cache_misses = 10711869
	L1D_total_cache_miss_rate = 0.5302
	L1D_total_cache_pending_hits = 179257
	L1D_total_cache_reservation_fails = 617013235
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8644104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5017809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 526065825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2503280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177314
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 666708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3167093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90947410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16519821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3859431

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 526065825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 90947410
ctas_completed 39080, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1457, 1454, 1205, 1288, 1253, 1170, 1245, 1236, 1442, 1234, 1363, 1488, 1234, 1361, 1289, 1381, 957, 978, 1125, 822, 986, 948, 1221, 863, 1103, 1072, 1063, 999, 1092, 1042, 1019, 822, 1097, 983, 765, 786, 920, 882, 733, 919, 746, 963, 954, 890, 1068, 754, 840, 1037, 282, 239, 229, 239, 218, 239, 240, 272, 228, 239, 239, 229, 249, 208, 250, 228, 
gpgpu_n_tot_thrd_icount = 1068025856
gpgpu_n_tot_w_icount = 33375808
gpgpu_n_stall_shd_mem = 196350928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7521089
gpgpu_n_mem_write_global = 3859431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 39634481
gpgpu_n_store_insn = 8843872
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 120053760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195908485
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442443
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:606042393	W0_Idle:215763680	W0_Scoreboard:551986171	W1:5874939	W2:3039360	W3:2125963	W4:1706250	W5:1343158	W6:1023981	W7:768182	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11878640
single_issue_nums: WS0:8347622	WS1:8336699	WS2:8352046	WS3:8339441	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60168712 {8:7521089,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154377240 {40:3859431,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 300843560 {40:7521089,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30875448 {8:3859431,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2933 
max_icnt2sh_latency = 3227 
averagemflatency = 3076 
avg_icnt2mem_latency = 2635 
avg_mrq_latency = 156 
avg_icnt2sh_latency = 27 
mrq_lat_table:447130 	232459 	108126 	133043 	241692 	415970 	610324 	798225 	619345 	195218 	12258 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353578 	547569 	582211 	4686003 	2789967 	1489451 	852156 	79585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	485840 	276918 	172487 	121216 	337412 	604531 	5088339 	2236098 	1378834 	607468 	71377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5604941 	2434126 	1492259 	688392 	429529 	392517 	149688 	63120 	52847 	65255 	7846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	105 	80 	74 	254 	261 	308 	183 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65 
dram[1]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        65 
dram[4]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64        64 
dram[5]:        64        64        64        65        65        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[8]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[12]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[17]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        65        65 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        65 
dram[20]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        65 
dram[25]:        64        64        64        65        64        66        64        64        64        64        64        64        64        64        64        66 
dram[26]:        64        64        64        65        64        65        64        64        64        64        65        64        64        64        64        65 
dram[27]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[30]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      9938      7482     15195     11287     12214     14180     11110     15114      8779     12085      9803 
dram[1]:     10932      7034     14175      9345      9055      8081     10123     10158     11783     11331     10145     14913      5934     10995     10953     15597 
dram[2]:     15202     11813     13194     14251     19251     11144     14556     13002     11852     12713     15179     11798      9582     10802      9407      7862 
dram[3]:     13794      8810     17987      7641      8840     10548     10173      9876     17265     12857     17457     14733     10525     14554     11647     14339 
dram[4]:      9501     12788      7923     12023      9762      9705     10879     10710     11412     14460     12574     23223     12375     12143     10885      8650 
dram[5]:     12306      8764      6733     14184     10429      9051     11897      9466      8545     10785     12057     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     11148     14696     13251      9534     10854      6780     14992     11367     13471     10189     11853     11878 
dram[7]:      9093     11314      9806     10870     16611     14619     14139     11862     14407     16343     15362     19304     17366     13153      9854      9594 
dram[8]:     17150     12178     12928      8281     16192     10373     11706     11415     10196     15163     14604     16238     10132     14467     11529     11693 
dram[9]:      8668      8180      9530      9433     16667     11596     12618      8334     11377      7552     15213     14938     14761      8297     13166      8103 
dram[10]:      8431     17243     13908     14642      9982     18729     15245      7790      9207      8054     15696     12478     15341     17202     10808     16391 
dram[11]:     14249      8087      9986     11734      9051     16934     11762     17748     14301     15032     12946     15386     11531     16213     18797     11357 
dram[12]:     10584      7836      9649      8325     17205     10705     14555     10877     11834     10021     11151     11589     15866     19833     13411      8063 
dram[13]:      7936     11397     10546      9467     10467     12204     11573      9517     11857     10212      8069     11596      8958     10528      9136     13138 
dram[14]:     10401      9711     18151      8541     14937     15452      7205      9498     10723     12188     14382     12501      9755     11086      6960      9500 
dram[15]:     10461     10280      9494     10569      9234     10640     10929      9204     13476     16414      9196     15280     12317     13501     11626     10782 
dram[16]:      6985     12738      9412      9336     10399     11629      7208      7586     15103     11574     17898     15511     11374     11223      9124     10967 
dram[17]:      8365      7868      7230     10438     10263     12760      9357      8916     14967     10596     14550     13342     17257     10188     15517     17449 
dram[18]:      7753     11382     12200      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928     11867      9065      9638 
dram[19]:     10767      9145      6711      9525     11801     15552     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      9609     14556      7213     12625     11421     10310     13096     11623      9732     11788     16310      9333 
dram[21]:      8035     15714      9064     10838      9553     12045     11091     10103     20187     13437     16190     10743     16289      8818      8612     12159 
dram[22]:     11240     12187     20667     12902     12244     10200     11319     11023     10809     11399      9601     11737      9284      8622     13225     13050 
dram[23]:     11968     11164      9456     12440      8767     11167     11409      9899     13335     10677     11528     12645     12116     11875     10285      6442 
dram[24]:     11416     10416     13274      7988     11125     12428     11917     13250     10012     13182     10461     10946     11614     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     11628     10925      7459      9645     13084     10757     11525     11025     11511      8555      8481     10783 
dram[26]:      9090      8480      9854     14426     10838     13762     12987      9301      9645     10011     22158     15940     11324     12486     10738     10712 
dram[27]:      9014      7259     16752      9347     12629      9298     10915      9416      6924     11963     13122     12858     12116      7506     10205      9452 
dram[28]:     11191      9450     20581     10957      9635     17029     12787     12784     13707     15431     15114     21269      8720     13226      9234     12733 
dram[29]:      9812     11772      9768     12778     10584     16554     11324      9205     14467     17973     18222     13990     11834     16883     10710     10276 
dram[30]:     15652     14178     12713     11662     14118     13159     12400     10312     14129     13324      9199     13049     10585      7089     11773      7655 
dram[31]:      9360      9486     11145     16430     10334     13347     11161      9167     14689     16241     17854     17460      9349      9277     13742     14013 
average row accesses per activate:
dram[0]:  1.867174  1.912925  1.880337  1.898228  1.906709  1.871680  1.815606  1.870951  1.895906  1.864832  1.891337  1.858132  1.883032  1.910391  1.904161  1.885155 
dram[1]:  1.909343  1.897397  1.882248  1.876881  1.960714  1.868035  1.817296  1.835682  1.894922  1.896518  1.893654  1.882018  1.879159  1.866114  1.912060  1.868677 
dram[2]:  1.925575  1.896758  1.897051  1.863498  1.902139  1.884008  1.866389  1.842251  1.910440  1.894115  1.889594  1.904370  1.876574  1.884811  1.878043  1.844082 
dram[3]:  1.911860  1.926471  1.892399  1.894657  1.913394  1.904888  1.799206  1.850841  1.916224  1.868971  1.900960  1.883210  1.905282  1.923960  1.875900  1.890914 
dram[4]:  1.903145  1.892135  1.898301  1.914855  1.859995  1.868567  1.836309  1.874677  1.899900  1.884826  1.884912  1.861676  1.884830  1.878947  1.875780  1.880467 
dram[5]:  1.897687  1.921520  1.883657  1.911523  1.935305  1.889655  1.822973  1.867944  1.924785  1.896424  1.907463  1.872213  1.862532  1.844845  1.883978  1.849478 
dram[6]:  1.894135  1.870393  1.895780  1.871665  1.883981  1.884595  1.811345  1.880727  1.890256  1.918810  1.896156  1.897468  1.867166  1.893562  1.914003  1.865152 
dram[7]:  1.926489  1.904008  1.873303  1.940658  1.882369  1.879013  1.825265  1.868367  1.927804  1.906570  1.905806  1.916015  1.875062  1.886455  1.841324  1.885945 
dram[8]:  1.892918  1.902044  1.836967  1.893171  1.886718  1.886883  1.861316  1.855488  1.885201  1.922208  1.857036  1.872972  1.878635  1.885500  1.896465  1.894657 
dram[9]:  1.909475  1.931617  1.875699  1.863340  1.957174  1.886609  1.857032  1.854416  1.938796  1.913763  1.852337  1.870579  1.834029  1.884974  1.875251  1.859287 
dram[10]:  1.922366  1.907496  1.898837  1.889659  1.907225  1.919860  1.848500  1.858961  1.871024  1.893071  1.876142  1.872800  1.856783  1.896595  1.864607  1.861139 
dram[11]:  1.937984  1.906907  1.868539  1.885648  1.906029  1.920890  1.884536  1.878734  1.891933  1.939787  1.866733  1.892122  1.897172  1.897514  1.904204  1.892086 
dram[12]:  1.924566  1.876679  1.861619  1.864631  1.900899  1.900265  1.842025  1.836386  1.894384  1.884663  1.860356  1.885184  1.907066  1.869576  1.877696  1.853532 
dram[13]:  1.887848  1.910876  1.868569  1.911429  1.879828  1.859756  1.852579  1.858925  1.881913  1.864473  1.895260  1.866420  1.875350  1.868611  1.881936  1.852741 
dram[14]:  1.905343  1.899489  1.886462  1.902526  1.899895  1.887161  1.818680  1.881609  1.859619  1.883624  1.875921  1.879196  1.872686  1.893243  1.870832  1.875845 
dram[15]:  1.878618  1.849199  1.846077  1.864682  1.867438  1.817692  1.795853  1.814614  1.834909  1.852210  1.825624  1.833127  1.872704  1.839075  1.848731  1.820836 
dram[16]:  1.911904  1.941383  1.928700  1.886768  1.868469  1.918710  1.839456  1.840739  1.905157  1.894968  1.884289  1.877131  1.853913  1.900127  1.870334  1.865252 
dram[17]:  1.928985  1.907489  1.911570  1.892657  1.893001  1.894372  1.812855  1.870606  1.854258  1.868552  1.874752  1.885842  1.834158  1.845366  1.875527  1.874284 
dram[18]:  1.911339  1.908032  1.877220  1.897886  1.878435  1.899014  1.832182  1.850396  1.848014  1.891111  1.888056  1.868121  1.850628  1.853296  1.873080  1.886826 
dram[19]:  1.923463  1.900346  1.887729  1.895484  1.899151  1.900829  1.866344  1.909728  1.850411  1.872173  1.858165  1.890445  1.827151  1.871421  1.856366  1.882650 
dram[20]:  1.883819  1.938426  1.850838  1.878166  1.905455  1.875684  1.830804  1.846772  1.871870  1.877546  1.868893  1.865062  1.895287  1.867237  1.881546  1.900177 
dram[21]:  1.912827  1.891731  1.897364  1.896987  1.903846  1.906208  1.849783  1.858748  1.912154  1.872287  1.871119  1.896586  1.842914  1.868334  1.867558  1.869117 
dram[22]:  1.877965  1.884263  1.880928  1.859601  1.885220  1.871882  1.840840  1.823617  1.883904  1.861213  1.877945  1.878690  1.826215  1.852488  1.841242  1.861028 
dram[23]:  1.870826  1.860874  1.931542  1.844967  1.853071  1.842806  1.829988  1.814586  1.870984  1.854971  1.869704  1.841877  1.883709  1.830258  1.842683  1.886996 
dram[24]:  1.921926  1.931375  1.873986  1.870356  1.936915  1.884441  1.859676  1.853463  1.912241  1.906884  1.869672  1.850000  1.908391  1.885204  1.891530  1.891755 
dram[25]:  1.900025  1.888750  1.843850  1.881080  1.909115  1.893952  1.848631  1.843483  1.918741  1.907869  1.867029  1.887719  1.851368  1.861090  1.874402  1.853051 
dram[26]:  1.881088  1.895803  1.898718  1.859975  1.893645  1.931650  1.849620  1.860718  1.888889  1.920758  1.899595  1.882807  1.878788  1.882785  1.869965  1.881364 
dram[27]:  1.934650  1.912189  1.866499  1.831671  1.865466  1.898310  1.853246  1.884266  1.881420  1.884287  1.862128  1.885262  1.860159  1.845866  1.905627  1.877587 
dram[28]:  1.898968  1.918818  1.877767  1.877368  1.908262  1.908198  1.872184  1.871338  1.902335  1.891369  1.913763  1.869124  1.897590  1.879578  1.880642  1.858335 
dram[29]:  1.931043  1.930658  1.886849  1.907281  1.888318  1.886914  1.894545  1.877224  1.886961  1.925495  1.924861  1.846135  1.830635  1.889087  1.918316  1.897423 
dram[30]:  1.856726  1.884387  1.853622  1.849503  1.899306  1.879669  1.889915  1.858968  1.870343  1.921871  1.848018  1.881191  1.861662  1.919205  1.877060  1.864185 
dram[31]:  1.907131  1.881227  1.888580  1.864166  1.888177  1.868708  1.871821  1.878136  1.893532  1.914286  1.908563  1.874693  1.902439  1.857745  1.887959  1.887064 
average row locality = 3813999/2028104 = 1.880574
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6405      6485      6248      6380      6121      6111      6181      6159      6339      6370      6275      6285      6294      6258      6292      6283 
dram[1]:      6359      6349      6256      6361      6127      5998      6122      6092      6325      6397      6304      6342      6334      6241      6214      6259 
dram[2]:      6321      6411      6378      6259      6120      6158      6064      6150      6342      6316      6179      6333      6254      6221      6264      6249 
dram[3]:      6435      6502      6267      6372      6119      6125      6131      6071      6334      6273      6242      6388      6267      6299      6296      6262 
dram[4]:      6448      6368      6266      6277      6074      6074      6165      6072      6332      6336      6318      6231      6181      6281      6282      6323 
dram[5]:      6334      6457      6380      6289      5999      6130      6028      6162      6359      6445      6309      6230      6168      6256      6271      6235 
dram[6]:      6397      6355      6315      6286      6089      6184      6011      6155      6426      6360      6362      6302      6272      6204      6311      6274 
dram[7]:      6511      6434      6314      6355      6054      6070      6087      6128      6413      6402      6346      6327      6352      6272      6346      6254 
dram[8]:      6509      6384      6270      6172      6128      6083      6176      6177      6336      6396      6218      6242      6233      6277      6330      6237 
dram[9]:      6510      6446      6251      6320      6155      5995      6059      6134      6329      6382      6243      6230      6253      6246      6281      6308 
dram[10]:      6498      6384      6364      6292      6000      6090      6156      6111      6307      6344      6166      6222      6143      6252      6218      6186 
dram[11]:      6562      6416      6397      6254      6006      6124      6167      6269      6284      6376      6278      6308      6172      6222      6247      6171 
dram[12]:      6436      6484      6308      6231      6137      6149      6117      6146      6372      6428      6295      6272      6233      6173      6189      6234 
dram[13]:      6438      6380      6227      6262      6018      6005      6214      6152      6366      6334      6207      6325      6201      6271      6180      6124 
dram[14]:      6605      6565      6306      6328      6190      6153      6152      6259      6377      6448      6367      6375      6250      6293      6318      6284 
dram[15]:      6484      6381      6290      6334      6080      6084      6122      6196      6347      6402      6277      6175      6202      6224      6313      6185 
dram[16]:      6414      6536      6326      6317      6173      6155      6168      6238      6302      6484      6294      6245      6259      6273      6379      6322 
dram[17]:      6437      6543      6371      6336      6053      6105      6129      6190      6370      6287      6316      6271      6193      6175      6340      6304 
dram[18]:      6430      6470      6259      6328      6117      6120      6012      6069      6265      6397      6318      6285      6283      6153      6200      6215 
dram[19]:      6469      6463      6294      6255      6155      6085      6159      6169      6411      6354      6257      6310      6205      6222      6295      6229 
dram[20]:      6436      6361      6335      6319      6174      6170      6166      6191      6399      6381      6340      6424      6227      6199      6285      6302 
dram[21]:      6461      6407      6341      6282      6123      6134      6076      6112      6361      6262      6309      6377      6220      6097      6190      6200 
dram[22]:      6471      6377      6285      6389      6057      6095      6099      6212      6376      6408      6237      6308      6245      6226      6175      6254 
dram[23]:      6432      6408      6328      6416      6124      6146      6239      6195      6355      6431      6360      6376      6285      6268      6195      6280 
dram[24]:      6499      6407      6265      6206      6016      6027      6167      6249      6373      6389      6330      6271      6249      6183      6259      6259 
dram[25]:      6415      6341      6330      6300      6116      6095      6119      6141      6334      6407      6276      6297      6299      6194      6226      6219 
dram[26]:      6412      6541      6253      6359      6090      6039      6160      6197      6330      6458      6242      6320      6175      6210      6308      6280 
dram[27]:      6407      6468      6274      6224      6024      6085      6194      6262      6270      6289      6339      6363      6233      6178      6302      6297 
dram[28]:      6504      6509      6307      6244      6082      6144      6207      6186      6359      6382      6347      6298      6314      6280      6292      6335 
dram[29]:      6331      6424      6338      6212      6007      6015      6111      6205      6353      6522      6377      6302      6161      6190      6408      6266 
dram[30]:      6437      6416      6244      6155      6110      6034      6201      6114      6295      6368      6298      6265      6212      6223      6207      6227 
dram[31]:      6566      6430      6334      6214      6070      6009      6204      6156      6363      6317      6300      6374      6271      6282      6242      6245 
total dram reads = 3208893
bank skew: 6605/5995 = 1.10
chip skew: 101270/99704 = 1.02
number of total write accesses:
dram[0]:      2967      3093      2776      2843      2613      2633      2788      2796      3076      3181      3117      3099      2935      3025      3148      3088 
dram[1]:      3053      3030      2793      2829      2627      2606      2787      2879      3024      3120      3113      3181      2985      3055      3056      3041 
dram[2]:      3088      3017      2721      2722      2594      2531      2785      2810      3064      3067      3148      3146      3016      3023      3112      3071 
dram[3]:      3089      3052      2786      2798      2546      2658      2774      2891      3066      3127      3068      3128      3077      3092      3146      3017 
dram[4]:      3007      3049      2770      2841      2563      2602      2794      2810      3073      3094      3129      3096      3057      3096      3036      3095 
dram[5]:      3035      3101      2801      2895      2532      2562      2642      2793      3102      3056      3075      3096      2970      3008      3063      3031 
dram[6]:      3051      3068      2865      2787      2598      2622      2718      2844      3153      3124      3160      3148      3030      2976      3062      3156 
dram[7]:      3133      3163      2875      2875      2682      2581      2783      2876      3148      3052      3221      3164      3094      3019      3082      3076 
dram[8]:      3018      3113      2889      2847      2576      2594      2763      2881      3067      3126      3105      3123      2994      3100      3119      3062 
dram[9]:      2972      3026      2845      2801      2647      2542      2697      2771      3143      3089      3087      3073      3123      3083      2986      3085 
dram[10]:      3025      3057      2920      2767      2512      2613      2832      2832      3016      3125      3062      3089      3020      3039      3032      3035 
dram[11]:      3007      3028      2851      2803      2585      2648      2820      2862      3069      3135      3080      3070      3011      3127      3078      3005 
dram[12]:      3093      3105      2840      2706      2657      2609      2774      2813      3118      2980      3073      3140      3031      2992      3030      3042 
dram[13]:      2990      3086      2814      2770      2558      2602      2823      2754      2931      3102      3144      3081      2966      3060      3164      3022 
dram[14]:      3061      3091      2875      2817      2661      2662      2822      2843      3010      3100      3121      3154      3048      3137      3101      3087 
dram[15]:      3083      3069      2898      2864      2603      2604      2837      2831      3055      3087      3162      3051      3046      3107      3019      2998 
dram[16]:      3168      3088      2902      2752      2545      2625      2817      2803      3107      3107      3074      3062      3100      2991      3086      3115 
dram[17]:      3124      3107      2905      2734      2611      2591      2853      2763      3164      3076      3133      3234      3033      3019      3052      3090 
dram[18]:      3060      3047      2828      2828      2592      2581      2750      2855      3070      3101      3107      3133      3061      3028      3074      2959 
dram[19]:      2979      3029      2889      2785      2555      2649      2871      2898      3049      3098      3135      3087      3000      3089      3032      3111 
dram[20]:      2957      3064      2914      2733      2654      2614      2917      2823      3046      3111      3164      3147      3071      3046      3107      3140 
dram[21]:      3042      3070      2889      2778      2623      2634      2864      2865      3171      3093      3117      3192      3017      3003      3054      3054 
dram[22]:      3073      3055      2960      2708      2600      2625      2852      2773      3170      3023      3102      3138      2990      3067      3060      3034 
dram[23]:      3070      3036      2884      2806      2657      2672      2793      2802      3113      3101      3087      3156      3051      2983      3039      3145 
dram[24]:      3073      3076      2797      2786      2616      2654      2868      2840      2986      3048      3119      3067      3025      3069      2988      3012 
dram[25]:      3039      3099      2850      2779      2564      2624      2776      2844      3040      3072      3154      3091      3019      2990      3086      3046 
dram[26]:      2991      3129      2872      2879      2701      2604      2747      2799      3102      3126      3170      3146      3085      3036      3015      3035 
dram[27]:      3105      3091      2863      2804      2599      2577      2744      2850      2991      3060      3091      3123      3100      3023      3191      3168 
dram[28]:      3089      3081      2902      2764      2593      2652      2876      2842      3024      3122      3144      3115      3096      3059      3063      3119 
dram[29]:      3029      3008      2892      2746      2526      2568      2822      2787      3109      3179      3139      3183      2964      3032      3151      3091 
dram[30]:      2963      2989      2807      2817      2582      2603      2892      2789      3074      3050      3116      3112      3028      3032      3015      3001 
dram[31]:      3096      3122      2868      2851      2619      2622      2851      2878      3135      3128      3100      3142      3050      3050      3034      3095 
total dram writes = 1511875
bank skew: 3234/2512 = 1.29
chip skew: 47824/46762 = 1.02
average mf latency per bank:
dram[0]:       7501      7419      7729      7711      7893      7940      6724      6603      6785      6716      6692      6564      7144      7234      7237      7359
dram[1]:       7372      7403      7628      7632      7771      7988      6625      6599      6773      6671      6608      6539      6936      7116      7321      7408
dram[2]:       7452      7443      7702      7671      7874      7933      6748      6563      6754      6814      6763      6610      7075      7139      7299      7350
dram[3]:       7323      7413      7737      7656      7881      7959      6708      6586      6672      6671      6620      6575      6988      7130      7166      7384
dram[4]:       7315      7358      7741      7571      7882      7832      6643      6428      6600      6692      6518      6563      7011      7008      7310      7247
dram[5]:       7370      7233    114244      7595      8023      7965      6727      6525      6623      6631      6571      6583      6999      7043      7193      7353
dram[6]:       7418      7454      7709      7735      7921      7892      6786      6542      6665      6783      6634      6616      6970      7193      7407      7362
dram[7]:       7306      7340      7706      7711      7928      7978      6805      6534      6635      6711      6508      6507      7032      7024      7216      7308
dram[8]:       7232      7218      7686      7900      7911      7978      6633      6386      6569      6562      6657      6611      7161      6995      7274      7269
dram[9]:       7250      7243      7714      7759      7880      8104      6595      6477      6420      6490      6549      6607      6889      6977      7235      7178
dram[10]:       7253      7309      7582      7784      8115      7972      6645      6441      6631      6528      6683      6645      7077      7020      7318      7338
dram[11]:       7200      7277      7653      7709      8004      7875      6576      6415      6636      6483      6539      6594      7085      7068      7171      7313
dram[12]:       7304      7269      7834      7921      7959      7886      6721      6484      6697      6689      6825      6774      7151      7257      7375      7404
dram[13]:       7442      7319      7889      7936      8146      8102      6741      6569      6911      6661      6797      6834      7284      7201      7237      7527
dram[14]:       7544      7463      7995      8115      8158      8152      6905      6677      6941      6845      6874      6874      7379      7362      7473      7596
dram[15]:       7640      7734      8117      8264      8369      8441      7059      6874      7074      6950      7065      7213      7491      7577      7753      7895
dram[16]:       7372      7413      7571      7801      7978      7852      6603      6583      6788      6717      6649      6670      7122      7198      7193      7339
dram[17]:       7414      7418      7597      7784      8051      7979      6594      6630      6718      6808      6664      6544      7138      7162      7278      7291
dram[18]:       7270      7339      7601      7577      7951      7981      6602      6531      6766      6743      6642      6682      6999      7086      7293      7405
dram[19]:       7313      7377      7564      7738      8020      8003      6562      6501      6720      6707      6763      6667      7189      7030      7303      7432
dram[20]:       7484      7450      7611      7703      7913      7996      6509      6542      6779      6857      6670      6591      7125      7246      7290      7219
dram[21]:       7218      7300      7518      7597      7888      7838      6432      6434      6511      6697      6525      6394      6911      7139      7211      7194
dram[22]:       7410      7505      7681      7747      8113      7988      6604      6676      6672      6861      6717      6604      7136      7106      7339      7392
dram[23]:       8285      8394      8488      8497      8805      8806      7461      7561      7729      7631      7593      7554      8070      8129      8250      8241
dram[24]:       7229      7295      7825      7733      7994      8104      6457      6562      6783      6682      6593      6723      7080      7176      7403      7375
dram[25]:       7321      7343      7722      7843      7886      8000      6554      6627      6732      6658      6594      6572      7067      7222      7339      7337
dram[26]:       7308      7224      7652      7623      7905      8085      6507      6612      6644      6676      6613      6618      7093      7116      7352      7321
dram[27]:       7365      7282      7836      7824      7984      8197      6638      6597      6783      6736      6605      6639      7028      7288      7169      7250
dram[28]:       7302      7396      7715      7916      8125      8044      6534      6573      6709      6754      6616      6762      7106      7323      7368      7383
dram[29]:       7298      7338      7590      7882      8097      8040      6441      6577      6607      6444      6546      6538      7057      7128      7184      7253
dram[30]:       7272      7358      7711      7865      7999      8104      6452      6580      6583      6615      6602      6629      7014      7123      7236      7399
dram[31]:       7310      7320      7605      7814      8034      7997      6405      6586      6581      6611      6672      6599      7059      7158      7473      7349
maximum mf latency per bank:
dram[0]:      23558     23452     24639     23279     30113     23695     24724     22931     21868     19937     22010     23919     24587     23185     23064     21253
dram[1]:      23543     23527     24566     22994     29883     23731     24755     23007     19636     19710     20673     23850     20727     23277     21425     21119
dram[2]:      23667     23528     24553     22905     20975     23631     30071     22631     22529     19306     22403     23646     21180     23273     22696     22459
dram[3]:      23740     23587     24418     23154     21391     23565     24781     22947     21753     20075     28122     23605     20892     23163     22080     20874
dram[4]:      24533     23608     23605     23452     28895     23442     30041     22972     19616     19332     18443     23459     22364     23141     21577     21224
dram[5]:      24607     30105     26975     23515     28905     23775     25099     23514     19016     18975     20513     24041     23956     23477     21897     21512
dram[6]:      23788     23373     23314     23448     28050     23705     30056     23019     19935     21177     23049     23512     21687     23092     22375     21466
dram[7]:      23841     23495     23492     23401     27694     23874     30079     22965     19769     20092     20430     23419     23385     23313     22385     22011
dram[8]:      24447     25515     23761     23284     24630     22573     28039     23437     19607     19549     19734     22689     23716     23581     21571     21091
dram[9]:      24442     25518     23777     23509     25924     22487     28893     23446     18479     21648     20101     22851     23771     23508     21518     20524
dram[10]:      24528     24623     23613     23511     29785     22658     30124     23667     20649     20588     22108     22776     23740     23565     21284     20900
dram[11]:      24542     25522     23596     23568     23601     23565     27231     23922     20589     18149     19860     22903     23600     23510     21085     20947
dram[12]:      29818     22929     23871     27695     24750     22888     29770     23442     20139     23449     29314     23654     23870     23441     21446     21153
dram[13]:      29697     23024     23947     28069     25403     22947     28919     23443     19808     24139     29775     23647     23921     21441     21429     21117
dram[14]:      24528     24652     23839     30116     24702     22912     29789     23554     20692     19740     30076     19846     23553     23504     21403     20820
dram[15]:      23992     24638     23797     29961     24687     22829     27987     23563     21879     24889     30062     22562     23418     23498     21513     21146
dram[16]:      29861     24261     29623     23678     24370     22527     23717     29881     19173     19743     18625     23166     29058     23666     21021     20892
dram[17]:      24749     24268     29384     23682     24366     23016     23760     30119     19397     19752     19157     23165     29779     23673     21016     20832
dram[18]:      24759     22932     28959     23532     30050     22976     23744     28029     20979     18398     19748     22536     29765     23665     21305     20909
dram[19]:      24799     22968     28906     23572     29802     23020     23905     28055     19242     20874     19118     23190     30044     23622     21833     20883
dram[20]:      28947     23656     24712     22899     24371     23084     23566     23048     18724     19626     22331     22887     23517     23381     21663     20780
dram[21]:      29727     24661     24703     24271     24477     23080     23711     23098     18173     19083     23101     23036     23550     23903     21688     20945
dram[22]:      30081     23024     29815     22607     24021     23586     23795     22990     21484     20487     20819     23066     30062     23893     20568     21716
dram[23]:      29697     23139     29825     22564     24420     23966     23630     29723     21981     21647     20775     23121     30075     23617     21287     21863
dram[24]:      30118     23933     30003     22917     23794     23286     23987     23196     20531     20503     21492     18897     22418     22909     20241     21336
dram[25]:      28087     23929     29701     23023     23641     23224     24383     23215     19560     19805     23520     23544     30081     23033     21485     21252
dram[26]:      28953     23853     25053     22947     24556     22438     23910     23046     20228     19414     19849     18876     29623     22986     20629     20905
dram[27]:      28900     23541     25048     22950     24129     23086     24092     23075     21736     20400     23643     23504     22157     23204     20914     21416
dram[28]:      28941     23693     24451     23182     24223     23218     24576     22444     18277     19819     18600     23264     30032     23209     20863     21113
dram[29]:      28940     23744     24373     25479     23540     23143     24444     23229     21920     18833     18529     23287     21825     23108     21238     21414
dram[30]:      30015     23918     24347     24655     23383     23036     24571     22443     18571     20485     20618     19350     22379     23093     21168     21095
dram[31]:      30118     23877     23960     24642     24010     23088     24126     22000     18632     18255     23352     23383     22759     23170     21256     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343107 n_act=63460 n_pre=63444 n_ref_event=0 n_req=119438 n_rd=100486 n_rd_L2_A=0 n_write=0 n_wr_bk=47178 bw_util=0.2644
n_activity=347729 dram_eff=0.4247
bk0: 6405a 337908i bk1: 6485a 333763i bk2: 6248a 345927i bk3: 6380a 342553i bk4: 6121a 352750i bk5: 6111a 354873i bk6: 6181a 340262i bk7: 6159a 337569i bk8: 6339a 336287i bk9: 6370a 335140i bk10: 6275a 340700i bk11: 6285a 343711i bk12: 6294a 337957i bk13: 6258a 339116i bk14: 6292a 338852i bk15: 6283a 337472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468678
Row_Buffer_Locality_read = 0.502229
Row_Buffer_Locality_write = 0.290787
Bank_Level_Parallism = 10.973706
Bank_Level_Parallism_Col = 6.211645
Bank_Level_Parallism_Ready = 2.140935
write_to_read_ratio_blp_rw_average = 0.453726
GrpLevelPara = 3.177652 

BW Util details:
bwutil = 0.264446 
total_CMD = 558390 
util_bw = 147664 
Wasted_Col = 167299 
Wasted_Row = 12988 
Idle = 230439 

BW Util Bottlenecks: 
RCDc_limit = 325239 
RCDWRc_limit = 67944 
WTRc_limit = 94597 
RTWc_limit = 500477 
CCDLc_limit = 101173 
rwq = 0 
CCDLc_limit_alone = 61491 
WTRc_limit_alone = 86507 
RTWc_limit_alone = 468885 

Commands details: 
total_CMD = 558390 
n_nop = 343107 
Read = 100486 
Write = 0 
L2_Alloc = 0 
L2_WB = 47178 
n_act = 63460 
n_pre = 63444 
n_ref = 0 
n_req = 119438 
total_req = 147664 

Dual Bus Interface Util: 
issued_total_row = 126904 
issued_total_col = 147664 
Row_Bus_Util =  0.227268 
CoL_Bus_Util = 0.264446 
Either_Row_CoL_Bus_Util = 0.385542 
Issued_on_Two_Bus_Simul_Util = 0.106171 
issued_two_Eff = 0.275382 
queue_avg = 24.884113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343676 n_act=63162 n_pre=63146 n_ref_event=0 n_req=118958 n_rd=100080 n_rd_L2_A=0 n_write=0 n_wr_bk=47179 bw_util=0.2637
n_activity=347708 dram_eff=0.4235
bk0: 6359a 339721i bk1: 6349a 336029i bk2: 6256a 346893i bk3: 6361a 341589i bk4: 6127a 358137i bk5: 5998a 356704i bk6: 6122a 341057i bk7: 6092a 334422i bk8: 6325a 342875i bk9: 6397a 335873i bk10: 6304a 341315i bk11: 6342a 337205i bk12: 6334a 338724i bk13: 6241a 341684i bk14: 6214a 340125i bk15: 6259a 335890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469039
Row_Buffer_Locality_read = 0.502768
Row_Buffer_Locality_write = 0.290232
Bank_Level_Parallism = 10.900098
Bank_Level_Parallism_Col = 6.182220
Bank_Level_Parallism_Ready = 2.144120
write_to_read_ratio_blp_rw_average = 0.454442
GrpLevelPara = 3.167322 

BW Util details:
bwutil = 0.263721 
total_CMD = 558390 
util_bw = 147259 
Wasted_Col = 168380 
Wasted_Row = 13253 
Idle = 229498 

BW Util Bottlenecks: 
RCDc_limit = 324796 
RCDWRc_limit = 68368 
WTRc_limit = 95512 
RTWc_limit = 499459 
CCDLc_limit = 102340 
rwq = 0 
CCDLc_limit_alone = 61939 
WTRc_limit_alone = 87322 
RTWc_limit_alone = 467248 

Commands details: 
total_CMD = 558390 
n_nop = 343676 
Read = 100080 
Write = 0 
L2_Alloc = 0 
L2_WB = 47179 
n_act = 63162 
n_pre = 63146 
n_ref = 0 
n_req = 118958 
total_req = 147259 

Dual Bus Interface Util: 
issued_total_row = 126308 
issued_total_col = 147259 
Row_Bus_Util =  0.226200 
CoL_Bus_Util = 0.263721 
Either_Row_CoL_Bus_Util = 0.384523 
Issued_on_Two_Bus_Simul_Util = 0.105398 
issued_two_Eff = 0.274099 
queue_avg = 24.239429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343597 n_act=62980 n_pre=62964 n_ref_event=0 n_req=118710 n_rd=100019 n_rd_L2_A=0 n_write=0 n_wr_bk=46915 bw_util=0.2631
n_activity=346613 dram_eff=0.4239
bk0: 6321a 343007i bk1: 6411a 337415i bk2: 6378a 343763i bk3: 6259a 344803i bk4: 6120a 352375i bk5: 6158a 351940i bk6: 6064a 341470i bk7: 6150a 335256i bk8: 6342a 335009i bk9: 6316a 340431i bk10: 6179a 340485i bk11: 6333a 333674i bk12: 6254a 342534i bk13: 6221a 342991i bk14: 6264a 339900i bk15: 6249a 337634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469463
Row_Buffer_Locality_read = 0.503434
Row_Buffer_Locality_write = 0.287679
Bank_Level_Parallism = 10.936221
Bank_Level_Parallism_Col = 6.225157
Bank_Level_Parallism_Ready = 2.142527
write_to_read_ratio_blp_rw_average = 0.460162
GrpLevelPara = 3.191261 

BW Util details:
bwutil = 0.263139 
total_CMD = 558390 
util_bw = 146934 
Wasted_Col = 168766 
Wasted_Row = 12591 
Idle = 230099 

BW Util Bottlenecks: 
RCDc_limit = 326634 
RCDWRc_limit = 67544 
WTRc_limit = 91527 
RTWc_limit = 515248 
CCDLc_limit = 102373 
rwq = 0 
CCDLc_limit_alone = 61138 
WTRc_limit_alone = 83536 
RTWc_limit_alone = 482004 

Commands details: 
total_CMD = 558390 
n_nop = 343597 
Read = 100019 
Write = 0 
L2_Alloc = 0 
L2_WB = 46915 
n_act = 62980 
n_pre = 62964 
n_ref = 0 
n_req = 118710 
total_req = 146934 

Dual Bus Interface Util: 
issued_total_row = 125944 
issued_total_col = 146934 
Row_Bus_Util =  0.225548 
CoL_Bus_Util = 0.263139 
Either_Row_CoL_Bus_Util = 0.384665 
Issued_on_Two_Bus_Simul_Util = 0.104022 
issued_two_Eff = 0.270423 
queue_avg = 24.864307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8643
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343459 n_act=63111 n_pre=63095 n_ref_event=0 n_req=119340 n_rd=100383 n_rd_L2_A=0 n_write=0 n_wr_bk=47315 bw_util=0.2645
n_activity=348078 dram_eff=0.4243
bk0: 6435a 336570i bk1: 6502a 337058i bk2: 6267a 349664i bk3: 6372a 345908i bk4: 6119a 355684i bk5: 6125a 353529i bk6: 6131a 342551i bk7: 6071a 336637i bk8: 6334a 340418i bk9: 6273a 337908i bk10: 6242a 338679i bk11: 6388a 337512i bk12: 6267a 340514i bk13: 6299a 340785i bk14: 6296a 338758i bk15: 6262a 340120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471166
Row_Buffer_Locality_read = 0.504587
Row_Buffer_Locality_write = 0.294192
Bank_Level_Parallism = 10.914126
Bank_Level_Parallism_Col = 6.195858
Bank_Level_Parallism_Ready = 2.172819
write_to_read_ratio_blp_rw_average = 0.452210
GrpLevelPara = 3.172497 

BW Util details:
bwutil = 0.264507 
total_CMD = 558390 
util_bw = 147698 
Wasted_Col = 167177 
Wasted_Row = 13258 
Idle = 230257 

BW Util Bottlenecks: 
RCDc_limit = 323057 
RCDWRc_limit = 68529 
WTRc_limit = 91332 
RTWc_limit = 499482 
CCDLc_limit = 100544 
rwq = 0 
CCDLc_limit_alone = 61277 
WTRc_limit_alone = 83717 
RTWc_limit_alone = 467830 

Commands details: 
total_CMD = 558390 
n_nop = 343459 
Read = 100383 
Write = 0 
L2_Alloc = 0 
L2_WB = 47315 
n_act = 63111 
n_pre = 63095 
n_ref = 0 
n_req = 119340 
total_req = 147698 

Dual Bus Interface Util: 
issued_total_row = 126206 
issued_total_col = 147698 
Row_Bus_Util =  0.226018 
CoL_Bus_Util = 0.264507 
Either_Row_CoL_Bus_Util = 0.384912 
Issued_on_Two_Bus_Simul_Util = 0.105613 
issued_two_Eff = 0.274381 
queue_avg = 24.542439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343376 n_act=63230 n_pre=63214 n_ref_event=0 n_req=118950 n_rd=100028 n_rd_L2_A=0 n_write=0 n_wr_bk=47112 bw_util=0.2635
n_activity=347244 dram_eff=0.4237
bk0: 6448a 341813i bk1: 6368a 339300i bk2: 6266a 345378i bk3: 6277a 345741i bk4: 6074a 354786i bk5: 6074a 356070i bk6: 6165a 341099i bk7: 6072a 342293i bk8: 6332a 342080i bk9: 6336a 339436i bk10: 6318a 340758i bk11: 6231a 339866i bk12: 6181a 340639i bk13: 6281a 341568i bk14: 6282a 337298i bk15: 6323a 338269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468432
Row_Buffer_Locality_read = 0.501959
Row_Buffer_Locality_write = 0.291195
Bank_Level_Parallism = 10.860802
Bank_Level_Parallism_Col = 6.142557
Bank_Level_Parallism_Ready = 2.133669
write_to_read_ratio_blp_rw_average = 0.452260
GrpLevelPara = 3.174125 

BW Util details:
bwutil = 0.263508 
total_CMD = 558390 
util_bw = 147140 
Wasted_Col = 168185 
Wasted_Row = 13085 
Idle = 229980 

BW Util Bottlenecks: 
RCDc_limit = 325521 
RCDWRc_limit = 68058 
WTRc_limit = 91444 
RTWc_limit = 493794 
CCDLc_limit = 100150 
rwq = 0 
CCDLc_limit_alone = 61014 
WTRc_limit_alone = 83796 
RTWc_limit_alone = 462306 

Commands details: 
total_CMD = 558390 
n_nop = 343376 
Read = 100028 
Write = 0 
L2_Alloc = 0 
L2_WB = 47112 
n_act = 63230 
n_pre = 63214 
n_ref = 0 
n_req = 118950 
total_req = 147140 

Dual Bus Interface Util: 
issued_total_row = 126444 
issued_total_col = 147140 
Row_Bus_Util =  0.226444 
CoL_Bus_Util = 0.263508 
Either_Row_CoL_Bus_Util = 0.385061 
Issued_on_Two_Bus_Simul_Util = 0.104891 
issued_two_Eff = 0.272401 
queue_avg = 24.128538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=344119 n_act=63035 n_pre=63019 n_ref_event=0 n_req=118849 n_rd=100052 n_rd_L2_A=0 n_write=0 n_wr_bk=46762 bw_util=0.2629
n_activity=350293 dram_eff=0.4191
bk0: 6334a 343994i bk1: 6457a 336230i bk2: 6380a 340623i bk3: 6289a 341343i bk4: 5999a 358734i bk5: 6130a 355380i bk6: 6028a 342380i bk7: 6162a 342526i bk8: 6359a 337964i bk9: 6445a 334203i bk10: 6309a 346476i bk11: 6230a 340347i bk12: 6168a 341265i bk13: 6256a 337549i bk14: 6271a 341369i bk15: 6235a 339966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469621
Row_Buffer_Locality_read = 0.503268
Row_Buffer_Locality_write = 0.290525
Bank_Level_Parallism = 10.831015
Bank_Level_Parallism_Col = 6.154833
Bank_Level_Parallism_Ready = 2.138407
write_to_read_ratio_blp_rw_average = 0.453934
GrpLevelPara = 3.168953 

BW Util details:
bwutil = 0.262924 
total_CMD = 558390 
util_bw = 146814 
Wasted_Col = 169465 
Wasted_Row = 13583 
Idle = 228528 

BW Util Bottlenecks: 
RCDc_limit = 325858 
RCDWRc_limit = 68211 
WTRc_limit = 91139 
RTWc_limit = 501460 
CCDLc_limit = 100280 
rwq = 0 
CCDLc_limit_alone = 60617 
WTRc_limit_alone = 83334 
RTWc_limit_alone = 469602 

Commands details: 
total_CMD = 558390 
n_nop = 344119 
Read = 100052 
Write = 0 
L2_Alloc = 0 
L2_WB = 46762 
n_act = 63035 
n_pre = 63019 
n_ref = 0 
n_req = 118849 
total_req = 146814 

Dual Bus Interface Util: 
issued_total_row = 126054 
issued_total_col = 146814 
Row_Bus_Util =  0.225745 
CoL_Bus_Util = 0.262924 
Either_Row_CoL_Bus_Util = 0.383730 
Issued_on_Two_Bus_Simul_Util = 0.104939 
issued_two_Eff = 0.273471 
queue_avg = 24.566570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5666
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343447 n_act=63300 n_pre=63284 n_ref_event=0 n_req=119221 n_rd=100303 n_rd_L2_A=0 n_write=0 n_wr_bk=47362 bw_util=0.2644
n_activity=348017 dram_eff=0.4243
bk0: 6397a 335872i bk1: 6355a 340083i bk2: 6315a 343451i bk3: 6286a 344546i bk4: 6089a 355428i bk5: 6184a 352181i bk6: 6011a 340376i bk7: 6155a 334130i bk8: 6426a 334954i bk9: 6360a 338333i bk10: 6362a 340431i bk11: 6302a 341250i bk12: 6272a 341999i bk13: 6204a 343040i bk14: 6311a 339523i bk15: 6274a 336005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469053
Row_Buffer_Locality_read = 0.502567
Row_Buffer_Locality_write = 0.291363
Bank_Level_Parallism = 10.923680
Bank_Level_Parallism_Col = 6.189713
Bank_Level_Parallism_Ready = 2.156435
write_to_read_ratio_blp_rw_average = 0.452257
GrpLevelPara = 3.170521 

BW Util details:
bwutil = 0.264448 
total_CMD = 558390 
util_bw = 147665 
Wasted_Col = 167973 
Wasted_Row = 13176 
Idle = 229576 

BW Util Bottlenecks: 
RCDc_limit = 323064 
RCDWRc_limit = 68335 
WTRc_limit = 94813 
RTWc_limit = 498928 
CCDLc_limit = 101140 
rwq = 0 
CCDLc_limit_alone = 61452 
WTRc_limit_alone = 86749 
RTWc_limit_alone = 467304 

Commands details: 
total_CMD = 558390 
n_nop = 343447 
Read = 100303 
Write = 0 
L2_Alloc = 0 
L2_WB = 47362 
n_act = 63300 
n_pre = 63284 
n_ref = 0 
n_req = 119221 
total_req = 147665 

Dual Bus Interface Util: 
issued_total_row = 126584 
issued_total_col = 147665 
Row_Bus_Util =  0.226695 
CoL_Bus_Util = 0.264448 
Either_Row_CoL_Bus_Util = 0.384933 
Issued_on_Two_Bus_Simul_Util = 0.106209 
issued_two_Eff = 0.275915 
queue_avg = 24.809847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8098
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=342461 n_act=63358 n_pre=63342 n_ref_event=0 n_req=119761 n_rd=100665 n_rd_L2_A=0 n_write=0 n_wr_bk=47824 bw_util=0.2659
n_activity=348097 dram_eff=0.4266
bk0: 6511a 335388i bk1: 6434a 334239i bk2: 6314a 339777i bk3: 6355a 343083i bk4: 6054a 353313i bk5: 6070a 353591i bk6: 6087a 336636i bk7: 6128a 335578i bk8: 6413a 330408i bk9: 6402a 335882i bk10: 6346a 336151i bk11: 6327a 339964i bk12: 6352a 338408i bk13: 6272a 342366i bk14: 6346a 337172i bk15: 6254a 340099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470963
Row_Buffer_Locality_read = 0.502916
Row_Buffer_Locality_write = 0.302524
Bank_Level_Parallism = 11.008954
Bank_Level_Parallism_Col = 6.273381
Bank_Level_Parallism_Ready = 2.178424
write_to_read_ratio_blp_rw_average = 0.454842
GrpLevelPara = 3.193844 

BW Util details:
bwutil = 0.265923 
total_CMD = 558390 
util_bw = 148489 
Wasted_Col = 167218 
Wasted_Row = 13293 
Idle = 229390 

BW Util Bottlenecks: 
RCDc_limit = 325298 
RCDWRc_limit = 67268 
WTRc_limit = 92133 
RTWc_limit = 510580 
CCDLc_limit = 100796 
rwq = 0 
CCDLc_limit_alone = 61218 
WTRc_limit_alone = 84397 
RTWc_limit_alone = 478738 

Commands details: 
total_CMD = 558390 
n_nop = 342461 
Read = 100665 
Write = 0 
L2_Alloc = 0 
L2_WB = 47824 
n_act = 63358 
n_pre = 63342 
n_ref = 0 
n_req = 119761 
total_req = 148489 

Dual Bus Interface Util: 
issued_total_row = 126700 
issued_total_col = 148489 
Row_Bus_Util =  0.226902 
CoL_Bus_Util = 0.265923 
Either_Row_CoL_Bus_Util = 0.386699 
Issued_on_Two_Bus_Simul_Util = 0.106127 
issued_two_Eff = 0.274442 
queue_avg = 25.420897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343133 n_act=63378 n_pre=63362 n_ref_event=0 n_req=119258 n_rd=100168 n_rd_L2_A=0 n_write=0 n_wr_bk=47377 bw_util=0.2642
n_activity=348300 dram_eff=0.4236
bk0: 6509a 336947i bk1: 6384a 336985i bk2: 6270a 340454i bk3: 6172a 344401i bk4: 6128a 352595i bk5: 6083a 354943i bk6: 6176a 340632i bk7: 6177a 337945i bk8: 6336a 337501i bk9: 6396a 336808i bk10: 6218a 340347i bk11: 6242a 341819i bk12: 6233a 346075i bk13: 6277a 338956i bk14: 6330a 338082i bk15: 6237a 339323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468564
Row_Buffer_Locality_read = 0.502895
Row_Buffer_Locality_write = 0.288423
Bank_Level_Parallism = 10.910167
Bank_Level_Parallism_Col = 6.183164
Bank_Level_Parallism_Ready = 2.154407
write_to_read_ratio_blp_rw_average = 0.454541
GrpLevelPara = 3.169282 

BW Util details:
bwutil = 0.264233 
total_CMD = 558390 
util_bw = 147545 
Wasted_Col = 168178 
Wasted_Row = 13299 
Idle = 229368 

BW Util Bottlenecks: 
RCDc_limit = 323935 
RCDWRc_limit = 68858 
WTRc_limit = 91282 
RTWc_limit = 500393 
CCDLc_limit = 100584 
rwq = 0 
CCDLc_limit_alone = 60755 
WTRc_limit_alone = 83584 
RTWc_limit_alone = 468262 

Commands details: 
total_CMD = 558390 
n_nop = 343133 
Read = 100168 
Write = 0 
L2_Alloc = 0 
L2_WB = 47377 
n_act = 63378 
n_pre = 63362 
n_ref = 0 
n_req = 119258 
total_req = 147545 

Dual Bus Interface Util: 
issued_total_row = 126740 
issued_total_col = 147545 
Row_Bus_Util =  0.226974 
CoL_Bus_Util = 0.264233 
Either_Row_CoL_Bus_Util = 0.385496 
Issued_on_Two_Bus_Simul_Util = 0.105711 
issued_two_Eff = 0.274221 
queue_avg = 24.552736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5527
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343737 n_act=63085 n_pre=63069 n_ref_event=0 n_req=118902 n_rd=100142 n_rd_L2_A=0 n_write=0 n_wr_bk=46970 bw_util=0.2635
n_activity=348366 dram_eff=0.4223
bk0: 6510a 345899i bk1: 6446a 339125i bk2: 6251a 341878i bk3: 6320a 338595i bk4: 6155a 354815i bk5: 5995a 356068i bk6: 6059a 343925i bk7: 6134a 339668i bk8: 6329a 342861i bk9: 6382a 339956i bk10: 6243a 339135i bk11: 6230a 342685i bk12: 6253a 340936i bk13: 6246a 340133i bk14: 6281a 341150i bk15: 6308a 333917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469437
Row_Buffer_Locality_read = 0.503235
Row_Buffer_Locality_write = 0.289019
Bank_Level_Parallism = 10.876132
Bank_Level_Parallism_Col = 6.188081
Bank_Level_Parallism_Ready = 2.141199
write_to_read_ratio_blp_rw_average = 0.452303
GrpLevelPara = 3.171504 

BW Util details:
bwutil = 0.263457 
total_CMD = 558390 
util_bw = 147112 
Wasted_Col = 167808 
Wasted_Row = 13542 
Idle = 229928 

BW Util Bottlenecks: 
RCDc_limit = 325616 
RCDWRc_limit = 67302 
WTRc_limit = 93123 
RTWc_limit = 499473 
CCDLc_limit = 100960 
rwq = 0 
CCDLc_limit_alone = 60963 
WTRc_limit_alone = 85232 
RTWc_limit_alone = 467367 

Commands details: 
total_CMD = 558390 
n_nop = 343737 
Read = 100142 
Write = 0 
L2_Alloc = 0 
L2_WB = 46970 
n_act = 63085 
n_pre = 63069 
n_ref = 0 
n_req = 118902 
total_req = 147112 

Dual Bus Interface Util: 
issued_total_row = 126154 
issued_total_col = 147112 
Row_Bus_Util =  0.225925 
CoL_Bus_Util = 0.263457 
Either_Row_CoL_Bus_Util = 0.384414 
Issued_on_Two_Bus_Simul_Util = 0.104968 
issued_two_Eff = 0.273059 
queue_avg = 24.734415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7344
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=344269 n_act=62906 n_pre=62890 n_ref_event=0 n_req=118504 n_rd=99733 n_rd_L2_A=0 n_write=0 n_wr_bk=46976 bw_util=0.2627
n_activity=346439 dram_eff=0.4235
bk0: 6498a 341680i bk1: 6384a 339045i bk2: 6364a 342221i bk3: 6292a 346320i bk4: 6000a 359180i bk5: 6090a 356280i bk6: 6156a 339738i bk7: 6111a 338544i bk8: 6307a 339067i bk9: 6344a 339827i bk10: 6166a 341822i bk11: 6222a 343087i bk12: 6143a 343198i bk13: 6252a 340624i bk14: 6218a 340451i bk15: 6186a 345788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469166
Row_Buffer_Locality_read = 0.502963
Row_Buffer_Locality_write = 0.289596
Bank_Level_Parallism = 10.855901
Bank_Level_Parallism_Col = 6.153008
Bank_Level_Parallism_Ready = 2.117375
write_to_read_ratio_blp_rw_average = 0.453310
GrpLevelPara = 3.171654 

BW Util details:
bwutil = 0.262736 
total_CMD = 558390 
util_bw = 146709 
Wasted_Col = 167672 
Wasted_Row = 13171 
Idle = 230838 

BW Util Bottlenecks: 
RCDc_limit = 324099 
RCDWRc_limit = 67700 
WTRc_limit = 91780 
RTWc_limit = 494061 
CCDLc_limit = 100449 
rwq = 0 
CCDLc_limit_alone = 61091 
WTRc_limit_alone = 84222 
RTWc_limit_alone = 462261 

Commands details: 
total_CMD = 558390 
n_nop = 344269 
Read = 99733 
Write = 0 
L2_Alloc = 0 
L2_WB = 46976 
n_act = 62906 
n_pre = 62890 
n_ref = 0 
n_req = 118504 
total_req = 146709 

Dual Bus Interface Util: 
issued_total_row = 125796 
issued_total_col = 146709 
Row_Bus_Util =  0.225283 
CoL_Bus_Util = 0.262736 
Either_Row_CoL_Bus_Util = 0.383461 
Issued_on_Two_Bus_Simul_Util = 0.104558 
issued_two_Eff = 0.272668 
queue_avg = 24.458149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4581
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=344222 n_act=62741 n_pre=62725 n_ref_event=0 n_req=119085 n_rd=100253 n_rd_L2_A=0 n_write=0 n_wr_bk=47179 bw_util=0.264
n_activity=346527 dram_eff=0.4255
bk0: 6562a 338235i bk1: 6416a 339215i bk2: 6397a 340897i bk3: 6254a 344064i bk4: 6006a 358108i bk5: 6124a 353979i bk6: 6167a 339395i bk7: 6269a 335508i bk8: 6284a 341792i bk9: 6376a 340032i bk10: 6278a 342613i bk11: 6308a 338572i bk12: 6172a 344055i bk13: 6222a 341511i bk14: 6247a 341797i bk15: 6171a 346187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473141
Row_Buffer_Locality_read = 0.505112
Row_Buffer_Locality_write = 0.302942
Bank_Level_Parallism = 10.903172
Bank_Level_Parallism_Col = 6.199069
Bank_Level_Parallism_Ready = 2.154498
write_to_read_ratio_blp_rw_average = 0.448244
GrpLevelPara = 3.169363 

BW Util details:
bwutil = 0.264031 
total_CMD = 558390 
util_bw = 147432 
Wasted_Col = 166370 
Wasted_Row = 13384 
Idle = 231204 

BW Util Bottlenecks: 
RCDc_limit = 322146 
RCDWRc_limit = 66288 
WTRc_limit = 92909 
RTWc_limit = 492657 
CCDLc_limit = 100625 
rwq = 0 
CCDLc_limit_alone = 60782 
WTRc_limit_alone = 84671 
RTWc_limit_alone = 461052 

Commands details: 
total_CMD = 558390 
n_nop = 344222 
Read = 100253 
Write = 0 
L2_Alloc = 0 
L2_WB = 47179 
n_act = 62741 
n_pre = 62725 
n_ref = 0 
n_req = 119085 
total_req = 147432 

Dual Bus Interface Util: 
issued_total_row = 125466 
issued_total_col = 147432 
Row_Bus_Util =  0.224692 
CoL_Bus_Util = 0.264031 
Either_Row_CoL_Bus_Util = 0.383546 
Issued_on_Two_Bus_Simul_Util = 0.105177 
issued_two_Eff = 0.274224 
queue_avg = 24.734768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7348
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343080 n_act=63411 n_pre=63395 n_ref_event=0 n_req=119041 n_rd=100204 n_rd_L2_A=0 n_write=0 n_wr_bk=47003 bw_util=0.2636
n_activity=349863 dram_eff=0.4208
bk0: 6436a 342765i bk1: 6484a 339521i bk2: 6308a 340024i bk3: 6231a 343223i bk4: 6137a 347060i bk5: 6149a 352610i bk6: 6117a 337637i bk7: 6146a 341179i bk8: 6372a 335609i bk9: 6428a 339375i bk10: 6295a 340106i bk11: 6272a 341487i bk12: 6233a 341281i bk13: 6173a 343140i bk14: 6189a 339328i bk15: 6234a 336193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467318
Row_Buffer_Locality_read = 0.501068
Row_Buffer_Locality_write = 0.287785
Bank_Level_Parallism = 10.863037
Bank_Level_Parallism_Col = 6.190492
Bank_Level_Parallism_Ready = 2.137840
write_to_read_ratio_blp_rw_average = 0.456759
GrpLevelPara = 3.174406 

BW Util details:
bwutil = 0.263628 
total_CMD = 558390 
util_bw = 147207 
Wasted_Col = 169369 
Wasted_Row = 14155 
Idle = 227659 

BW Util Bottlenecks: 
RCDc_limit = 328297 
RCDWRc_limit = 68396 
WTRc_limit = 91061 
RTWc_limit = 508809 
CCDLc_limit = 102161 
rwq = 0 
CCDLc_limit_alone = 61762 
WTRc_limit_alone = 83569 
RTWc_limit_alone = 475902 

Commands details: 
total_CMD = 558390 
n_nop = 343080 
Read = 100204 
Write = 0 
L2_Alloc = 0 
L2_WB = 47003 
n_act = 63411 
n_pre = 63395 
n_ref = 0 
n_req = 119041 
total_req = 147207 

Dual Bus Interface Util: 
issued_total_row = 126806 
issued_total_col = 147207 
Row_Bus_Util =  0.227092 
CoL_Bus_Util = 0.263628 
Either_Row_CoL_Bus_Util = 0.385591 
Issued_on_Two_Bus_Simul_Util = 0.105129 
issued_two_Eff = 0.272644 
queue_avg = 24.820299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8203
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343890 n_act=63108 n_pre=63092 n_ref_event=0 n_req=118390 n_rd=99704 n_rd_L2_A=0 n_write=0 n_wr_bk=46867 bw_util=0.2625
n_activity=347552 dram_eff=0.4217
bk0: 6438a 338925i bk1: 6380a 339526i bk2: 6227a 343680i bk3: 6262a 343676i bk4: 6018a 353428i bk5: 6005a 354294i bk6: 6214a 338113i bk7: 6152a 336838i bk8: 6366a 338801i bk9: 6334a 337101i bk10: 6207a 340412i bk11: 6325a 338028i bk12: 6201a 343564i bk13: 6271a 340488i bk14: 6180a 337164i bk15: 6124a 335813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466948
Row_Buffer_Locality_read = 0.500140
Row_Buffer_Locality_write = 0.289843
Bank_Level_Parallism = 10.937056
Bank_Level_Parallism_Col = 6.231712
Bank_Level_Parallism_Ready = 2.135088
write_to_read_ratio_blp_rw_average = 0.459875
GrpLevelPara = 3.189864 

BW Util details:
bwutil = 0.262489 
total_CMD = 558390 
util_bw = 146571 
Wasted_Col = 168938 
Wasted_Row = 12987 
Idle = 229894 

BW Util Bottlenecks: 
RCDc_limit = 327864 
RCDWRc_limit = 67834 
WTRc_limit = 91712 
RTWc_limit = 513933 
CCDLc_limit = 102051 
rwq = 0 
CCDLc_limit_alone = 61695 
WTRc_limit_alone = 83909 
RTWc_limit_alone = 481380 

Commands details: 
total_CMD = 558390 
n_nop = 343890 
Read = 99704 
Write = 0 
L2_Alloc = 0 
L2_WB = 46867 
n_act = 63108 
n_pre = 63092 
n_ref = 0 
n_req = 118390 
total_req = 146571 

Dual Bus Interface Util: 
issued_total_row = 126200 
issued_total_col = 146571 
Row_Bus_Util =  0.226007 
CoL_Bus_Util = 0.262489 
Either_Row_CoL_Bus_Util = 0.384140 
Issued_on_Two_Bus_Simul_Util = 0.104355 
issued_two_Eff = 0.271660 
queue_avg = 24.659592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6596
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=341470 n_act=63974 n_pre=63958 n_ref_event=0 n_req=120313 n_rd=101270 n_rd_L2_A=0 n_write=0 n_wr_bk=47590 bw_util=0.2666
n_activity=347678 dram_eff=0.4282
bk0: 6605a 334718i bk1: 6565a 331230i bk2: 6306a 338717i bk3: 6328a 341153i bk4: 6190a 345473i bk5: 6153a 346708i bk6: 6152a 335277i bk7: 6259a 329479i bk8: 6377a 332135i bk9: 6448a 330021i bk10: 6367a 334155i bk11: 6375a 332113i bk12: 6250a 334367i bk13: 6293a 335826i bk14: 6318a 333217i bk15: 6284a 335114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468270
Row_Buffer_Locality_read = 0.501185
Row_Buffer_Locality_write = 0.293231
Bank_Level_Parallism = 11.216756
Bank_Level_Parallism_Col = 6.383807
Bank_Level_Parallism_Ready = 2.187082
write_to_read_ratio_blp_rw_average = 0.463354
GrpLevelPara = 3.235128 

BW Util details:
bwutil = 0.266588 
total_CMD = 558390 
util_bw = 148860 
Wasted_Col = 167140 
Wasted_Row = 12513 
Idle = 229877 

BW Util Bottlenecks: 
RCDc_limit = 329633 
RCDWRc_limit = 68284 
WTRc_limit = 94134 
RTWc_limit = 529938 
CCDLc_limit = 103470 
rwq = 0 
CCDLc_limit_alone = 61413 
WTRc_limit_alone = 85910 
RTWc_limit_alone = 496105 

Commands details: 
total_CMD = 558390 
n_nop = 341470 
Read = 101270 
Write = 0 
L2_Alloc = 0 
L2_WB = 47590 
n_act = 63974 
n_pre = 63958 
n_ref = 0 
n_req = 120313 
total_req = 148860 

Dual Bus Interface Util: 
issued_total_row = 127932 
issued_total_col = 148860 
Row_Bus_Util =  0.229109 
CoL_Bus_Util = 0.266588 
Either_Row_CoL_Bus_Util = 0.388474 
Issued_on_Two_Bus_Simul_Util = 0.107223 
issued_two_Eff = 0.276010 
queue_avg = 26.105680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1057
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=341459 n_act=64632 n_pre=64616 n_ref_event=0 n_req=119005 n_rd=100096 n_rd_L2_A=0 n_write=0 n_wr_bk=47314 bw_util=0.264
n_activity=346717 dram_eff=0.4252
bk0: 6484a 332444i bk1: 6381a 334467i bk2: 6290a 339681i bk3: 6334a 334725i bk4: 6080a 346892i bk5: 6084a 349539i bk6: 6122a 332190i bk7: 6196a 333835i bk8: 6347a 334221i bk9: 6402a 329342i bk10: 6277a 332824i bk11: 6175a 340367i bk12: 6202a 334523i bk13: 6224a 335112i bk14: 6313a 332856i bk15: 6185a 339657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.456897
Row_Buffer_Locality_read = 0.487882
Row_Buffer_Locality_write = 0.292876
Bank_Level_Parallism = 11.173015
Bank_Level_Parallism_Col = 6.252698
Bank_Level_Parallism_Ready = 2.131836
write_to_read_ratio_blp_rw_average = 0.459405
GrpLevelPara = 3.212615 

BW Util details:
bwutil = 0.263991 
total_CMD = 558390 
util_bw = 147410 
Wasted_Col = 169736 
Wasted_Row = 11375 
Idle = 229869 

BW Util Bottlenecks: 
RCDc_limit = 337557 
RCDWRc_limit = 69175 
WTRc_limit = 92831 
RTWc_limit = 522033 
CCDLc_limit = 103073 
rwq = 0 
CCDLc_limit_alone = 62551 
WTRc_limit_alone = 85125 
RTWc_limit_alone = 489217 

Commands details: 
total_CMD = 558390 
n_nop = 341459 
Read = 100096 
Write = 0 
L2_Alloc = 0 
L2_WB = 47314 
n_act = 64632 
n_pre = 64616 
n_ref = 0 
n_req = 119005 
total_req = 147410 

Dual Bus Interface Util: 
issued_total_row = 129248 
issued_total_col = 147410 
Row_Bus_Util =  0.231465 
CoL_Bus_Util = 0.263991 
Either_Row_CoL_Bus_Util = 0.388494 
Issued_on_Two_Bus_Simul_Util = 0.106963 
issued_two_Eff = 0.275327 
queue_avg = 25.575499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5755
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=342524 n_act=63544 n_pre=63528 n_ref_event=0 n_req=119876 n_rd=100885 n_rd_L2_A=0 n_write=0 n_wr_bk=47342 bw_util=0.2655
n_activity=347046 dram_eff=0.4271
bk0: 6414a 337576i bk1: 6536a 338252i bk2: 6326a 343329i bk3: 6317a 344649i bk4: 6173a 348707i bk5: 6155a 350915i bk6: 6168a 338946i bk7: 6238a 336854i bk8: 6302a 337895i bk9: 6484a 333984i bk10: 6294a 338219i bk11: 6245a 338205i bk12: 6259a 338115i bk13: 6273a 341098i bk14: 6379a 335156i bk15: 6322a 337382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469919
Row_Buffer_Locality_read = 0.503920
Row_Buffer_Locality_write = 0.289295
Bank_Level_Parallism = 11.021810
Bank_Level_Parallism_Col = 6.264291
Bank_Level_Parallism_Ready = 2.155626
write_to_read_ratio_blp_rw_average = 0.457126
GrpLevelPara = 3.201820 

BW Util details:
bwutil = 0.265454 
total_CMD = 558390 
util_bw = 148227 
Wasted_Col = 167005 
Wasted_Row = 12739 
Idle = 230419 

BW Util Bottlenecks: 
RCDc_limit = 326479 
RCDWRc_limit = 68074 
WTRc_limit = 92911 
RTWc_limit = 510869 
CCDLc_limit = 102083 
rwq = 0 
CCDLc_limit_alone = 61406 
WTRc_limit_alone = 85055 
RTWc_limit_alone = 478048 

Commands details: 
total_CMD = 558390 
n_nop = 342524 
Read = 100885 
Write = 0 
L2_Alloc = 0 
L2_WB = 47342 
n_act = 63544 
n_pre = 63528 
n_ref = 0 
n_req = 119876 
total_req = 148227 

Dual Bus Interface Util: 
issued_total_row = 127072 
issued_total_col = 148227 
Row_Bus_Util =  0.227569 
CoL_Bus_Util = 0.265454 
Either_Row_CoL_Bus_Util = 0.386586 
Issued_on_Two_Bus_Simul_Util = 0.106436 
issued_two_Eff = 0.275324 
queue_avg = 25.217482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2175
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=342448 n_act=63631 n_pre=63615 n_ref_event=0 n_req=119386 n_rd=100420 n_rd_L2_A=0 n_write=0 n_wr_bk=47489 bw_util=0.2649
n_activity=348886 dram_eff=0.4239
bk0: 6437a 336548i bk1: 6543a 335170i bk2: 6371a 342496i bk3: 6336a 345741i bk4: 6053a 355257i bk5: 6105a 356385i bk6: 6129a 334424i bk7: 6190a 340248i bk8: 6370a 334151i bk9: 6287a 336639i bk10: 6316a 339958i bk11: 6271a 336759i bk12: 6193a 339949i bk13: 6175a 341691i bk14: 6340a 337559i bk15: 6304a 337750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467015
Row_Buffer_Locality_read = 0.499890
Row_Buffer_Locality_write = 0.292945
Bank_Level_Parallism = 10.957561
Bank_Level_Parallism_Col = 6.190490
Bank_Level_Parallism_Ready = 2.138153
write_to_read_ratio_blp_rw_average = 0.450429
GrpLevelPara = 3.181834 

BW Util details:
bwutil = 0.264885 
total_CMD = 558390 
util_bw = 147909 
Wasted_Col = 167486 
Wasted_Row = 13410 
Idle = 229585 

BW Util Bottlenecks: 
RCDc_limit = 327282 
RCDWRc_limit = 68408 
WTRc_limit = 91083 
RTWc_limit = 501618 
CCDLc_limit = 101164 
rwq = 0 
CCDLc_limit_alone = 61254 
WTRc_limit_alone = 83017 
RTWc_limit_alone = 469774 

Commands details: 
total_CMD = 558390 
n_nop = 342448 
Read = 100420 
Write = 0 
L2_Alloc = 0 
L2_WB = 47489 
n_act = 63631 
n_pre = 63615 
n_ref = 0 
n_req = 119386 
total_req = 147909 

Dual Bus Interface Util: 
issued_total_row = 127246 
issued_total_col = 147909 
Row_Bus_Util =  0.227880 
CoL_Bus_Util = 0.264885 
Either_Row_CoL_Bus_Util = 0.386723 
Issued_on_Two_Bus_Simul_Util = 0.106042 
issued_two_Eff = 0.274208 
queue_avg = 25.149126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1491
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343541 n_act=63343 n_pre=63327 n_ref_event=0 n_req=118819 n_rd=99921 n_rd_L2_A=0 n_write=0 n_wr_bk=47074 bw_util=0.2632
n_activity=347350 dram_eff=0.4232
bk0: 6430a 339190i bk1: 6470a 337133i bk2: 6259a 343839i bk3: 6328a 345226i bk4: 6117a 353745i bk5: 6120a 353703i bk6: 6012a 342069i bk7: 6069a 337829i bk8: 6265a 337125i bk9: 6397a 338079i bk10: 6318a 343149i bk11: 6285a 338199i bk12: 6283a 341713i bk13: 6153a 341943i bk14: 6200a 339372i bk15: 6215a 339204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466895
Row_Buffer_Locality_read = 0.500836
Row_Buffer_Locality_write = 0.287438
Bank_Level_Parallism = 10.901418
Bank_Level_Parallism_Col = 6.171216
Bank_Level_Parallism_Ready = 2.143542
write_to_read_ratio_blp_rw_average = 0.451852
GrpLevelPara = 3.165617 

BW Util details:
bwutil = 0.263248 
total_CMD = 558390 
util_bw = 146995 
Wasted_Col = 168359 
Wasted_Row = 13185 
Idle = 229851 

BW Util Bottlenecks: 
RCDc_limit = 325775 
RCDWRc_limit = 68727 
WTRc_limit = 93250 
RTWc_limit = 497787 
CCDLc_limit = 101481 
rwq = 0 
CCDLc_limit_alone = 61760 
WTRc_limit_alone = 85071 
RTWc_limit_alone = 466245 

Commands details: 
total_CMD = 558390 
n_nop = 343541 
Read = 99921 
Write = 0 
L2_Alloc = 0 
L2_WB = 47074 
n_act = 63343 
n_pre = 63327 
n_ref = 0 
n_req = 118819 
total_req = 146995 

Dual Bus Interface Util: 
issued_total_row = 126670 
issued_total_col = 146995 
Row_Bus_Util =  0.226849 
CoL_Bus_Util = 0.263248 
Either_Row_CoL_Bus_Util = 0.384765 
Issued_on_Two_Bus_Simul_Util = 0.105331 
issued_two_Eff = 0.273755 
queue_avg = 24.613722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6137
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=342961 n_act=63407 n_pre=63391 n_ref_event=0 n_req=119228 n_rd=100332 n_rd_L2_A=0 n_write=0 n_wr_bk=47256 bw_util=0.2643
n_activity=347943 dram_eff=0.4242
bk0: 6469a 343930i bk1: 6463a 336563i bk2: 6294a 344206i bk3: 6255a 343104i bk4: 6155a 356965i bk5: 6085a 350513i bk6: 6159a 340530i bk7: 6169a 338433i bk8: 6411a 332108i bk9: 6354a 333584i bk10: 6257a 338510i bk11: 6310a 339872i bk12: 6205a 339903i bk13: 6222a 341951i bk14: 6295a 340547i bk15: 6229a 339319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468187
Row_Buffer_Locality_read = 0.501066
Row_Buffer_Locality_write = 0.293607
Bank_Level_Parallism = 10.937106
Bank_Level_Parallism_Col = 6.203746
Bank_Level_Parallism_Ready = 2.136081
write_to_read_ratio_blp_rw_average = 0.457961
GrpLevelPara = 3.185962 

BW Util details:
bwutil = 0.264310 
total_CMD = 558390 
util_bw = 147588 
Wasted_Col = 167915 
Wasted_Row = 13051 
Idle = 229836 

BW Util Bottlenecks: 
RCDc_limit = 326440 
RCDWRc_limit = 67688 
WTRc_limit = 92711 
RTWc_limit = 503891 
CCDLc_limit = 102004 
rwq = 0 
CCDLc_limit_alone = 61302 
WTRc_limit_alone = 84910 
RTWc_limit_alone = 470990 

Commands details: 
total_CMD = 558390 
n_nop = 342961 
Read = 100332 
Write = 0 
L2_Alloc = 0 
L2_WB = 47256 
n_act = 63407 
n_pre = 63391 
n_ref = 0 
n_req = 119228 
total_req = 147588 

Dual Bus Interface Util: 
issued_total_row = 126798 
issued_total_col = 147588 
Row_Bus_Util =  0.227078 
CoL_Bus_Util = 0.264310 
Either_Row_CoL_Bus_Util = 0.385804 
Issued_on_Two_Bus_Simul_Util = 0.105584 
issued_two_Eff = 0.273673 
queue_avg = 25.051455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0515
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=342313 n_act=63789 n_pre=63773 n_ref_event=0 n_req=119737 n_rd=100709 n_rd_L2_A=0 n_write=0 n_wr_bk=47508 bw_util=0.2654
n_activity=347642 dram_eff=0.4263
bk0: 6436a 336020i bk1: 6361a 336564i bk2: 6335a 336075i bk3: 6319a 340920i bk4: 6174a 348773i bk5: 6170a 351615i bk6: 6166a 336327i bk7: 6191a 335125i bk8: 6399a 333506i bk9: 6381a 334709i bk10: 6340a 333661i bk11: 6424a 337397i bk12: 6227a 343617i bk13: 6199a 337965i bk14: 6285a 332865i bk15: 6302a 339263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467257
Row_Buffer_Locality_read = 0.498903
Row_Buffer_Locality_write = 0.299769
Bank_Level_Parallism = 11.081602
Bank_Level_Parallism_Col = 6.282660
Bank_Level_Parallism_Ready = 2.158862
write_to_read_ratio_blp_rw_average = 0.453712
GrpLevelPara = 3.197926 

BW Util details:
bwutil = 0.265436 
total_CMD = 558390 
util_bw = 148217 
Wasted_Col = 167311 
Wasted_Row = 12906 
Idle = 229956 

BW Util Bottlenecks: 
RCDc_limit = 329477 
RCDWRc_limit = 67416 
WTRc_limit = 91268 
RTWc_limit = 515349 
CCDLc_limit = 101940 
rwq = 0 
CCDLc_limit_alone = 61845 
WTRc_limit_alone = 83642 
RTWc_limit_alone = 482880 

Commands details: 
total_CMD = 558390 
n_nop = 342313 
Read = 100709 
Write = 0 
L2_Alloc = 0 
L2_WB = 47508 
n_act = 63789 
n_pre = 63773 
n_ref = 0 
n_req = 119737 
total_req = 148217 

Dual Bus Interface Util: 
issued_total_row = 127562 
issued_total_col = 148217 
Row_Bus_Util =  0.228446 
CoL_Bus_Util = 0.265436 
Either_Row_CoL_Bus_Util = 0.386964 
Issued_on_Two_Bus_Simul_Util = 0.106918 
issued_two_Eff = 0.276300 
queue_avg = 25.484737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4847
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343318 n_act=63212 n_pre=63196 n_ref_event=0 n_req=118979 n_rd=99952 n_rd_L2_A=0 n_write=0 n_wr_bk=47466 bw_util=0.264
n_activity=347983 dram_eff=0.4236
bk0: 6461a 337792i bk1: 6407a 338189i bk2: 6341a 343724i bk3: 6282a 347202i bk4: 6123a 354736i bk5: 6134a 348499i bk6: 6076a 338180i bk7: 6112a 339267i bk8: 6361a 337632i bk9: 6262a 341164i bk10: 6309a 336207i bk11: 6377a 339502i bk12: 6220a 342949i bk13: 6097a 345543i bk14: 6190a 342434i bk15: 6200a 340825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468713
Row_Buffer_Locality_read = 0.503192
Row_Buffer_Locality_write = 0.287591
Bank_Level_Parallism = 10.891706
Bank_Level_Parallism_Col = 6.189558
Bank_Level_Parallism_Ready = 2.137046
write_to_read_ratio_blp_rw_average = 0.453374
GrpLevelPara = 3.178256 

BW Util details:
bwutil = 0.264005 
total_CMD = 558390 
util_bw = 147418 
Wasted_Col = 167430 
Wasted_Row = 13785 
Idle = 229757 

BW Util Bottlenecks: 
RCDc_limit = 323624 
RCDWRc_limit = 68715 
WTRc_limit = 93173 
RTWc_limit = 500593 
CCDLc_limit = 100089 
rwq = 0 
CCDLc_limit_alone = 60488 
WTRc_limit_alone = 85417 
RTWc_limit_alone = 468748 

Commands details: 
total_CMD = 558390 
n_nop = 343318 
Read = 99952 
Write = 0 
L2_Alloc = 0 
L2_WB = 47466 
n_act = 63212 
n_pre = 63196 
n_ref = 0 
n_req = 118979 
total_req = 147418 

Dual Bus Interface Util: 
issued_total_row = 126408 
issued_total_col = 147418 
Row_Bus_Util =  0.226379 
CoL_Bus_Util = 0.264005 
Either_Row_CoL_Bus_Util = 0.385164 
Issued_on_Two_Bus_Simul_Util = 0.105220 
issued_two_Eff = 0.273183 
queue_avg = 24.254986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.255
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=342167 n_act=63974 n_pre=63958 n_ref_event=0 n_req=119171 n_rd=100214 n_rd_L2_A=0 n_write=0 n_wr_bk=47230 bw_util=0.2641
n_activity=349186 dram_eff=0.4223
bk0: 6471a 334067i bk1: 6377a 336451i bk2: 6285a 340132i bk3: 6389a 341886i bk4: 6057a 349352i bk5: 6095a 345871i bk6: 6099a 336674i bk7: 6212a 335706i bk8: 6376a 333800i bk9: 6408a 335749i bk10: 6237a 337111i bk11: 6308a 334474i bk12: 6245a 339089i bk13: 6226a 341502i bk14: 6175a 338804i bk15: 6254a 340364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.463175
Row_Buffer_Locality_read = 0.495979
Row_Buffer_Locality_write = 0.289761
Bank_Level_Parallism = 11.000775
Bank_Level_Parallism_Col = 6.219775
Bank_Level_Parallism_Ready = 2.142393
write_to_read_ratio_blp_rw_average = 0.457559
GrpLevelPara = 3.173676 

BW Util details:
bwutil = 0.264052 
total_CMD = 558390 
util_bw = 147444 
Wasted_Col = 169935 
Wasted_Row = 12814 
Idle = 228197 

BW Util Bottlenecks: 
RCDc_limit = 331993 
RCDWRc_limit = 69135 
WTRc_limit = 90886 
RTWc_limit = 516958 
CCDLc_limit = 103117 
rwq = 0 
CCDLc_limit_alone = 62463 
WTRc_limit_alone = 83261 
RTWc_limit_alone = 483929 

Commands details: 
total_CMD = 558390 
n_nop = 342167 
Read = 100214 
Write = 0 
L2_Alloc = 0 
L2_WB = 47230 
n_act = 63974 
n_pre = 63958 
n_ref = 0 
n_req = 119171 
total_req = 147444 

Dual Bus Interface Util: 
issued_total_row = 127932 
issued_total_col = 147444 
Row_Bus_Util =  0.229109 
CoL_Bus_Util = 0.264052 
Either_Row_CoL_Bus_Util = 0.387226 
Issued_on_Two_Bus_Simul_Util = 0.105935 
issued_two_Eff = 0.273574 
queue_avg = 24.995558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9956
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=341560 n_act=64492 n_pre=64476 n_ref_event=0 n_req=119820 n_rd=100838 n_rd_L2_A=0 n_write=0 n_wr_bk=47395 bw_util=0.2655
n_activity=347547 dram_eff=0.4265
bk0: 6432a 329082i bk1: 6408a 327593i bk2: 6328a 335371i bk3: 6416a 334247i bk4: 6124a 340924i bk5: 6146a 340382i bk6: 6239a 333877i bk7: 6195a 332492i bk8: 6355a 327126i bk9: 6431a 330223i bk10: 6360a 333438i bk11: 6376a 330412i bk12: 6285a 334531i bk13: 6268a 332382i bk14: 6195a 334000i bk15: 6280a 332731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.461759
Row_Buffer_Locality_read = 0.491372
Row_Buffer_Locality_write = 0.304446
Bank_Level_Parallism = 11.344565
Bank_Level_Parallism_Col = 6.409150
Bank_Level_Parallism_Ready = 2.184959
write_to_read_ratio_blp_rw_average = 0.455500
GrpLevelPara = 3.225664 

BW Util details:
bwutil = 0.265465 
total_CMD = 558390 
util_bw = 148233 
Wasted_Col = 167355 
Wasted_Row = 12785 
Idle = 230017 

BW Util Bottlenecks: 
RCDc_limit = 337070 
RCDWRc_limit = 66482 
WTRc_limit = 89963 
RTWc_limit = 529304 
CCDLc_limit = 104039 
rwq = 0 
CCDLc_limit_alone = 62647 
WTRc_limit_alone = 82299 
RTWc_limit_alone = 495576 

Commands details: 
total_CMD = 558390 
n_nop = 341560 
Read = 100838 
Write = 0 
L2_Alloc = 0 
L2_WB = 47395 
n_act = 64492 
n_pre = 64476 
n_ref = 0 
n_req = 119820 
total_req = 148233 

Dual Bus Interface Util: 
issued_total_row = 128968 
issued_total_col = 148233 
Row_Bus_Util =  0.230964 
CoL_Bus_Util = 0.265465 
Either_Row_CoL_Bus_Util = 0.388313 
Issued_on_Two_Bus_Simul_Util = 0.108116 
issued_two_Eff = 0.278425 
queue_avg = 26.930487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9305
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343799 n_act=62923 n_pre=62907 n_ref_event=0 n_req=118936 n_rd=100149 n_rd_L2_A=0 n_write=0 n_wr_bk=47024 bw_util=0.2636
n_activity=348161 dram_eff=0.4227
bk0: 6499a 338614i bk1: 6407a 342707i bk2: 6265a 345267i bk3: 6206a 347809i bk4: 6016a 353312i bk5: 6027a 350608i bk6: 6167a 337484i bk7: 6249a 335959i bk8: 6373a 343678i bk9: 6389a 337595i bk10: 6330a 336406i bk11: 6271a 341421i bk12: 6249a 342052i bk13: 6183a 342659i bk14: 6259a 343718i bk15: 6259a 341672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470951
Row_Buffer_Locality_read = 0.505247
Row_Buffer_Locality_write = 0.288125
Bank_Level_Parallism = 10.870683
Bank_Level_Parallism_Col = 6.190764
Bank_Level_Parallism_Ready = 2.163304
write_to_read_ratio_blp_rw_average = 0.455386
GrpLevelPara = 3.181251 

BW Util details:
bwutil = 0.263567 
total_CMD = 558390 
util_bw = 147173 
Wasted_Col = 168258 
Wasted_Row = 13179 
Idle = 229780 

BW Util Bottlenecks: 
RCDc_limit = 323143 
RCDWRc_limit = 68377 
WTRc_limit = 90120 
RTWc_limit = 508944 
CCDLc_limit = 101180 
rwq = 0 
CCDLc_limit_alone = 60977 
WTRc_limit_alone = 82375 
RTWc_limit_alone = 476486 

Commands details: 
total_CMD = 558390 
n_nop = 343799 
Read = 100149 
Write = 0 
L2_Alloc = 0 
L2_WB = 47024 
n_act = 62923 
n_pre = 62907 
n_ref = 0 
n_req = 118936 
total_req = 147173 

Dual Bus Interface Util: 
issued_total_row = 125830 
issued_total_col = 147173 
Row_Bus_Util =  0.225344 
CoL_Bus_Util = 0.263567 
Either_Row_CoL_Bus_Util = 0.384303 
Issued_on_Two_Bus_Simul_Util = 0.104608 
issued_two_Eff = 0.272202 
queue_avg = 24.403410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4034
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343164 n_act=63417 n_pre=63401 n_ref_event=0 n_req=119011 n_rd=100109 n_rd_L2_A=0 n_write=0 n_wr_bk=47073 bw_util=0.2636
n_activity=347087 dram_eff=0.424
bk0: 6415a 337495i bk1: 6341a 338559i bk2: 6330a 340038i bk3: 6300a 343826i bk4: 6116a 351059i bk5: 6095a 351512i bk6: 6119a 338660i bk7: 6141a 334702i bk8: 6334a 342691i bk9: 6407a 336888i bk10: 6276a 336952i bk11: 6297a 340949i bk12: 6299a 337355i bk13: 6194a 340633i bk14: 6226a 341437i bk15: 6219a 338421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467133
Row_Buffer_Locality_read = 0.502093
Row_Buffer_Locality_write = 0.281981
Bank_Level_Parallism = 10.987360
Bank_Level_Parallism_Col = 6.237790
Bank_Level_Parallism_Ready = 2.162730
write_to_read_ratio_blp_rw_average = 0.457226
GrpLevelPara = 3.192955 

BW Util details:
bwutil = 0.263583 
total_CMD = 558390 
util_bw = 147182 
Wasted_Col = 167669 
Wasted_Row = 12987 
Idle = 230552 

BW Util Bottlenecks: 
RCDc_limit = 326859 
RCDWRc_limit = 68883 
WTRc_limit = 90588 
RTWc_limit = 511802 
CCDLc_limit = 101162 
rwq = 0 
CCDLc_limit_alone = 60989 
WTRc_limit_alone = 83109 
RTWc_limit_alone = 479108 

Commands details: 
total_CMD = 558390 
n_nop = 343164 
Read = 100109 
Write = 0 
L2_Alloc = 0 
L2_WB = 47073 
n_act = 63417 
n_pre = 63401 
n_ref = 0 
n_req = 119011 
total_req = 147182 

Dual Bus Interface Util: 
issued_total_row = 126818 
issued_total_col = 147182 
Row_Bus_Util =  0.227114 
CoL_Bus_Util = 0.263583 
Either_Row_CoL_Bus_Util = 0.385440 
Issued_on_Two_Bus_Simul_Util = 0.105256 
issued_two_Eff = 0.273080 
queue_avg = 24.689060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6891
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 743700 -   mf: uid=234588855, sid4294967295:w4294967295, part=26, addr=0xc2477e80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (743600), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343139 n_act=63283 n_pre=63267 n_ref_event=0 n_req=119336 n_rd=100374 n_rd_L2_A=0 n_write=0 n_wr_bk=47437 bw_util=0.2647
n_activity=346127 dram_eff=0.427
bk0: 6412a 341471i bk1: 6541a 334689i bk2: 6253a 345350i bk3: 6359a 344687i bk4: 6090a 352544i bk5: 6039a 354931i bk6: 6160a 338549i bk7: 6197a 337029i bk8: 6330a 337682i bk9: 6458a 337362i bk10: 6242a 341703i bk11: 6320a 337376i bk12: 6175a 339405i bk13: 6210a 338486i bk14: 6308a 335260i bk15: 6280a 340127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469707
Row_Buffer_Locality_read = 0.502899
Row_Buffer_Locality_write = 0.294009
Bank_Level_Parallism = 10.988312
Bank_Level_Parallism_Col = 6.221530
Bank_Level_Parallism_Ready = 2.175149
write_to_read_ratio_blp_rw_average = 0.451317
GrpLevelPara = 3.170430 

BW Util details:
bwutil = 0.264709 
total_CMD = 558390 
util_bw = 147811 
Wasted_Col = 167044 
Wasted_Row = 12486 
Idle = 231049 

BW Util Bottlenecks: 
RCDc_limit = 325480 
RCDWRc_limit = 68047 
WTRc_limit = 93838 
RTWc_limit = 500365 
CCDLc_limit = 100804 
rwq = 0 
CCDLc_limit_alone = 60740 
WTRc_limit_alone = 85623 
RTWc_limit_alone = 468516 

Commands details: 
total_CMD = 558390 
n_nop = 343139 
Read = 100374 
Write = 0 
L2_Alloc = 0 
L2_WB = 47437 
n_act = 63283 
n_pre = 63267 
n_ref = 0 
n_req = 119336 
total_req = 147811 

Dual Bus Interface Util: 
issued_total_row = 126550 
issued_total_col = 147811 
Row_Bus_Util =  0.226634 
CoL_Bus_Util = 0.264709 
Either_Row_CoL_Bus_Util = 0.385485 
Issued_on_Two_Bus_Simul_Util = 0.105858 
issued_two_Eff = 0.274610 
queue_avg = 24.740679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7407
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343020 n_act=63448 n_pre=63432 n_ref_event=0 n_req=119151 n_rd=100209 n_rd_L2_A=0 n_write=0 n_wr_bk=47380 bw_util=0.2643
n_activity=348354 dram_eff=0.4237
bk0: 6407a 339674i bk1: 6468a 337443i bk2: 6274a 341000i bk3: 6224a 341993i bk4: 6024a 353534i bk5: 6085a 354613i bk6: 6194a 339940i bk7: 6262a 332210i bk8: 6270a 339378i bk9: 6289a 338466i bk10: 6339a 336241i bk11: 6363a 337221i bk12: 6233a 337449i bk13: 6178a 342309i bk14: 6302a 337118i bk15: 6297a 337932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467499
Row_Buffer_Locality_read = 0.502131
Row_Buffer_Locality_write = 0.284289
Bank_Level_Parallism = 10.943937
Bank_Level_Parallism_Col = 6.211471
Bank_Level_Parallism_Ready = 2.163400
write_to_read_ratio_blp_rw_average = 0.456635
GrpLevelPara = 3.173938 

BW Util details:
bwutil = 0.264312 
total_CMD = 558390 
util_bw = 147589 
Wasted_Col = 168872 
Wasted_Row = 13116 
Idle = 228813 

BW Util Bottlenecks: 
RCDc_limit = 325793 
RCDWRc_limit = 69570 
WTRc_limit = 92187 
RTWc_limit = 510891 
CCDLc_limit = 102449 
rwq = 0 
CCDLc_limit_alone = 62133 
WTRc_limit_alone = 84085 
RTWc_limit_alone = 478677 

Commands details: 
total_CMD = 558390 
n_nop = 343020 
Read = 100209 
Write = 0 
L2_Alloc = 0 
L2_WB = 47380 
n_act = 63448 
n_pre = 63432 
n_ref = 0 
n_req = 119151 
total_req = 147589 

Dual Bus Interface Util: 
issued_total_row = 126880 
issued_total_col = 147589 
Row_Bus_Util =  0.227225 
CoL_Bus_Util = 0.264312 
Either_Row_CoL_Bus_Util = 0.385698 
Issued_on_Two_Bus_Simul_Util = 0.105838 
issued_two_Eff = 0.274407 
queue_avg = 24.699627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6996
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=342447 n_act=63428 n_pre=63412 n_ref_event=0 n_req=119814 n_rd=100790 n_rd_L2_A=0 n_write=0 n_wr_bk=47541 bw_util=0.2656
n_activity=346782 dram_eff=0.4277
bk0: 6504a 334483i bk1: 6509a 335589i bk2: 6307a 341925i bk3: 6244a 346835i bk4: 6082a 350718i bk5: 6144a 348563i bk6: 6207a 333909i bk7: 6186a 338209i bk8: 6359a 338950i bk9: 6382a 336306i bk10: 6347a 337566i bk11: 6298a 339155i bk12: 6314a 334864i bk13: 6280a 339011i bk14: 6292a 339110i bk15: 6335a 336626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470613
Row_Buffer_Locality_read = 0.503562
Row_Buffer_Locality_write = 0.296047
Bank_Level_Parallism = 11.044914
Bank_Level_Parallism_Col = 6.268360
Bank_Level_Parallism_Ready = 2.163459
write_to_read_ratio_blp_rw_average = 0.459286
GrpLevelPara = 3.199304 

BW Util details:
bwutil = 0.265640 
total_CMD = 558390 
util_bw = 148331 
Wasted_Col = 167008 
Wasted_Row = 12616 
Idle = 230435 

BW Util Bottlenecks: 
RCDc_limit = 325521 
RCDWRc_limit = 68552 
WTRc_limit = 88485 
RTWc_limit = 514086 
CCDLc_limit = 102035 
rwq = 0 
CCDLc_limit_alone = 61490 
WTRc_limit_alone = 81140 
RTWc_limit_alone = 480886 

Commands details: 
total_CMD = 558390 
n_nop = 342447 
Read = 100790 
Write = 0 
L2_Alloc = 0 
L2_WB = 47541 
n_act = 63428 
n_pre = 63412 
n_ref = 0 
n_req = 119814 
total_req = 148331 

Dual Bus Interface Util: 
issued_total_row = 126840 
issued_total_col = 148331 
Row_Bus_Util =  0.227153 
CoL_Bus_Util = 0.265640 
Either_Row_CoL_Bus_Util = 0.386724 
Issued_on_Two_Bus_Simul_Util = 0.106069 
issued_two_Eff = 0.274276 
queue_avg = 25.239855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2399
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=344185 n_act=62856 n_pre=62840 n_ref_event=0 n_req=119111 n_rd=100222 n_rd_L2_A=0 n_write=0 n_wr_bk=47226 bw_util=0.2641
n_activity=347098 dram_eff=0.4248
bk0: 6331a 341670i bk1: 6424a 342178i bk2: 6338a 338067i bk3: 6212a 349588i bk4: 6007a 358889i bk5: 6015a 355648i bk6: 6111a 340917i bk7: 6205a 338784i bk8: 6353a 340989i bk9: 6522a 335319i bk10: 6377a 341455i bk11: 6302a 336256i bk12: 6161a 341424i bk13: 6190a 344726i bk14: 6408a 335547i bk15: 6266a 339697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472291
Row_Buffer_Locality_read = 0.506346
Row_Buffer_Locality_write = 0.291598
Bank_Level_Parallism = 10.915872
Bank_Level_Parallism_Col = 6.208925
Bank_Level_Parallism_Ready = 2.162796
write_to_read_ratio_blp_rw_average = 0.452862
GrpLevelPara = 3.175472 

BW Util details:
bwutil = 0.264059 
total_CMD = 558390 
util_bw = 147448 
Wasted_Col = 166526 
Wasted_Row = 13274 
Idle = 231142 

BW Util Bottlenecks: 
RCDc_limit = 321577 
RCDWRc_limit = 68560 
WTRc_limit = 90019 
RTWc_limit = 502982 
CCDLc_limit = 100648 
rwq = 0 
CCDLc_limit_alone = 60825 
WTRc_limit_alone = 82488 
RTWc_limit_alone = 470690 

Commands details: 
total_CMD = 558390 
n_nop = 344185 
Read = 100222 
Write = 0 
L2_Alloc = 0 
L2_WB = 47226 
n_act = 62856 
n_pre = 62840 
n_ref = 0 
n_req = 119111 
total_req = 147448 

Dual Bus Interface Util: 
issued_total_row = 125696 
issued_total_col = 147448 
Row_Bus_Util =  0.225104 
CoL_Bus_Util = 0.264059 
Either_Row_CoL_Bus_Util = 0.383612 
Issued_on_Two_Bus_Simul_Util = 0.105552 
issued_two_Eff = 0.275152 
queue_avg = 24.638306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6383
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343899 n_act=63208 n_pre=63192 n_ref_event=0 n_req=118561 n_rd=99806 n_rd_L2_A=0 n_write=0 n_wr_bk=46870 bw_util=0.2627
n_activity=347619 dram_eff=0.4219
bk0: 6437a 338906i bk1: 6416a 337807i bk2: 6244a 347142i bk3: 6155a 347567i bk4: 6110a 352328i bk5: 6034a 353266i bk6: 6201a 337822i bk7: 6114a 340613i bk8: 6295a 343004i bk9: 6368a 339591i bk10: 6298a 337692i bk11: 6265a 340219i bk12: 6212a 341657i bk13: 6223a 339305i bk14: 6207a 342861i bk15: 6227a 343770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466874
Row_Buffer_Locality_read = 0.501633
Row_Buffer_Locality_write = 0.281898
Bank_Level_Parallism = 10.894650
Bank_Level_Parallism_Col = 6.154015
Bank_Level_Parallism_Ready = 2.151906
write_to_read_ratio_blp_rw_average = 0.452874
GrpLevelPara = 3.166092 

BW Util details:
bwutil = 0.262677 
total_CMD = 558390 
util_bw = 146676 
Wasted_Col = 167397 
Wasted_Row = 13542 
Idle = 230775 

BW Util Bottlenecks: 
RCDc_limit = 325509 
RCDWRc_limit = 68806 
WTRc_limit = 90313 
RTWc_limit = 496205 
CCDLc_limit = 99942 
rwq = 0 
CCDLc_limit_alone = 60955 
WTRc_limit_alone = 82783 
RTWc_limit_alone = 464748 

Commands details: 
total_CMD = 558390 
n_nop = 343899 
Read = 99806 
Write = 0 
L2_Alloc = 0 
L2_WB = 46870 
n_act = 63208 
n_pre = 63192 
n_ref = 0 
n_req = 118561 
total_req = 146676 

Dual Bus Interface Util: 
issued_total_row = 126400 
issued_total_col = 146676 
Row_Bus_Util =  0.226365 
CoL_Bus_Util = 0.262677 
Either_Row_CoL_Bus_Util = 0.384124 
Issued_on_Two_Bus_Simul_Util = 0.104918 
issued_two_Eff = 0.273135 
queue_avg = 24.144966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.145
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558390 n_nop=343102 n_act=63278 n_pre=63262 n_ref_event=0 n_req=119338 n_rd=100377 n_rd_L2_A=0 n_write=0 n_wr_bk=47641 bw_util=0.2651
n_activity=348547 dram_eff=0.4247
bk0: 6566a 336588i bk1: 6430a 336344i bk2: 6334a 342605i bk3: 6214a 344137i bk4: 6070a 351939i bk5: 6009a 352489i bk6: 6204a 336874i bk7: 6156a 331235i bk8: 6363a 338805i bk9: 6317a 341223i bk10: 6300a 341914i bk11: 6374a 337739i bk12: 6271a 339680i bk13: 6282a 341023i bk14: 6242a 337762i bk15: 6245a 340230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469758
Row_Buffer_Locality_read = 0.503920
Row_Buffer_Locality_write = 0.288909
Bank_Level_Parallism = 10.968243
Bank_Level_Parallism_Col = 6.233103
Bank_Level_Parallism_Ready = 2.171135
write_to_read_ratio_blp_rw_average = 0.453920
GrpLevelPara = 3.179569 

BW Util details:
bwutil = 0.265080 
total_CMD = 558390 
util_bw = 148018 
Wasted_Col = 167089 
Wasted_Row = 13386 
Idle = 229897 

BW Util Bottlenecks: 
RCDc_limit = 323463 
RCDWRc_limit = 68474 
WTRc_limit = 90269 
RTWc_limit = 505995 
CCDLc_limit = 101637 
rwq = 0 
CCDLc_limit_alone = 61656 
WTRc_limit_alone = 82684 
RTWc_limit_alone = 473599 

Commands details: 
total_CMD = 558390 
n_nop = 343102 
Read = 100377 
Write = 0 
L2_Alloc = 0 
L2_WB = 47641 
n_act = 63278 
n_pre = 63262 
n_ref = 0 
n_req = 119338 
total_req = 148018 

Dual Bus Interface Util: 
issued_total_row = 126540 
issued_total_col = 148018 
Row_Bus_Util =  0.226616 
CoL_Bus_Util = 0.265080 
Either_Row_CoL_Bus_Util = 0.385551 
Issued_on_Two_Bus_Simul_Util = 0.106144 
issued_two_Eff = 0.275306 
queue_avg = 24.756901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 175947, Miss = 93509, Miss_rate = 0.531, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[1]: Access = 176746, Miss = 94095, Miss_rate = 0.532, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[2]: Access = 176071, Miss = 93667, Miss_rate = 0.532, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[3]: Access = 175736, Miss = 93860, Miss_rate = 0.534, Pending_hits = 286, Reservation_fails = 552
L2_cache_bank[4]: Access = 175749, Miss = 93852, Miss_rate = 0.534, Pending_hits = 271, Reservation_fails = 526
L2_cache_bank[5]: Access = 175427, Miss = 93183, Miss_rate = 0.531, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[6]: Access = 175511, Miss = 93627, Miss_rate = 0.533, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[7]: Access = 176121, Miss = 94088, Miss_rate = 0.534, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[8]: Access = 175740, Miss = 92951, Miss_rate = 0.529, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[9]: Access = 176748, Miss = 93248, Miss_rate = 0.528, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[10]: Access = 175136, Miss = 93336, Miss_rate = 0.533, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[11]: Access = 302664, Miss = 198772, Miss_rate = 0.657, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[12]: Access = 175463, Miss = 93187, Miss_rate = 0.531, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[13]: Access = 175359, Miss = 93396, Miss_rate = 0.533, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[14]: Access = 175613, Miss = 93587, Miss_rate = 0.533, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[15]: Access = 176466, Miss = 94150, Miss_rate = 0.534, Pending_hits = 339, Reservation_fails = 48
L2_cache_bank[16]: Access = 175848, Miss = 93106, Miss_rate = 0.529, Pending_hits = 250, Reservation_fails = 446
L2_cache_bank[17]: Access = 176300, Miss = 93596, Miss_rate = 0.531, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[18]: Access = 175113, Miss = 92374, Miss_rate = 0.528, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[19]: Access = 175554, Miss = 93716, Miss_rate = 0.534, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[20]: Access = 175173, Miss = 92857, Miss_rate = 0.530, Pending_hits = 273, Reservation_fails = 69
L2_cache_bank[21]: Access = 175439, Miss = 93487, Miss_rate = 0.533, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[22]: Access = 175250, Miss = 92671, Miss_rate = 0.529, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[23]: Access = 175965, Miss = 94189, Miss_rate = 0.535, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[24]: Access = 175232, Miss = 93127, Miss_rate = 0.531, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[25]: Access = 175939, Miss = 93900, Miss_rate = 0.534, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[26]: Access = 175222, Miss = 92515, Miss_rate = 0.528, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[27]: Access = 175657, Miss = 93510, Miss_rate = 0.532, Pending_hits = 260, Reservation_fails = 14
L2_cache_bank[28]: Access = 176256, Miss = 94026, Miss_rate = 0.533, Pending_hits = 343, Reservation_fails = 53
L2_cache_bank[29]: Access = 176204, Miss = 95113, Miss_rate = 0.540, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[30]: Access = 175295, Miss = 93032, Miss_rate = 0.531, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[31]: Access = 175992, Miss = 94196, Miss_rate = 0.535, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[32]: Access = 175682, Miss = 93824, Miss_rate = 0.534, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[33]: Access = 176063, Miss = 93751, Miss_rate = 0.532, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[34]: Access = 176225, Miss = 94223, Miss_rate = 0.535, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[35]: Access = 176375, Miss = 93710, Miss_rate = 0.531, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[36]: Access = 175803, Miss = 93540, Miss_rate = 0.532, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[37]: Access = 176231, Miss = 93487, Miss_rate = 0.530, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[38]: Access = 175514, Miss = 93346, Miss_rate = 0.532, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[39]: Access = 176062, Miss = 93313, Miss_rate = 0.530, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[40]: Access = 176089, Miss = 93893, Miss_rate = 0.533, Pending_hits = 307, Reservation_fails = 149
L2_cache_bank[41]: Access = 176014, Miss = 94660, Miss_rate = 0.538, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[42]: Access = 175854, Miss = 93372, Miss_rate = 0.531, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[43]: Access = 175991, Miss = 94058, Miss_rate = 0.534, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[44]: Access = 175326, Miss = 93416, Miss_rate = 0.533, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[45]: Access = 175861, Miss = 93784, Miss_rate = 0.533, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[46]: Access = 175685, Miss = 94168, Miss_rate = 0.536, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[47]: Access = 176366, Miss = 95364, Miss_rate = 0.541, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[48]: Access = 176349, Miss = 93663, Miss_rate = 0.531, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[49]: Access = 175540, Miss = 93120, Miss_rate = 0.530, Pending_hits = 294, Reservation_fails = 39
L2_cache_bank[50]: Access = 175395, Miss = 93430, Miss_rate = 0.533, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[51]: Access = 175689, Miss = 93484, Miss_rate = 0.532, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[52]: Access = 176051, Miss = 93574, Miss_rate = 0.532, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[53]: Access = 175911, Miss = 93185, Miss_rate = 0.530, Pending_hits = 287, Reservation_fails = 656
L2_cache_bank[54]: Access = 175798, Miss = 93148, Miss_rate = 0.530, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[55]: Access = 176635, Miss = 93676, Miss_rate = 0.530, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[56]: Access = 175725, Miss = 93842, Miss_rate = 0.534, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[57]: Access = 176286, Miss = 94087, Miss_rate = 0.534, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[58]: Access = 175688, Miss = 93173, Miss_rate = 0.530, Pending_hits = 284, Reservation_fails = 49
L2_cache_bank[59]: Access = 176208, Miss = 93687, Miss_rate = 0.532, Pending_hits = 280, Reservation_fails = 16
L2_cache_bank[60]: Access = 176130, Miss = 93288, Miss_rate = 0.530, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[61]: Access = 175536, Miss = 93145, Miss_rate = 0.531, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[62]: Access = 175663, Miss = 93656, Miss_rate = 0.533, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[63]: Access = 175839, Miss = 93738, Miss_rate = 0.533, Pending_hits = 260, Reservation_fails = 0
L2_total_cache_accesses = 11380520
L2_total_cache_misses = 6095728
L2_total_cache_miss_rate = 0.5356
L2_total_cache_pending_hits = 18920
L2_total_cache_reservation_fails = 2617
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4298042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1456069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1752824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14154
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 967830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 452009
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2434826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7535243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3859431
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2454
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=11380520
icnt_total_pkts_simt_to_mem=11380520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11380520
Req_Network_cycles = 743651
Req_Network_injected_packets_per_cycle =      15.3036 
Req_Network_conflicts_per_cycle =      43.0382
Req_Network_conflicts_per_cycle_util =      52.6627
Req_Bank_Level_Parallism =      18.7258
Req_Network_in_buffer_full_per_cycle =     313.2467
Req_Network_in_buffer_avg_util =     315.4196
Req_Network_out_buffer_full_per_cycle =       0.5962
Req_Network_out_buffer_avg_util =      52.6052

Reply_Network_injected_packets_num = 11380520
Reply_Network_cycles = 743651
Reply_Network_injected_packets_per_cycle =       15.3036
Reply_Network_conflicts_per_cycle =       12.8928
Reply_Network_conflicts_per_cycle_util =      15.8377
Reply_Bank_Level_Parallism =      18.7991
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.0466
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1913
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 9 min, 0 sec (36540 sec)
gpgpu_simulation_rate = 12822 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 14489
gpu_sim_insn = 19957884
gpu_ipc =    1377.4508
gpu_tot_sim_cycle = 758140
gpu_tot_sim_insn = 488497347
gpu_tot_ipc =     644.3366
gpu_tot_issued_cta = 41034
gpu_occupancy = 25.9353% 
gpu_tot_occupancy = 59.2441% 
max_total_param_size = 0
gpu_stall_dramfull = 7340280
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       8.3519
partiton_level_parallism_total  =      15.1707
partiton_level_parallism_util =      14.4612
partiton_level_parallism_util_total  =      19.5742
L2_BW  =     302.5400 GB/Sec
L2_BW_total  =     549.5442 GB/Sec
gpu_total_sim_rate=13230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 289333, Miss = 154660, Miss_rate = 0.535, Pending_hits = 3278, Reservation_fails = 7892853
	L1D_cache_core[1]: Access = 289186, Miss = 154466, Miss_rate = 0.534, Pending_hits = 3274, Reservation_fails = 7840241
	L1D_cache_core[2]: Access = 256652, Miss = 136021, Miss_rate = 0.530, Pending_hits = 2264, Reservation_fails = 7933117
	L1D_cache_core[3]: Access = 249298, Miss = 132157, Miss_rate = 0.530, Pending_hits = 2115, Reservation_fails = 7913365
	L1D_cache_core[4]: Access = 252651, Miss = 133962, Miss_rate = 0.530, Pending_hits = 2145, Reservation_fails = 7922697
	L1D_cache_core[5]: Access = 249495, Miss = 132326, Miss_rate = 0.530, Pending_hits = 2157, Reservation_fails = 7829417
	L1D_cache_core[6]: Access = 262013, Miss = 139707, Miss_rate = 0.533, Pending_hits = 2365, Reservation_fails = 7836372
	L1D_cache_core[7]: Access = 265822, Miss = 141892, Miss_rate = 0.534, Pending_hits = 2363, Reservation_fails = 7629632
	L1D_cache_core[8]: Access = 266893, Miss = 142882, Miss_rate = 0.535, Pending_hits = 2364, Reservation_fails = 7950266
	L1D_cache_core[9]: Access = 270929, Miss = 144663, Miss_rate = 0.534, Pending_hits = 2337, Reservation_fails = 7885657
	L1D_cache_core[10]: Access = 258087, Miss = 137451, Miss_rate = 0.533, Pending_hits = 2156, Reservation_fails = 7688832
	L1D_cache_core[11]: Access = 251932, Miss = 133808, Miss_rate = 0.531, Pending_hits = 2197, Reservation_fails = 7747591
	L1D_cache_core[12]: Access = 256026, Miss = 135424, Miss_rate = 0.529, Pending_hits = 2129, Reservation_fails = 7911868
	L1D_cache_core[13]: Access = 248991, Miss = 132318, Miss_rate = 0.531, Pending_hits = 2081, Reservation_fails = 7692184
	L1D_cache_core[14]: Access = 251671, Miss = 133411, Miss_rate = 0.530, Pending_hits = 2015, Reservation_fails = 7634418
	L1D_cache_core[15]: Access = 256076, Miss = 135671, Miss_rate = 0.530, Pending_hits = 2213, Reservation_fails = 7620975
	L1D_cache_core[16]: Access = 253919, Miss = 133967, Miss_rate = 0.528, Pending_hits = 2046, Reservation_fails = 7571395
	L1D_cache_core[17]: Access = 249736, Miss = 132284, Miss_rate = 0.530, Pending_hits = 2102, Reservation_fails = 7656312
	L1D_cache_core[18]: Access = 252971, Miss = 133882, Miss_rate = 0.529, Pending_hits = 2059, Reservation_fails = 7631098
	L1D_cache_core[19]: Access = 252873, Miss = 133997, Miss_rate = 0.530, Pending_hits = 2203, Reservation_fails = 7690050
	L1D_cache_core[20]: Access = 252404, Miss = 133786, Miss_rate = 0.530, Pending_hits = 2217, Reservation_fails = 7660664
	L1D_cache_core[21]: Access = 250173, Miss = 132744, Miss_rate = 0.531, Pending_hits = 2149, Reservation_fails = 7654533
	L1D_cache_core[22]: Access = 249922, Miss = 132486, Miss_rate = 0.530, Pending_hits = 2154, Reservation_fails = 7675120
	L1D_cache_core[23]: Access = 252581, Miss = 133881, Miss_rate = 0.530, Pending_hits = 2235, Reservation_fails = 7718606
	L1D_cache_core[24]: Access = 249392, Miss = 132364, Miss_rate = 0.531, Pending_hits = 2150, Reservation_fails = 7501622
	L1D_cache_core[25]: Access = 250560, Miss = 132692, Miss_rate = 0.530, Pending_hits = 2090, Reservation_fails = 7667257
	L1D_cache_core[26]: Access = 248970, Miss = 131878, Miss_rate = 0.530, Pending_hits = 2086, Reservation_fails = 7689466
	L1D_cache_core[27]: Access = 249872, Miss = 132652, Miss_rate = 0.531, Pending_hits = 2264, Reservation_fails = 7498701
	L1D_cache_core[28]: Access = 251504, Miss = 133327, Miss_rate = 0.530, Pending_hits = 2233, Reservation_fails = 7692640
	L1D_cache_core[29]: Access = 250502, Miss = 132869, Miss_rate = 0.530, Pending_hits = 2167, Reservation_fails = 7470933
	L1D_cache_core[30]: Access = 251694, Miss = 133593, Miss_rate = 0.531, Pending_hits = 2142, Reservation_fails = 7623607
	L1D_cache_core[31]: Access = 252485, Miss = 134002, Miss_rate = 0.531, Pending_hits = 2144, Reservation_fails = 7643021
	L1D_cache_core[32]: Access = 252749, Miss = 134049, Miss_rate = 0.530, Pending_hits = 2211, Reservation_fails = 7526426
	L1D_cache_core[33]: Access = 248822, Miss = 131832, Miss_rate = 0.530, Pending_hits = 2184, Reservation_fails = 7665985
	L1D_cache_core[34]: Access = 248757, Miss = 132315, Miss_rate = 0.532, Pending_hits = 2191, Reservation_fails = 7378362
	L1D_cache_core[35]: Access = 248967, Miss = 131619, Miss_rate = 0.529, Pending_hits = 2123, Reservation_fails = 7614188
	L1D_cache_core[36]: Access = 249732, Miss = 132586, Miss_rate = 0.531, Pending_hits = 2184, Reservation_fails = 7484430
	L1D_cache_core[37]: Access = 250300, Miss = 132500, Miss_rate = 0.529, Pending_hits = 2122, Reservation_fails = 7711225
	L1D_cache_core[38]: Access = 251742, Miss = 133487, Miss_rate = 0.530, Pending_hits = 2123, Reservation_fails = 7658275
	L1D_cache_core[39]: Access = 251530, Miss = 134159, Miss_rate = 0.533, Pending_hits = 2299, Reservation_fails = 7623880
	L1D_cache_core[40]: Access = 247243, Miss = 130983, Miss_rate = 0.530, Pending_hits = 2068, Reservation_fails = 7573775
	L1D_cache_core[41]: Access = 251104, Miss = 133216, Miss_rate = 0.531, Pending_hits = 2165, Reservation_fails = 7619172
	L1D_cache_core[42]: Access = 247148, Miss = 130806, Miss_rate = 0.529, Pending_hits = 2152, Reservation_fails = 7404056
	L1D_cache_core[43]: Access = 254764, Miss = 134908, Miss_rate = 0.530, Pending_hits = 2203, Reservation_fails = 7574249
	L1D_cache_core[44]: Access = 249684, Miss = 132826, Miss_rate = 0.532, Pending_hits = 2173, Reservation_fails = 7576623
	L1D_cache_core[45]: Access = 249480, Miss = 131979, Miss_rate = 0.529, Pending_hits = 2103, Reservation_fails = 7716692
	L1D_cache_core[46]: Access = 253310, Miss = 134436, Miss_rate = 0.531, Pending_hits = 2237, Reservation_fails = 7728130
	L1D_cache_core[47]: Access = 247384, Miss = 131429, Miss_rate = 0.531, Pending_hits = 2158, Reservation_fails = 7346951
	L1D_cache_core[48]: Access = 250990, Miss = 132874, Miss_rate = 0.529, Pending_hits = 2131, Reservation_fails = 7637899
	L1D_cache_core[49]: Access = 253195, Miss = 134243, Miss_rate = 0.530, Pending_hits = 2168, Reservation_fails = 7604593
	L1D_cache_core[50]: Access = 251735, Miss = 133666, Miss_rate = 0.531, Pending_hits = 2152, Reservation_fails = 7637266
	L1D_cache_core[51]: Access = 253873, Miss = 134985, Miss_rate = 0.532, Pending_hits = 2257, Reservation_fails = 7701288
	L1D_cache_core[52]: Access = 249822, Miss = 132244, Miss_rate = 0.529, Pending_hits = 2109, Reservation_fails = 7714293
	L1D_cache_core[53]: Access = 251123, Miss = 133433, Miss_rate = 0.531, Pending_hits = 2222, Reservation_fails = 7654945
	L1D_cache_core[54]: Access = 251124, Miss = 133173, Miss_rate = 0.530, Pending_hits = 2223, Reservation_fails = 7707523
	L1D_cache_core[55]: Access = 252038, Miss = 133284, Miss_rate = 0.529, Pending_hits = 2172, Reservation_fails = 7498744
	L1D_cache_core[56]: Access = 252284, Miss = 133814, Miss_rate = 0.530, Pending_hits = 2195, Reservation_fails = 7553731
	L1D_cache_core[57]: Access = 253494, Miss = 134579, Miss_rate = 0.531, Pending_hits = 2222, Reservation_fails = 7793516
	L1D_cache_core[58]: Access = 250652, Miss = 133072, Miss_rate = 0.531, Pending_hits = 2231, Reservation_fails = 7630093
	L1D_cache_core[59]: Access = 250917, Miss = 133050, Miss_rate = 0.530, Pending_hits = 2122, Reservation_fails = 7607248
	L1D_cache_core[60]: Access = 252052, Miss = 133692, Miss_rate = 0.530, Pending_hits = 2161, Reservation_fails = 7800042
	L1D_cache_core[61]: Access = 253210, Miss = 134256, Miss_rate = 0.530, Pending_hits = 2213, Reservation_fails = 7596693
	L1D_cache_core[62]: Access = 254580, Miss = 134651, Miss_rate = 0.529, Pending_hits = 2139, Reservation_fails = 7563071
	L1D_cache_core[63]: Access = 251912, Miss = 133125, Miss_rate = 0.528, Pending_hits = 2103, Reservation_fails = 7797253
	L1D_cache_core[64]: Access = 258333, Miss = 136893, Miss_rate = 0.530, Pending_hits = 2239, Reservation_fails = 7551516
	L1D_cache_core[65]: Access = 247903, Miss = 131948, Miss_rate = 0.532, Pending_hits = 2303, Reservation_fails = 7631260
	L1D_cache_core[66]: Access = 250546, Miss = 133706, Miss_rate = 0.534, Pending_hits = 2222, Reservation_fails = 7887019
	L1D_cache_core[67]: Access = 248442, Miss = 132160, Miss_rate = 0.532, Pending_hits = 2239, Reservation_fails = 7988110
	L1D_cache_core[68]: Access = 250989, Miss = 133226, Miss_rate = 0.531, Pending_hits = 2151, Reservation_fails = 7844210
	L1D_cache_core[69]: Access = 258469, Miss = 136631, Miss_rate = 0.529, Pending_hits = 2150, Reservation_fails = 7863312
	L1D_cache_core[70]: Access = 268662, Miss = 141804, Miss_rate = 0.528, Pending_hits = 2283, Reservation_fails = 7918009
	L1D_cache_core[71]: Access = 267891, Miss = 141432, Miss_rate = 0.528, Pending_hits = 2367, Reservation_fails = 8157286
	L1D_cache_core[72]: Access = 270114, Miss = 142464, Miss_rate = 0.527, Pending_hits = 2327, Reservation_fails = 8240254
	L1D_cache_core[73]: Access = 258861, Miss = 136192, Miss_rate = 0.526, Pending_hits = 2105, Reservation_fails = 8010399
	L1D_cache_core[74]: Access = 249517, Miss = 132361, Miss_rate = 0.530, Pending_hits = 2231, Reservation_fails = 8076591
	L1D_cache_core[75]: Access = 249272, Miss = 132371, Miss_rate = 0.531, Pending_hits = 2132, Reservation_fails = 7770835
	L1D_cache_core[76]: Access = 251677, Miss = 134106, Miss_rate = 0.533, Pending_hits = 2237, Reservation_fails = 7892486
	L1D_cache_core[77]: Access = 250854, Miss = 133259, Miss_rate = 0.531, Pending_hits = 2214, Reservation_fails = 7821026
	L1D_cache_core[78]: Access = 287899, Miss = 154926, Miss_rate = 0.538, Pending_hits = 3518, Reservation_fails = 7898515
	L1D_cache_core[79]: Access = 289177, Miss = 154415, Miss_rate = 0.534, Pending_hits = 3379, Reservation_fails = 7787280
	L1D_total_cache_accesses = 20388936
	L1D_total_cache_misses = 10820388
	L1D_total_cache_miss_rate = 0.5307
	L1D_total_cache_pending_hits = 179507
	L1D_total_cache_reservation_fails = 617013235
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8709841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5089707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 526065825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2539838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177564
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 679200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3167150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90947410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16694514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3871986

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 526065825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 90947410
ctas_completed 41034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1529, 1474, 1225, 1371, 1336, 1190, 1265, 1308, 1462, 1317, 1435, 1508, 1254, 1381, 1309, 1464, 1029, 1116, 1197, 842, 1006, 968, 1241, 957, 1123, 1092, 1083, 1019, 1112, 1062, 1039, 883, 1117, 1077, 785, 806, 940, 902, 816, 991, 840, 1035, 1026, 910, 1088, 848, 901, 1057, 282, 239, 229, 239, 218, 239, 240, 272, 228, 239, 239, 229, 249, 208, 250, 228, 
gpgpu_n_tot_thrd_icount = 1112190368
gpgpu_n_tot_w_icount = 34755949
gpgpu_n_stall_shd_mem = 196355826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7629545
gpgpu_n_mem_write_global = 3871986
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40791875
gpgpu_n_store_insn = 8861257
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 127056896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195913375
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:606619519	W0_Idle:217396210	W0_Scoreboard:568781686	W1:6437140	W2:3187121	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12503836
single_issue_nums: WS0:8692025	WS1:8684498	WS2:8695236	WS3:8684190	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61036360 {8:7629545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154879440 {40:3871986,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 305181800 {40:7629545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30975888 {8:3871986,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2933 
max_icnt2sh_latency = 3227 
averagemflatency = 3051 
avg_icnt2mem_latency = 2608 
avg_mrq_latency = 156 
avg_icnt2sh_latency = 27 
mrq_lat_table:453789 	237359 	111658 	136903 	248426 	425663 	623325 	814687 	633744 	198433 	12275 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	379977 	574422 	615546 	4719283 	2791111 	1489451 	852156 	79585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	544565 	291754 	190511 	134340 	350799 	607446 	5088339 	2236098 	1378834 	607468 	71377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5708653 	2440998 	1493918 	690299 	432033 	396287 	150275 	63120 	52847 	65255 	7846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	107 	85 	81 	258 	261 	308 	184 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        64        65        64        64        64        64        64        64        65        64        64        64        65 
dram[1]:        64        64        64        64        64        66        64        64        64        64        65        64        64        64        64        65 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        65 
dram[3]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[4]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        64        65        65        64        58        64        64        64        65        64        64        64        64        64 
dram[6]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[8]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        65        65        64        64        64        64        64        64        64        64        65        64        65 
dram[12]:        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[16]:        64        64        64        64        66        65        64        64        64        64        64        64        64        65        64        64 
dram[17]:        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65        65 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[19]:        64        64        65        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[20]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        65 
dram[21]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[23]:        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        65 
dram[25]:        64        64        64        65        64        66        64        64        64        64        64        64        64        64        64        66 
dram[26]:        64        64        64        65        64        65        64        64        64        64        65        64        64        64        64        65 
dram[27]:        64        65        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[28]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[29]:        65        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[30]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        65 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      9938      7482     15195     11287     12214     14180     11110     15114      8779     12085      9803 
dram[1]:     10932      7034     14175      9345      9055      8081     10123     10158     11783     11331     10145     14913      5934     10995     10953     15597 
dram[2]:     15202     11813     13194     14251     19251     11144     14556     13002     11852     12713     15179     11798      9582     10802      9407      7862 
dram[3]:     13794      8810     17987      7641      8840     10548     10173      9876     17265     12857     17457     14733     10525     14554     11647     14339 
dram[4]:      9501     12788      7923     12023      9762      9705     10879     10710     11412     14460     12574     23223     12375     12143     10885      8650 
dram[5]:     12306      8764      6733     14184     10429      9051     11897      9466      8545     10785     12057     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     11148     14696     13251      9534     10854      6780     14992     11367     13471     10189     11853     11878 
dram[7]:      9093     11314      9806     10870     16611     14619     14139     11862     14407     16343     15362     19304     17366     13153      9854      9594 
dram[8]:     17150     12178     12928      8281     16192     10373     11706     11415     10196     15163     14604     16238     10132     14467     11529     11693 
dram[9]:      8668      8180      9530      9433     16667     11596     12618      8334     11377      7552     15213     14938     14761      8297     13166      8103 
dram[10]:      8431     17243     13908     14642      9982     18729     15245      7790      9207      8054     15696     12478     15341     17202     10808     16391 
dram[11]:     14249      8087      9986     11734      9051     16934     11762     17748     14301     15032     12946     15386     11531     16213     18797     11357 
dram[12]:     10584      7836      9649      8325     17205     10705     14555     10877     11834     10021     11151     11589     15866     19833     13411      8063 
dram[13]:      7936     11397     10546      9467     10467     12204     11573      9517     11857     10212      8069     11596      8958     10528      9136     13138 
dram[14]:     10401      9711     18151      8541     14937     15452      7205      9498     10723     12188     14382     12501      9755     11086      6960      9500 
dram[15]:     10461     10280      9494     10569      9234     10640     10929      9204     13476     16414      9196     15280     12317     13501     11626     10782 
dram[16]:      6985     12738      9412      9336     10399     11629      7208      7586     15103     11574     17898     15511     11374     11223      9124     10967 
dram[17]:      8365      7868      7230     10438     10263     12760      9357      8916     14967     10596     14550     13342     17257     10188     15517     17449 
dram[18]:      7753     11382     12200      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928     11867      9065      9638 
dram[19]:     10767      9145      6711      9525     11801     15552     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      9609     14556      7213     12625     11421     10310     13096     11623      9732     11788     16310      9333 
dram[21]:      8035     15714      9064     10838      9553     12045     11091     10103     20187     13437     16190     10743     16289      8818      8612     12159 
dram[22]:     11240     12187     20667     12902     12244     10200     11319     11023     10809     11399      9601     11737      9284      8622     13225     13050 
dram[23]:     11968     11164      9456     12440      8767     11167     11409      9899     13335     10677     11528     12645     12116     11875     10285      6442 
dram[24]:     11416     10416     13274      7988     11125     12428     11917     13250     10012     13182     10461     10946     11614     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     11628     10925      7459      9645     13084     10757     11525     11025     11511      8555      8481     10783 
dram[26]:      9090      8480      9854     14426     10838     13762     12987      9301      9645     10011     22158     15940     11324     12486     10738     10712 
dram[27]:      9014      7259     16752      9347     12629      9298     10915      9416      6924     11963     13122     12858     12116      7506     10205      9452 
dram[28]:     11191      9450     20581     10957      9635     17029     12787     12784     13707     15431     15114     21269      8720     13226      9234     12733 
dram[29]:      9812     11772      9768     12778     10584     16554     11324      9205     14467     17973     18222     13990     11834     16883     10710     10276 
dram[30]:     15652     14178     12713     11662     14118     13159     12400     10312     14129     13324      9199     13049     10585      7089     11773      7655 
dram[31]:      9360      9486     11145     16430     10334     13347     11161      9167     14689     16241     17854     17460      9349      9277     13742     14013 
average row accesses per activate:
dram[0]:  1.879498  1.920302  1.890868  1.909634  1.921378  1.881395  1.822581  1.876981  1.902553  1.872305  1.899754  1.867267  1.896091  1.920381  1.916976  1.893544 
dram[1]:  1.921092  1.908465  1.893703  1.884037  1.972200  1.879382  1.821665  1.838853  1.902475  1.909401  1.905549  1.890587  1.887604  1.878091  1.929873  1.880894 
dram[2]:  1.936052  1.907045  1.904976  1.872841  1.911386  1.896632  1.873275  1.850123  1.916357  1.902626  1.897289  1.913204  1.885063  1.895545  1.890918  1.855161 
dram[3]:  1.921111  1.936718  1.902248  1.903693  1.922003  1.913406  1.808813  1.855885  1.923269  1.876686  1.914051  1.892692  1.915373  1.931294  1.884437  1.901643 
dram[4]:  1.913653  1.903780  1.906788  1.925324  1.874193  1.882033  1.840555  1.880020  1.905642  1.895292  1.895625  1.875549  1.895065  1.888312  1.888261  1.892953 
dram[5]:  1.908015  1.927871  1.893416  1.924576  1.954632  1.895790  1.831444  1.874812  1.927137  1.905908  1.916935  1.881903  1.876091  1.857316  1.892186  1.861775 
dram[6]:  1.907846  1.880010  1.905665  1.879241  1.898146  1.891249  1.820289  1.887431  1.896343  1.926605  1.905674  1.906427  1.874234  1.910809  1.921871  1.876246 
dram[7]:  1.938941  1.916606  1.882934  1.951325  1.892034  1.890253  1.832712  1.877797  1.939349  1.917077  1.919715  1.924242  1.884813  1.900323  1.857280  1.901370 
dram[8]:  1.902992  1.913928  1.846529  1.900127  1.895406  1.900783  1.865720  1.861111  1.891454  1.927304  1.867397  1.885182  1.889636  1.899557  1.902439  1.903755 
dram[9]:  1.917503  1.943879  1.885066  1.873736  1.967231  1.896844  1.866650  1.864479  1.946878  1.926438  1.864588  1.881381  1.848221  1.895519  1.889081  1.867231 
dram[10]:  1.935547  1.922299  1.908412  1.898964  1.919450  1.933263  1.857036  1.865832  1.878951  1.901692  1.888889  1.881566  1.867246  1.909045  1.872835  1.875311 
dram[11]:  1.949173  1.919132  1.880294  1.895597  1.917647  1.934530  1.894697  1.884491  1.898885  1.949136  1.872830  1.902987  1.908538  1.906047  1.920100  1.903258 
dram[12]:  1.937345  1.888353  1.874074  1.873247  1.912919  1.913293  1.851196  1.846972  1.901812  1.895083  1.871714  1.891111  1.916582  1.883250  1.891750  1.860800 
dram[13]:  1.900436  1.918025  1.878409  1.917899  1.893516  1.873925  1.861352  1.863454  1.886626  1.873669  1.910369  1.876186  1.884683  1.877340  1.889027  1.864798 
dram[14]:  1.915226  1.911617  1.897000  1.913558  1.906516  1.898182  1.828179  1.892000  1.866009  1.893947  1.886655  1.890878  1.881064  1.906614  1.883212  1.885108 
dram[15]:  1.890431  1.867018  1.858016  1.876635  1.879587  1.826952  1.806954  1.822757  1.841603  1.859724  1.842959  1.842913  1.882120  1.853162  1.862940  1.835160 
dram[16]:  1.920678  1.949161  1.941834  1.897070  1.880184  1.929603  1.845200  1.847986  1.912012  1.902315  1.897323  1.885792  1.868949  1.907796  1.878590  1.879134 
dram[17]:  1.934965  1.917772  1.923212  1.901701  1.902400  1.902490  1.819045  1.879328  1.859023  1.880039  1.886447  1.896806  1.844206  1.855454  1.886558  1.886681 
dram[18]:  1.920994  1.919571  1.886227  1.907816  1.890041  1.915156  1.838353  1.858254  1.858706  1.900024  1.899606  1.877496  1.861624  1.860459  1.888669  1.900525 
dram[19]:  1.935556  1.911349  1.899925  1.908262  1.908193  1.913135  1.871314  1.922546  1.859766  1.882610  1.871720  1.900859  1.837996  1.881728  1.866537  1.893177 
dram[20]:  1.892848  1.949449  1.863449  1.890274  1.916471  1.882684  1.838567  1.851421  1.879538  1.884411  1.875181  1.875628  1.907773  1.881742  1.889487  1.911414 
dram[21]:  1.918826  1.908557  1.907296  1.906163  1.913752  1.919089  1.852632  1.866163  1.923702  1.882180  1.878545  1.905445  1.853872  1.878232  1.880982  1.879891 
dram[22]:  1.884107  1.897242  1.892315  1.868511  1.899476  1.883733  1.848379  1.828592  1.892259  1.867464  1.887657  1.891575  1.840734  1.862558  1.852331  1.867517 
dram[23]:  1.880861  1.870504  1.944204  1.854453  1.865732  1.854261  1.835657  1.822309  1.882154  1.864274  1.878736  1.853994  1.891540  1.840116  1.854541  1.901554 
dram[24]:  1.934969  1.943560  1.884357  1.879567  1.947240  1.896425  1.865000  1.862401  1.922886  1.914610  1.880398  1.860538  1.921693  1.896163  1.902639  1.900946 
dram[25]:  1.911361  1.902361  1.852970  1.892562  1.919631  1.909971  1.856182  1.847143  1.924552  1.916299  1.879260  1.898468  1.858735  1.872219  1.885120  1.862525 
dram[26]:  1.892181  1.904887  1.908266  1.874052  1.902375  1.943157  1.857107  1.864643  1.899413  1.928799  1.908593  1.891687  1.888889  1.894632  1.882223  1.891471 
dram[27]:  1.942466  1.924128  1.876519  1.845568  1.873761  1.908755  1.859741  1.889523  1.890571  1.895427  1.873243  1.899194  1.870149  1.857459  1.919255  1.889598 
dram[28]:  1.906325  1.928920  1.888530  1.887374  1.918050  1.919187  1.877866  1.876382  1.909765  1.902302  1.924864  1.879688  1.911045  1.891251  1.889355  1.870281 
dram[29]:  1.941919  1.943708  1.896381  1.916559  1.898724  1.897063  1.899642  1.886073  1.896256  1.934735  1.936133  1.856558  1.843942  1.902261  1.929173  1.906942 
dram[30]:  1.870690  1.898350  1.866056  1.865668  1.914983  1.891708  1.896962  1.866801  1.879188  1.929511  1.858105  1.889189  1.867752  1.927107  1.895984  1.870952 
dram[31]:  1.916546  1.893705  1.902147  1.873313  1.899632  1.885100  1.882220  1.885275  1.902105  1.925436  1.919732  1.886281  1.916249  1.865577  1.900075  1.896397 
average row locality = 3896471/2060841 = 1.890719
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6562      6632      6410      6528      6281      6259      6316      6269      6461      6501      6410      6413      6430      6419      6449      6428 
dram[1]:      6520      6506      6389      6488      6276      6159      6250      6218      6447      6525      6455      6500      6472      6379      6378      6395 
dram[2]:      6458      6576      6516      6394      6257      6297      6203      6289      6472      6441      6333      6463      6393      6340      6412      6384 
dram[3]:      6574      6649      6408      6500      6286      6277      6252      6178      6457      6389      6385      6533      6393      6439      6434      6407 
dram[4]:      6585      6524      6405      6438      6227      6236      6282      6196      6472      6468      6466      6378      6327      6410      6430      6490 
dram[5]:      6495      6611      6503      6435      6172      6288      6155      6303      6487      6571      6452      6360      6311      6420      6402      6396 
dram[6]:      6554      6510      6470      6432      6259      6334      6145      6269      6543      6490      6502      6451      6417      6377      6463      6415 
dram[7]:      6666      6575      6470      6505      6199      6202      6211      6253      6542      6531      6491      6454      6477      6404      6487      6393 
dram[8]:      6656      6535      6416      6311      6274      6239      6320      6292      6462      6528      6382      6396      6366      6422      6463      6389 
dram[9]:      6642      6598      6408      6466      6288      6143      6192      6273      6469      6523      6382      6376      6392      6391      6432      6447 
dram[10]:      6643      6545      6498      6432      6139      6259      6275      6246      6423      6483      6319      6339      6278      6383      6348      6329 
dram[11]:      6693      6561      6544      6404      6151      6272      6300      6402      6394      6496      6408      6449      6299      6351      6399      6326 
dram[12]:      6582      6609      6449      6366      6291      6292      6256      6279      6495      6555      6436      6397      6353      6312      6330      6370 
dram[13]:      6602      6543      6379      6404      6177      6165      6347      6266      6475      6462      6353      6462      6345      6376      6323      6285 
dram[14]:      6748      6719      6450      6447      6342      6291      6285      6376      6494      6574      6496      6495      6388      6430      6462      6418 
dram[15]:      6641      6545      6430      6468      6235      6229      6260      6325      6469      6526      6433      6315      6337      6377      6451      6339 
dram[16]:      6556      6666      6462      6454      6314      6293      6283      6367      6441      6597      6443      6377      6416      6412      6530      6463 
dram[17]:      6582      6675      6511      6497      6189      6248      6254      6319      6494      6420      6455      6397      6335      6304      6490      6442 
dram[18]:      6567      6620      6398      6476      6280      6263      6158      6212      6390      6518      6457      6429      6411      6294      6358      6374 
dram[19]:      6618      6606      6450      6419      6314      6225      6303      6309      6529      6475      6406      6471      6342      6368      6431      6363 
dram[20]:      6579      6541      6485      6459      6321      6306      6289      6310      6560      6511      6489      6567      6391      6354      6440      6462 
dram[21]:      6608      6572      6464      6414      6261      6292      6200      6237      6485      6398      6444      6524      6373      6228      6345      6346 
dram[22]:      6607      6523      6420      6544      6216      6259      6222      6336      6508      6544      6382      6454      6405      6375      6326      6391 
dram[23]:      6592      6566      6463      6540      6279      6287      6349      6304      6488      6560      6481      6521      6440      6404      6328      6422 
dram[24]:      6651      6572      6433      6348      6166      6157      6272      6356      6515      6510      6466      6406      6377      6330      6397      6398 
dram[25]:      6564      6499      6471      6451      6243      6266      6254      6268      6487      6528      6408      6425      6441      6336      6368      6377 
dram[26]:      6577      6701      6402      6493      6243      6200      6282      6316      6465      6582      6375      6463      6317      6335      6455      6413 
dram[27]:      6552      6642      6415      6369      6155      6229      6309      6380      6396      6429      6464      6490      6387      6310      6452      6441 
dram[28]:      6656      6663      6432      6365      6233      6301      6324      6300      6486      6493      6480      6438      6468      6417      6425      6476 
dram[29]:      6476      6578      6464      6358      6156      6165      6220      6313      6473      6637      6507      6420      6292      6335      6521      6399 
dram[30]:      6593      6585      6389      6335      6277      6199      6313      6244      6425      6513      6447      6405      6348      6378      6370      6360 
dram[31]:      6706      6563      6462      6344      6214      6162      6323      6282      6504      6443      6443      6520      6406      6415      6384      6387 
total dram reads = 3280592
bank skew: 6748/6139 = 1.10
chip skew: 103415/101939 = 1.01
number of total write accesses:
dram[0]:      3001      3125      2807      2880      2634      2651      2811      2818      3128      3223      3150      3133      2980      3064      3186      3120 
dram[1]:      3082      3048      2820      2866      2658      2625      2809      2906      3071      3172      3149      3218      3030      3098      3093      3080 
dram[2]:      3124      3050      2741      2740      2618      2562      2799      2835      3093      3099      3190      3186      3048      3042      3156      3102 
dram[3]:      3120      3079      2819      2820      2567      2675      2801      2911      3103      3155      3089      3165      3110      3129      3170      3048 
dram[4]:      3038      3080      2795      2873      2594      2625      2810      2833      3105      3129      3168      3135      3101      3125      3070      3140 
dram[5]:      3077      3122      2827      2933      2569      2578      2662      2818      3139      3091      3106      3144      3003      3047      3093      3075 
dram[6]:      3088      3105      2894      2815      2624      2655      2738      2865      3199      3169      3198      3185      3066      3019      3103      3190 
dram[7]:      3159      3199      2902      2897      2711      2613      2796      2905      3178      3094      3257      3203      3123      3049      3123      3110 
dram[8]:      3044      3151      2917      2876      2593      2623      2787      2909      3098      3172      3149      3160      3030      3139      3154      3091 
dram[9]:      3002      3060      2880      2835      2675      2567      2719      2793      3173      3136      3127      3111      3161      3113      3020      3116 
dram[10]:      3055      3093      2964      2789      2537      2640      2860      2855      3051      3161      3099      3119      3060      3073      3058      3068 
dram[11]:      3032      3056      2874      2821      2598      2672      2847      2882      3101      3172      3104      3109      3046      3157      3108      3026 
dram[12]:      3122      3135      2870      2727      2674      2641      2795      2838      3153      3016      3109      3159      3052      3038      3071      3067 
dram[13]:      3021      3108      2844      2804      2585      2631      2852      2765      2972      3132      3182      3108      2994      3098      3199      3052 
dram[14]:      3090      3124      2897      2845      2692      2682      2838      2864      3046      3139      3150      3189      3067      3166      3127      3117 
dram[15]:      3112      3105      2933      2894      2632      2628      2863      2855      3097      3126      3207      3090      3083      3144      3054      3036 
dram[16]:      3189      3110      2922      2786      2562      2637      2835      2833      3142      3133      3099      3098      3142      3022      3106      3157 
dram[17]:      3151      3147      2938      2758      2637      2611      2867      2784      3199      3115      3171      3281      3074      3048      3079      3137 
dram[18]:      3078      3091      2865      2850      2614      2614      2769      2880      3112      3145      3147      3175      3094      3070      3111      2995 
dram[19]:      3014      3057      2923      2816      2586      2677      2892      2921      3083      3135      3165      3133      3045      3121      3062      3152 
dram[20]:      3001      3098      2954      2764      2686      2639      2936      2852      3091      3154      3201      3192      3116      3084      3144      3181 
dram[21]:      3071      3105      2925      2804      2641      2657      2884      2889      3214      3129      3155      3232      3050      3046      3092      3082 
dram[22]:      3103      3090      2988      2738      2633      2641      2874      2797      3207      3062      3139      3178      3035      3091      3094      3063 
dram[23]:      3106      3063      2920      2845      2680      2696      2809      2827      3171      3140      3115      3187      3080      3012      3055      3191 
dram[24]:      3114      3110      2824      2814      2639      2685      2889      2867      3023      3076      3156      3106      3058      3102      3021      3038 
dram[25]:      3067      3131      2881      2805      2583      2653      2805      2864      3069      3112      3205      3128      3046      3024      3122      3073 
dram[26]:      3012      3161      2896      2917      2718      2621      2776      2821      3142      3170      3205      3184      3135      3075      3039      3058 
dram[27]:      3132      3133      2885      2839      2613      2610      2761      2873      3020      3089      3132      3166      3126      3057      3221      3211 
dram[28]:      3116      3096      2923      2791      2611      2674      2902      2854      3055      3170      3178      3154      3123      3092      3085      3143 
dram[29]:      3046      3033      2920      2764      2541      2585      2847      2819      3138      3209      3180      3222      2998      3055      3179      3117 
dram[30]:      2995      3032      2838      2856      2616      2633      2914      2821      3112      3093      3157      3158      3054      3067      3064      3030 
dram[31]:      3126      3152      2897      2865      2636      2645      2873      2896      3169      3165      3140      3175      3077      3073      3057      3124 
total dram writes = 1527772
bank skew: 3281/2537 = 1.29
chip skew: 48319/47284 = 1.02
average mf latency per bank:
dram[0]:       7376      7307      7597      7586      7759      7821      6633      6527      6678      6615      6591      6469      7024      7104      7117      7243
dram[1]:       7246      7288      7514      7517      7636      7848      6536      6507      6668      6562      6498      6425      6819      6996      7187      7286
dram[2]:       7334      7311      7592      7561      7753      7801      6653      6466      6656      6716      6641      6508      6962      7048      7171      7238
dram[3]:       7215      7299      7614      7555      7739      7834      6616      6512      6574      6586      6521      6467      6886      7016      7061      7266
dram[4]:       7207      7239      7626      7439      7746      7695      6567      6349      6499      6592      6409      6454      6891      6907      7190      7113
dram[5]:       7238      7124    112440      7468      7859      7836      6639      6430      6525      6537      6470      6476      6886      6912      7088      7215
dram[6]:       7294      7331      7585      7617      7775      7760      6696      6468      6570      6679      6530      6510      6858      7053      7282      7249
dram[7]:       7191      7223      7572      7586      7791      7849      6718      6441      6541      6606      6402      6407      6930      6916      7094      7189
dram[8]:       7121      7094      7562      7775      7786      7833      6531      6303      6476      6456      6530      6496      7046      6877      7164      7150
dram[9]:       7149      7127      7580      7632      7762      7970      6505      6387      6326      6384      6444      6497      6781      6866      7114      7071
dram[10]:       7141      7180      7458      7666      7981      7822      6557      6350      6538      6424      6565      6554      6959      6911      7210      7218
dram[11]:       7101      7164      7537      7591      7883      7749      6485      6330      6550      6393      6449      6487      6977      6964      7051      7193
dram[12]:       7190      7167      7707      7802      7829      7750      6622      6391      6601      6589      6713      6684      7056      7128      7248      7293
dram[13]:       7314      7200      7755      7806      7997      7952      6644      6495      6815      6565      6683      6735      7165      7104      7119      7395
dram[14]:       7430      7341      7875      8004      8015      8029      6814      6596      6845      6744      6775      6776      7269      7248      7362      7482
dram[15]:       7514      7595      7986      8138      8220      8302      6956      6781      6970      6850      6937      7092      7370      7445      7630      7752
dram[16]:       7263      7312      7460      7672      7853      7736      6521      6487      6679      6631      6541      6563      6989      7081      7080      7214
dram[17]:       7301      7305      7477      7650      7923      7854      6513      6540      6622      6702      6558      6440      7015      7057      7161      7167
dram[18]:       7171      7211      7477      7459      7810      7845      6504      6434      6663      6642      6533      6568      6894      6963      7163      7269
dram[19]:       7193      7264      7433      7600      7875      7873      6469      6411      6629      6611      6656      6542      7067      6916      7192      7313
dram[20]:       7362      7317      7484      7584      7784      7877      6432      6461      6658      6754      6561      6483      6988      7121      7166      7093
dram[21]:       7106      7171      7409      7485      7768      7701      6350      6347      6413      6593      6422      6287      6792      7020      7081      7079
dram[22]:       7300      7384      7567      7614      7962      7852      6518      6587      6572      6753      6603      6495      7000      6993      7215      7278
dram[23]:       8137      8252      8349      8366      8651      8663      7373      7467      7591      7513      7487      7432      7929      7999      8132      8097
dram[24]:       7110      7168      7685      7613      7862      7981      6388      6487      6676      6593      6490      6617      6974      7056      7286      7264
dram[25]:       7210      7220      7600      7714      7774      7849      6456      6539      6622      6562      6484      6472      6957      7104      7221      7214
dram[26]:       7189      7103      7531      7503      7779      7949      6420      6532      6540      6576      6512      6511      6966      7008      7236      7218
dram[27]:       7257      7150      7725      7696      7876      8059      6566      6520      6689      6637      6508      6539      6913      7177      7056      7131
dram[28]:       7184      7284      7609      7802      7988      7903      6448      6496      6610      6653      6513      6649      6987      7206      7260      7269
dram[29]:       7187      7215      7478      7756      7959      7902      6358      6489      6514      6360      6442      6441      6946      7013      7090      7144
dram[30]:       7153      7222      7586      7710      7845      7954      6380      6488      6485      6505      6490      6519      6910      7003      7097      7290
dram[31]:       7201      7213      7493      7708      7905      7857      6323      6499      6479      6512      6559      6490      6952      7055      7358      7233
maximum mf latency per bank:
dram[0]:      23558     23452     24639     23279     30113     23695     24724     22931     21868     19937     22010     23919     24587     23185     23064     21253
dram[1]:      23543     23527     24566     22994     29883     23731     24755     23007     19636     19710     20673     23850     20727     23277     21425     21119
dram[2]:      23667     23528     24553     22905     20975     23631     30071     22631     22529     19306     22403     23646     21180     23273     22696     22459
dram[3]:      23740     23587     24418     23154     21391     23565     24781     22947     21753     20075     28122     23605     20892     23163     22080     20874
dram[4]:      24533     23608     23605     23452     28895     23442     30041     22972     19616     19332     18443     23459     22364     23141     21577     21224
dram[5]:      24607     30105     26975     23515     28905     23775     25099     23514     19016     18975     20513     24041     23956     23477     21897     21512
dram[6]:      23788     23373     23314     23448     28050     23705     30056     23019     19935     21177     23049     23512     21687     23092     22375     21466
dram[7]:      23841     23495     23492     23401     27694     23874     30079     22965     19769     20092     20430     23419     23385     23313     22385     22011
dram[8]:      24447     25515     23761     23284     24630     22573     28039     23437     19607     19549     19734     22689     23716     23581     21571     21091
dram[9]:      24442     25518     23777     23509     25924     22487     28893     23446     18479     21648     20101     22851     23771     23508     21518     20524
dram[10]:      24528     24623     23613     23511     29785     22658     30124     23667     20649     20588     22108     22776     23740     23565     21284     20900
dram[11]:      24542     25522     23596     23568     23601     23565     27231     23922     20589     18149     19860     22903     23600     23510     21085     20947
dram[12]:      29818     22929     23871     27695     24750     22888     29770     23442     20139     23449     29314     23654     23870     23441     21446     21153
dram[13]:      29697     23024     23947     28069     25403     22947     28919     23443     19808     24139     29775     23647     23921     21441     21429     21117
dram[14]:      24528     24652     23839     30116     24702     22912     29789     23554     20692     19740     30076     19846     23553     23504     21403     20820
dram[15]:      23992     24638     23797     29961     24687     22829     27987     23563     21879     24889     30062     22562     23418     23498     21513     21146
dram[16]:      29861     24261     29623     23678     24370     22527     23717     29881     19173     19743     18625     23166     29058     23666     21021     20892
dram[17]:      24749     24268     29384     23682     24366     23016     23760     30119     19397     19752     19157     23165     29779     23673     21016     20832
dram[18]:      24759     22932     28959     23532     30050     22976     23744     28029     20979     18398     19748     22536     29765     23665     21305     20909
dram[19]:      24799     22968     28906     23572     29802     23020     23905     28055     19242     20874     19118     23190     30044     23622     21833     20883
dram[20]:      28947     23656     24712     22899     24371     23084     23566     23048     18724     19626     22331     22887     23517     23381     21663     20780
dram[21]:      29727     24661     24703     24271     24477     23080     23711     23098     18173     19083     23101     23036     23550     23903     21688     20945
dram[22]:      30081     23024     29815     22607     24021     23586     23795     22990     21484     20487     20819     23066     30062     23893     20568     21716
dram[23]:      29697     23139     29825     22564     24420     23966     23630     29723     21981     21647     20775     23121     30075     23617     21287     21863
dram[24]:      30118     23933     30003     22917     23794     23286     23987     23196     20531     20503     21492     18897     22418     22909     20241     21336
dram[25]:      28087     23929     29701     23023     23641     23224     24383     23215     19560     19805     23520     23544     30081     23033     21485     21252
dram[26]:      28953     23853     25053     22947     24556     22438     23910     23046     20228     19414     19849     18876     29623     22986     20629     20905
dram[27]:      28900     23541     25048     22950     24129     23086     24092     23075     21736     20400     23643     23504     22157     23204     20914     21416
dram[28]:      28941     23693     24451     23182     24223     23218     24576     22444     18277     19819     18600     23264     30032     23209     20863     21113
dram[29]:      28940     23744     24373     25479     23540     23143     24444     23229     21920     18833     18529     23287     21825     23108     21238     21414
dram[30]:      30015     23918     24347     24655     23383     23036     24571     22443     18571     20485     20618     19350     22379     23093     21168     21095
dram[31]:      30118     23877     23960     24642     24010     23088     24126     22000     18632     18255     23352     23383     22759     23170     21256     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350030 n_act=64530 n_pre=64514 n_ref_event=0 n_req=122076 n_rd=102768 n_rd_L2_A=0 n_write=0 n_wr_bk=47711 bw_util=0.2643
n_activity=353609 dram_eff=0.4256
bk0: 6562a 344255i bk1: 6632a 340778i bk2: 6410a 352247i bk3: 6528a 349220i bk4: 6281a 360226i bk5: 6259a 362303i bk6: 6316a 347258i bk7: 6269a 345125i bk8: 6461a 342389i bk9: 6501a 341696i bk10: 6410a 347677i bk11: 6413a 351221i bk12: 6430a 344648i bk13: 6419a 345871i bk14: 6449a 344906i bk15: 6428a 344364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471395
Row_Buffer_Locality_read = 0.505420
Row_Buffer_Locality_write = 0.290294
Bank_Level_Parallism = 10.987128
Bank_Level_Parallism_Col = 6.220265
Bank_Level_Parallism_Ready = 2.135055
write_to_read_ratio_blp_rw_average = 0.454880
GrpLevelPara = 3.180895 

BW Util details:
bwutil = 0.264337 
total_CMD = 569269 
util_bw = 150479 
Wasted_Col = 170100 
Wasted_Row = 13102 
Idle = 235588 

BW Util Bottlenecks: 
RCDc_limit = 330540 
RCDWRc_limit = 69248 
WTRc_limit = 95583 
RTWc_limit = 512136 
CCDLc_limit = 102982 
rwq = 0 
CCDLc_limit_alone = 62513 
WTRc_limit_alone = 87452 
RTWc_limit_alone = 479798 

Commands details: 
total_CMD = 569269 
n_nop = 350030 
Read = 102768 
Write = 0 
L2_Alloc = 0 
L2_WB = 47711 
n_act = 64530 
n_pre = 64514 
n_ref = 0 
n_req = 122076 
total_req = 150479 

Dual Bus Interface Util: 
issued_total_row = 129044 
issued_total_col = 150479 
Row_Bus_Util =  0.226684 
CoL_Bus_Util = 0.264337 
Either_Row_CoL_Bus_Util = 0.385124 
Issued_on_Two_Bus_Simul_Util = 0.105897 
issued_two_Eff = 0.274969 
queue_avg = 24.945410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9454
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350640 n_act=64216 n_pre=64200 n_ref_event=0 n_req=121596 n_rd=102357 n_rd_L2_A=0 n_write=0 n_wr_bk=47725 bw_util=0.2636
n_activity=353422 dram_eff=0.4247
bk0: 6520a 346367i bk1: 6506a 342812i bk2: 6389a 354754i bk3: 6488a 348706i bk4: 6276a 364693i bk5: 6159a 363650i bk6: 6250a 348122i bk7: 6218a 341196i bk8: 6447a 350301i bk9: 6525a 342956i bk10: 6455a 347943i bk11: 6500a 343747i bk12: 6472a 345010i bk13: 6379a 348170i bk14: 6378a 346971i bk15: 6395a 343227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471891
Row_Buffer_Locality_read = 0.506228
Row_Buffer_Locality_write = 0.289204
Bank_Level_Parallism = 10.915784
Bank_Level_Parallism_Col = 6.191556
Bank_Level_Parallism_Ready = 2.140370
write_to_read_ratio_blp_rw_average = 0.455098
GrpLevelPara = 3.169582 

BW Util details:
bwutil = 0.263640 
total_CMD = 569269 
util_bw = 150082 
Wasted_Col = 171046 
Wasted_Row = 13367 
Idle = 234774 

BW Util Bottlenecks: 
RCDc_limit = 329694 
RCDWRc_limit = 69686 
WTRc_limit = 96759 
RTWc_limit = 510021 
CCDLc_limit = 104079 
rwq = 0 
CCDLc_limit_alone = 62891 
WTRc_limit_alone = 88468 
RTWc_limit_alone = 477124 

Commands details: 
total_CMD = 569269 
n_nop = 350640 
Read = 102357 
Write = 0 
L2_Alloc = 0 
L2_WB = 47725 
n_act = 64216 
n_pre = 64200 
n_ref = 0 
n_req = 121596 
total_req = 150082 

Dual Bus Interface Util: 
issued_total_row = 128416 
issued_total_col = 150082 
Row_Bus_Util =  0.225581 
CoL_Bus_Util = 0.263640 
Either_Row_CoL_Bus_Util = 0.384052 
Issued_on_Two_Bus_Simul_Util = 0.105168 
issued_two_Eff = 0.273838 
queue_avg = 24.261179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350659 n_act=64016 n_pre=64000 n_ref_event=0 n_req=121258 n_rd=102228 n_rd_L2_A=0 n_write=0 n_wr_bk=47385 bw_util=0.2628
n_activity=352499 dram_eff=0.4244
bk0: 6458a 350147i bk1: 6576a 343313i bk2: 6516a 350645i bk3: 6394a 352338i bk4: 6257a 359283i bk5: 6297a 359008i bk6: 6203a 349114i bk7: 6289a 342197i bk8: 6472a 342709i bk9: 6441a 347580i bk10: 6333a 346593i bk11: 6463a 340900i bk12: 6393a 349652i bk13: 6340a 350665i bk14: 6412a 346333i bk15: 6384a 344581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472068
Row_Buffer_Locality_read = 0.506476
Row_Buffer_Locality_write = 0.287231
Bank_Level_Parallism = 10.941203
Bank_Level_Parallism_Col = 6.228517
Bank_Level_Parallism_Ready = 2.137321
write_to_read_ratio_blp_rw_average = 0.460764
GrpLevelPara = 3.192314 

BW Util details:
bwutil = 0.262816 
total_CMD = 569269 
util_bw = 149613 
Wasted_Col = 171633 
Wasted_Row = 12767 
Idle = 235256 

BW Util Bottlenecks: 
RCDc_limit = 331813 
RCDWRc_limit = 68864 
WTRc_limit = 92549 
RTWc_limit = 526550 
CCDLc_limit = 103965 
rwq = 0 
CCDLc_limit_alone = 62040 
WTRc_limit_alone = 84491 
RTWc_limit_alone = 492683 

Commands details: 
total_CMD = 569269 
n_nop = 350659 
Read = 102228 
Write = 0 
L2_Alloc = 0 
L2_WB = 47385 
n_act = 64016 
n_pre = 64000 
n_ref = 0 
n_req = 121258 
total_req = 149613 

Dual Bus Interface Util: 
issued_total_row = 128016 
issued_total_col = 149613 
Row_Bus_Util =  0.224878 
CoL_Bus_Util = 0.262816 
Either_Row_CoL_Bus_Util = 0.384019 
Issued_on_Two_Bus_Simul_Util = 0.103675 
issued_two_Eff = 0.269974 
queue_avg = 24.899372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350602 n_act=64120 n_pre=64104 n_ref_event=0 n_req=121828 n_rd=102561 n_rd_L2_A=0 n_write=0 n_wr_bk=47761 bw_util=0.2641
n_activity=353896 dram_eff=0.4248
bk0: 6574a 343589i bk1: 6649a 344263i bk2: 6408a 356630i bk3: 6500a 352879i bk4: 6286a 362529i bk5: 6277a 360441i bk6: 6252a 350053i bk7: 6178a 344626i bk8: 6457a 347767i bk9: 6389a 344736i bk10: 6385a 346212i bk11: 6533a 344756i bk12: 6393a 347868i bk13: 6439a 347895i bk14: 6434a 345917i bk15: 6407a 346762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473684
Row_Buffer_Locality_read = 0.507620
Row_Buffer_Locality_write = 0.293040
Bank_Level_Parallism = 10.914804
Bank_Level_Parallism_Col = 6.195554
Bank_Level_Parallism_Ready = 2.165252
write_to_read_ratio_blp_rw_average = 0.452725
GrpLevelPara = 3.172951 

BW Util details:
bwutil = 0.264061 
total_CMD = 569269 
util_bw = 150322 
Wasted_Col = 170006 
Wasted_Row = 13458 
Idle = 235483 

BW Util Bottlenecks: 
RCDc_limit = 328128 
RCDWRc_limit = 69740 
WTRc_limit = 92413 
RTWc_limit = 509762 
CCDLc_limit = 102327 
rwq = 0 
CCDLc_limit_alone = 62273 
WTRc_limit_alone = 84715 
RTWc_limit_alone = 477406 

Commands details: 
total_CMD = 569269 
n_nop = 350602 
Read = 102561 
Write = 0 
L2_Alloc = 0 
L2_WB = 47761 
n_act = 64120 
n_pre = 64104 
n_ref = 0 
n_req = 121828 
total_req = 150322 

Dual Bus Interface Util: 
issued_total_row = 128224 
issued_total_col = 150322 
Row_Bus_Util =  0.225243 
CoL_Bus_Util = 0.264061 
Either_Row_CoL_Bus_Util = 0.384119 
Issued_on_Two_Bus_Simul_Util = 0.105186 
issued_two_Eff = 0.273836 
queue_avg = 24.545200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350332 n_act=64283 n_pre=64267 n_ref_event=0 n_req=121589 n_rd=102334 n_rd_L2_A=0 n_write=0 n_wr_bk=47621 bw_util=0.2634
n_activity=353280 dram_eff=0.4245
bk0: 6585a 349198i bk1: 6524a 345570i bk2: 6405a 352557i bk3: 6438a 352073i bk4: 6227a 361932i bk5: 6236a 363488i bk6: 6282a 348720i bk7: 6196a 349362i bk8: 6472a 348680i bk9: 6468a 346644i bk10: 6466a 347459i bk11: 6378a 346677i bk12: 6327a 346837i bk13: 6410a 349341i bk14: 6430a 344045i bk15: 6490a 344292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471309
Row_Buffer_Locality_read = 0.505277
Row_Buffer_Locality_write = 0.290782
Bank_Level_Parallism = 10.869879
Bank_Level_Parallism_Col = 6.149775
Bank_Level_Parallism_Ready = 2.127005
write_to_read_ratio_blp_rw_average = 0.453224
GrpLevelPara = 3.176690 

BW Util details:
bwutil = 0.263417 
total_CMD = 569269 
util_bw = 149955 
Wasted_Col = 171000 
Wasted_Row = 13273 
Idle = 235041 

BW Util Bottlenecks: 
RCDc_limit = 330809 
RCDWRc_limit = 69187 
WTRc_limit = 92493 
RTWc_limit = 504246 
CCDLc_limit = 102031 
rwq = 0 
CCDLc_limit_alone = 62029 
WTRc_limit_alone = 84774 
RTWc_limit_alone = 471963 

Commands details: 
total_CMD = 569269 
n_nop = 350332 
Read = 102334 
Write = 0 
L2_Alloc = 0 
L2_WB = 47621 
n_act = 64283 
n_pre = 64267 
n_ref = 0 
n_req = 121589 
total_req = 149955 

Dual Bus Interface Util: 
issued_total_row = 128550 
issued_total_col = 149955 
Row_Bus_Util =  0.225816 
CoL_Bus_Util = 0.263417 
Either_Row_CoL_Bus_Util = 0.384593 
Issued_on_Two_Bus_Simul_Util = 0.104639 
issued_two_Eff = 0.272078 
queue_avg = 24.178156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=351047 n_act=64113 n_pre=64097 n_ref_event=0 n_req=121512 n_rd=102361 n_rd_L2_A=0 n_write=0 n_wr_bk=47284 bw_util=0.2629
n_activity=356206 dram_eff=0.4201
bk0: 6495a 350249i bk1: 6611a 343052i bk2: 6503a 347809i bk3: 6435a 348143i bk4: 6172a 365630i bk5: 6288a 362093i bk6: 6155a 349405i bk7: 6303a 349290i bk8: 6487a 344922i bk9: 6571a 340858i bk10: 6452a 353514i bk11: 6360a 346724i bk12: 6311a 348087i bk13: 6420a 344141i bk14: 6402a 348841i bk15: 6396a 345700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472373
Row_Buffer_Locality_read = 0.506394
Row_Buffer_Locality_write = 0.290533
Bank_Level_Parallism = 10.850325
Bank_Level_Parallism_Col = 6.167524
Bank_Level_Parallism_Ready = 2.131618
write_to_read_ratio_blp_rw_average = 0.455288
GrpLevelPara = 3.172695 

BW Util details:
bwutil = 0.262872 
total_CMD = 569269 
util_bw = 149645 
Wasted_Col = 172273 
Wasted_Row = 13681 
Idle = 233670 

BW Util Bottlenecks: 
RCDc_limit = 331255 
RCDWRc_limit = 69376 
WTRc_limit = 92369 
RTWc_limit = 513181 
CCDLc_limit = 102331 
rwq = 0 
CCDLc_limit_alone = 61630 
WTRc_limit_alone = 84480 
RTWc_limit_alone = 480369 

Commands details: 
total_CMD = 569269 
n_nop = 351047 
Read = 102361 
Write = 0 
L2_Alloc = 0 
L2_WB = 47284 
n_act = 64113 
n_pre = 64097 
n_ref = 0 
n_req = 121512 
total_req = 149645 

Dual Bus Interface Util: 
issued_total_row = 128210 
issued_total_col = 149645 
Row_Bus_Util =  0.225219 
CoL_Bus_Util = 0.262872 
Either_Row_CoL_Bus_Util = 0.383337 
Issued_on_Two_Bus_Simul_Util = 0.104754 
issued_two_Eff = 0.273268 
queue_avg = 24.626524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6265
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350277 n_act=64408 n_pre=64392 n_ref_event=0 n_req=121923 n_rd=102631 n_rd_L2_A=0 n_write=0 n_wr_bk=47913 bw_util=0.2645
n_activity=354077 dram_eff=0.4252
bk0: 6554a 342079i bk1: 6510a 346891i bk2: 6470a 349589i bk3: 6432a 351071i bk4: 6259a 362637i bk5: 6334a 358956i bk6: 6145a 347055i bk7: 6269a 341802i bk8: 6543a 341765i bk9: 6490a 345262i bk10: 6502a 347305i bk11: 6451a 348008i bk12: 6417a 348825i bk13: 6377a 349627i bk14: 6463a 345683i bk15: 6415a 342356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471732
Row_Buffer_Locality_read = 0.505724
Row_Buffer_Locality_write = 0.290898
Bank_Level_Parallism = 10.938248
Bank_Level_Parallism_Col = 6.198630
Bank_Level_Parallism_Ready = 2.151059
write_to_read_ratio_blp_rw_average = 0.453431
GrpLevelPara = 3.173996 

BW Util details:
bwutil = 0.264451 
total_CMD = 569269 
util_bw = 150544 
Wasted_Col = 170866 
Wasted_Row = 13316 
Idle = 234543 

BW Util Bottlenecks: 
RCDc_limit = 328476 
RCDWRc_limit = 69740 
WTRc_limit = 96130 
RTWc_limit = 510679 
CCDLc_limit = 103096 
rwq = 0 
CCDLc_limit_alone = 62497 
WTRc_limit_alone = 87961 
RTWc_limit_alone = 478249 

Commands details: 
total_CMD = 569269 
n_nop = 350277 
Read = 102631 
Write = 0 
L2_Alloc = 0 
L2_WB = 47913 
n_act = 64408 
n_pre = 64392 
n_ref = 0 
n_req = 121923 
total_req = 150544 

Dual Bus Interface Util: 
issued_total_row = 128800 
issued_total_col = 150544 
Row_Bus_Util =  0.226255 
CoL_Bus_Util = 0.264451 
Either_Row_CoL_Bus_Util = 0.384690 
Issued_on_Two_Bus_Simul_Util = 0.106017 
issued_two_Eff = 0.275590 
queue_avg = 24.886971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=349647 n_act=64303 n_pre=64287 n_ref_event=0 n_req=122282 n_rd=102860 n_rd_L2_A=0 n_write=0 n_wr_bk=48319 bw_util=0.2656
n_activity=354034 dram_eff=0.427
bk0: 6666a 341733i bk1: 6575a 341284i bk2: 6470a 346781i bk3: 6505a 350553i bk4: 6199a 360683i bk5: 6202a 360875i bk6: 6211a 344775i bk7: 6253a 342889i bk8: 6542a 337730i bk9: 6531a 342934i bk10: 6491a 343539i bk11: 6454a 347155i bk12: 6477a 346147i bk13: 6404a 350118i bk14: 6487a 344258i bk15: 6393a 347222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474142
Row_Buffer_Locality_read = 0.506533
Row_Buffer_Locality_write = 0.302595
Bank_Level_Parallism = 11.002402
Bank_Level_Parallism_Col = 6.277091
Bank_Level_Parallism_Ready = 2.173126
write_to_read_ratio_blp_rw_average = 0.455614
GrpLevelPara = 3.194766 

BW Util details:
bwutil = 0.265567 
total_CMD = 569269 
util_bw = 151179 
Wasted_Col = 169905 
Wasted_Row = 13562 
Idle = 234623 

BW Util Bottlenecks: 
RCDc_limit = 329903 
RCDWRc_limit = 68328 
WTRc_limit = 93016 
RTWc_limit = 520739 
CCDLc_limit = 102410 
rwq = 0 
CCDLc_limit_alone = 62091 
WTRc_limit_alone = 85233 
RTWc_limit_alone = 488203 

Commands details: 
total_CMD = 569269 
n_nop = 349647 
Read = 102860 
Write = 0 
L2_Alloc = 0 
L2_WB = 48319 
n_act = 64303 
n_pre = 64287 
n_ref = 0 
n_req = 122282 
total_req = 151179 

Dual Bus Interface Util: 
issued_total_row = 128590 
issued_total_col = 151179 
Row_Bus_Util =  0.225886 
CoL_Bus_Util = 0.265567 
Either_Row_CoL_Bus_Util = 0.385797 
Issued_on_Two_Bus_Simul_Util = 0.105657 
issued_two_Eff = 0.273866 
queue_avg = 25.393326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3933
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350087 n_act=64463 n_pre=64447 n_ref_event=0 n_req=121884 n_rd=102451 n_rd_L2_A=0 n_write=0 n_wr_bk=47893 bw_util=0.2641
n_activity=354294 dram_eff=0.4243
bk0: 6656a 344222i bk1: 6535a 344186i bk2: 6416a 346875i bk3: 6311a 351662i bk4: 6274a 359806i bk5: 6239a 361967i bk6: 6320a 347279i bk7: 6292a 345159i bk8: 6462a 344344i bk9: 6528a 343197i bk10: 6382a 346853i bk11: 6396a 348052i bk12: 6366a 352879i bk13: 6422a 345536i bk14: 6463a 344053i bk15: 6389a 345953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471112
Row_Buffer_Locality_read = 0.506008
Row_Buffer_Locality_write = 0.287140
Bank_Level_Parallism = 10.927594
Bank_Level_Parallism_Col = 6.195091
Bank_Level_Parallism_Ready = 2.149650
write_to_read_ratio_blp_rw_average = 0.455216
GrpLevelPara = 3.171830 

BW Util details:
bwutil = 0.264100 
total_CMD = 569269 
util_bw = 150344 
Wasted_Col = 170960 
Wasted_Row = 13460 
Idle = 234505 

BW Util Bottlenecks: 
RCDc_limit = 329181 
RCDWRc_limit = 70126 
WTRc_limit = 92295 
RTWc_limit = 512143 
CCDLc_limit = 102488 
rwq = 0 
CCDLc_limit_alone = 61746 
WTRc_limit_alone = 84544 
RTWc_limit_alone = 479152 

Commands details: 
total_CMD = 569269 
n_nop = 350087 
Read = 102451 
Write = 0 
L2_Alloc = 0 
L2_WB = 47893 
n_act = 64463 
n_pre = 64447 
n_ref = 0 
n_req = 121884 
total_req = 150344 

Dual Bus Interface Util: 
issued_total_row = 128910 
issued_total_col = 150344 
Row_Bus_Util =  0.226448 
CoL_Bus_Util = 0.264100 
Either_Row_CoL_Bus_Util = 0.385024 
Issued_on_Two_Bus_Simul_Util = 0.105525 
issued_two_Eff = 0.274074 
queue_avg = 24.586990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.587
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350728 n_act=64123 n_pre=64107 n_ref_event=0 n_req=121542 n_rd=102422 n_rd_L2_A=0 n_write=0 n_wr_bk=47488 bw_util=0.2633
n_activity=354306 dram_eff=0.4231
bk0: 6642a 352904i bk1: 6598a 345886i bk2: 6408a 348512i bk3: 6466a 345663i bk4: 6288a 362197i bk5: 6143a 362932i bk6: 6192a 350380i bk7: 6273a 346938i bk8: 6469a 349870i bk9: 6523a 346059i bk10: 6382a 345371i bk11: 6376a 349219i bk12: 6392a 348135i bk13: 6391a 347002i bk14: 6432a 348113i bk15: 6447a 340467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472421
Row_Buffer_Locality_read = 0.506688
Row_Buffer_Locality_write = 0.288860
Bank_Level_Parallism = 10.891427
Bank_Level_Parallism_Col = 6.200274
Bank_Level_Parallism_Ready = 2.135261
write_to_read_ratio_blp_rw_average = 0.453714
GrpLevelPara = 3.174654 

BW Util details:
bwutil = 0.263338 
total_CMD = 569269 
util_bw = 149910 
Wasted_Col = 170626 
Wasted_Row = 13690 
Idle = 235043 

BW Util Bottlenecks: 
RCDc_limit = 330799 
RCDWRc_limit = 68503 
WTRc_limit = 94075 
RTWc_limit = 512020 
CCDLc_limit = 102760 
rwq = 0 
CCDLc_limit_alone = 61988 
WTRc_limit_alone = 86132 
RTWc_limit_alone = 479191 

Commands details: 
total_CMD = 569269 
n_nop = 350728 
Read = 102422 
Write = 0 
L2_Alloc = 0 
L2_WB = 47488 
n_act = 64123 
n_pre = 64107 
n_ref = 0 
n_req = 121542 
total_req = 149910 

Dual Bus Interface Util: 
issued_total_row = 128230 
issued_total_col = 149910 
Row_Bus_Util =  0.225254 
CoL_Bus_Util = 0.263338 
Either_Row_CoL_Bus_Util = 0.383898 
Issued_on_Two_Bus_Simul_Util = 0.104694 
issued_two_Eff = 0.272713 
queue_avg = 24.793079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7931
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=351382 n_act=63891 n_pre=63875 n_ref_event=0 n_req=121043 n_rd=101939 n_rd_L2_A=0 n_write=0 n_wr_bk=47482 bw_util=0.2625
n_activity=352225 dram_eff=0.4242
bk0: 6643a 349017i bk1: 6545a 345686i bk2: 6498a 349179i bk3: 6432a 353911i bk4: 6139a 366690i bk5: 6259a 362841i bk6: 6275a 347242i bk7: 6246a 345994i bk8: 6423a 346315i bk9: 6483a 346771i bk10: 6319a 349173i bk11: 6339a 350271i bk12: 6278a 349888i bk13: 6383a 348026i bk14: 6348a 348143i bk15: 6329a 352921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472163
Row_Buffer_Locality_read = 0.506411
Row_Buffer_Locality_write = 0.289416
Bank_Level_Parallism = 10.860938
Bank_Level_Parallism_Col = 6.157956
Bank_Level_Parallism_Ready = 2.110339
write_to_read_ratio_blp_rw_average = 0.454024
GrpLevelPara = 3.172840 

BW Util details:
bwutil = 0.262479 
total_CMD = 569269 
util_bw = 149421 
Wasted_Col = 170300 
Wasted_Row = 13333 
Idle = 236215 

BW Util Bottlenecks: 
RCDc_limit = 328917 
RCDWRc_limit = 68852 
WTRc_limit = 92920 
RTWc_limit = 503786 
CCDLc_limit = 102246 
rwq = 0 
CCDLc_limit_alone = 62113 
WTRc_limit_alone = 85283 
RTWc_limit_alone = 471290 

Commands details: 
total_CMD = 569269 
n_nop = 351382 
Read = 101939 
Write = 0 
L2_Alloc = 0 
L2_WB = 47482 
n_act = 63891 
n_pre = 63875 
n_ref = 0 
n_req = 121043 
total_req = 149421 

Dual Bus Interface Util: 
issued_total_row = 127766 
issued_total_col = 149421 
Row_Bus_Util =  0.224439 
CoL_Bus_Util = 0.262479 
Either_Row_CoL_Bus_Util = 0.382749 
Issued_on_Two_Bus_Simul_Util = 0.104169 
issued_two_Eff = 0.272159 
queue_avg = 24.455000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.455
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=351414 n_act=63709 n_pre=63693 n_ref_event=0 n_req=121583 n_rd=102449 n_rd_L2_A=0 n_write=0 n_wr_bk=47605 bw_util=0.2636
n_activity=352327 dram_eff=0.4259
bk0: 6693a 346074i bk1: 6561a 346836i bk2: 6544a 348143i bk3: 6404a 351272i bk4: 6151a 366080i bk5: 6272a 361279i bk6: 6300a 346546i bk7: 6402a 343052i bk8: 6394a 349154i bk9: 6496a 347585i bk10: 6408a 349543i bk11: 6449a 345870i bk12: 6299a 351229i bk13: 6351a 348743i bk14: 6399a 349817i bk15: 6326a 353720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476004
Row_Buffer_Locality_read = 0.508507
Row_Buffer_Locality_write = 0.301976
Bank_Level_Parallism = 10.892914
Bank_Level_Parallism_Col = 6.194704
Bank_Level_Parallism_Ready = 2.147214
write_to_read_ratio_blp_rw_average = 0.448647
GrpLevelPara = 3.168772 

BW Util details:
bwutil = 0.263591 
total_CMD = 569269 
util_bw = 150054 
Wasted_Col = 169109 
Wasted_Row = 13617 
Idle = 236489 

BW Util Bottlenecks: 
RCDc_limit = 327046 
RCDWRc_limit = 67444 
WTRc_limit = 94033 
RTWc_limit = 501535 
CCDLc_limit = 102228 
rwq = 0 
CCDLc_limit_alone = 61744 
WTRc_limit_alone = 85740 
RTWc_limit_alone = 469344 

Commands details: 
total_CMD = 569269 
n_nop = 351414 
Read = 102449 
Write = 0 
L2_Alloc = 0 
L2_WB = 47605 
n_act = 63709 
n_pre = 63693 
n_ref = 0 
n_req = 121583 
total_req = 150054 

Dual Bus Interface Util: 
issued_total_row = 127402 
issued_total_col = 150054 
Row_Bus_Util =  0.223799 
CoL_Bus_Util = 0.263591 
Either_Row_CoL_Bus_Util = 0.382693 
Issued_on_Two_Bus_Simul_Util = 0.104697 
issued_two_Eff = 0.273581 
queue_avg = 24.725788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7258
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350344 n_act=64368 n_pre=64352 n_ref_event=0 n_req=121520 n_rd=102372 n_rd_L2_A=0 n_write=0 n_wr_bk=47467 bw_util=0.2632
n_activity=355749 dram_eff=0.4212
bk0: 6582a 349906i bk1: 6609a 347344i bk2: 6449a 347615i bk3: 6366a 350743i bk4: 6291a 354992i bk5: 6292a 360360i bk6: 6256a 345294i bk7: 6279a 348657i bk8: 6495a 342812i bk9: 6555a 346830i bk10: 6436a 347428i bk11: 6397a 348929i bk12: 6353a 349114i bk13: 6312a 350388i bk14: 6330a 346055i bk15: 6370a 343488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470309
Row_Buffer_Locality_read = 0.504415
Row_Buffer_Locality_write = 0.287967
Bank_Level_Parallism = 10.852660
Bank_Level_Parallism_Col = 6.185163
Bank_Level_Parallism_Ready = 2.131515
write_to_read_ratio_blp_rw_average = 0.456485
GrpLevelPara = 3.173498 

BW Util details:
bwutil = 0.263213 
total_CMD = 569269 
util_bw = 149839 
Wasted_Col = 172020 
Wasted_Row = 14452 
Idle = 232958 

BW Util Bottlenecks: 
RCDc_limit = 332970 
RCDWRc_limit = 69408 
WTRc_limit = 92399 
RTWc_limit = 516550 
CCDLc_limit = 103588 
rwq = 0 
CCDLc_limit_alone = 62637 
WTRc_limit_alone = 84801 
RTWc_limit_alone = 483197 

Commands details: 
total_CMD = 569269 
n_nop = 350344 
Read = 102372 
Write = 0 
L2_Alloc = 0 
L2_WB = 47467 
n_act = 64368 
n_pre = 64352 
n_ref = 0 
n_req = 121520 
total_req = 149839 

Dual Bus Interface Util: 
issued_total_row = 128720 
issued_total_col = 149839 
Row_Bus_Util =  0.226115 
CoL_Bus_Util = 0.263213 
Either_Row_CoL_Bus_Util = 0.384572 
Issued_on_Two_Bus_Simul_Util = 0.104755 
issued_two_Eff = 0.272395 
queue_avg = 24.783587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7836
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350934 n_act=64153 n_pre=64137 n_ref_event=0 n_req=120964 n_rd=101964 n_rd_L2_A=0 n_write=0 n_wr_bk=47347 bw_util=0.2623
n_activity=353353 dram_eff=0.4226
bk0: 6602a 345034i bk1: 6543a 346163i bk2: 6379a 350343i bk3: 6404a 349916i bk4: 6177a 360738i bk5: 6165a 360949i bk6: 6347a 345090i bk7: 6266a 344433i bk8: 6475a 345735i bk9: 6462a 344745i bk10: 6353a 347361i bk11: 6462a 344533i bk12: 6345a 350810i bk13: 6376a 348207i bk14: 6323a 343769i bk15: 6285a 342487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469652
Row_Buffer_Locality_read = 0.503295
Row_Buffer_Locality_write = 0.289105
Bank_Level_Parallism = 10.950955
Bank_Level_Parallism_Col = 6.239650
Bank_Level_Parallism_Ready = 2.128919
write_to_read_ratio_blp_rw_average = 0.460443
GrpLevelPara = 3.192632 

BW Util details:
bwutil = 0.262286 
total_CMD = 569269 
util_bw = 149311 
Wasted_Col = 171681 
Wasted_Row = 13130 
Idle = 235147 

BW Util Bottlenecks: 
RCDc_limit = 333062 
RCDWRc_limit = 68999 
WTRc_limit = 92830 
RTWc_limit = 524922 
CCDLc_limit = 103983 
rwq = 0 
CCDLc_limit_alone = 62737 
WTRc_limit_alone = 84950 
RTWc_limit_alone = 491556 

Commands details: 
total_CMD = 569269 
n_nop = 350934 
Read = 101964 
Write = 0 
L2_Alloc = 0 
L2_WB = 47347 
n_act = 64153 
n_pre = 64137 
n_ref = 0 
n_req = 120964 
total_req = 149311 

Dual Bus Interface Util: 
issued_total_row = 128290 
issued_total_col = 149311 
Row_Bus_Util =  0.225359 
CoL_Bus_Util = 0.262286 
Either_Row_CoL_Bus_Util = 0.383536 
Issued_on_Two_Bus_Simul_Util = 0.104109 
issued_two_Eff = 0.271445 
queue_avg = 24.706991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.707
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=348699 n_act=64927 n_pre=64911 n_ref_event=0 n_req=122770 n_rd=103415 n_rd_L2_A=0 n_write=0 n_wr_bk=48033 bw_util=0.266
n_activity=353622 dram_eff=0.4283
bk0: 6748a 341891i bk1: 6719a 338443i bk2: 6450a 345907i bk3: 6447a 349054i bk4: 6342a 352256i bk5: 6291a 354593i bk6: 6285a 342364i bk7: 6376a 337292i bk8: 6494a 339327i bk9: 6574a 336717i bk10: 6496a 341382i bk11: 6495a 338882i bk12: 6388a 342046i bk13: 6430a 342990i bk14: 6462a 339871i bk15: 6418a 342293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471149
Row_Buffer_Locality_read = 0.504530
Row_Buffer_Locality_write = 0.292793
Bank_Level_Parallism = 11.208559
Bank_Level_Parallism_Col = 6.385485
Bank_Level_Parallism_Ready = 2.179395
write_to_read_ratio_blp_rw_average = 0.463936
GrpLevelPara = 3.234411 

BW Util details:
bwutil = 0.266039 
total_CMD = 569269 
util_bw = 151448 
Wasted_Col = 169949 
Wasted_Row = 12791 
Idle = 235081 

BW Util Bottlenecks: 
RCDc_limit = 334554 
RCDWRc_limit = 69326 
WTRc_limit = 95011 
RTWc_limit = 540537 
CCDLc_limit = 105232 
rwq = 0 
CCDLc_limit_alone = 62304 
WTRc_limit_alone = 86735 
RTWc_limit_alone = 505885 

Commands details: 
total_CMD = 569269 
n_nop = 348699 
Read = 103415 
Write = 0 
L2_Alloc = 0 
L2_WB = 48033 
n_act = 64927 
n_pre = 64911 
n_ref = 0 
n_req = 122770 
total_req = 151448 

Dual Bus Interface Util: 
issued_total_row = 129838 
issued_total_col = 151448 
Row_Bus_Util =  0.228078 
CoL_Bus_Util = 0.266039 
Either_Row_CoL_Bus_Util = 0.387462 
Issued_on_Two_Bus_Simul_Util = 0.106656 
issued_two_Eff = 0.275269 
queue_avg = 26.067774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0678
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=348484 n_act=65653 n_pre=65637 n_ref_event=0 n_req=121655 n_rd=102380 n_rd_L2_A=0 n_write=0 n_wr_bk=47859 bw_util=0.2639
n_activity=352485 dram_eff=0.4262
bk0: 6641a 339159i bk1: 6545a 340906i bk2: 6430a 346483i bk3: 6468a 342444i bk4: 6235a 353709i bk5: 6229a 356521i bk6: 6260a 338548i bk7: 6325a 341412i bk8: 6469a 340890i bk9: 6526a 336026i bk10: 6433a 339204i bk11: 6315a 347790i bk12: 6337a 341720i bk13: 6377a 342285i bk14: 6451a 339607i bk15: 6339a 346685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.460335
Row_Buffer_Locality_read = 0.491883
Row_Buffer_Locality_write = 0.292763
Bank_Level_Parallism = 11.185159
Bank_Level_Parallism_Col = 6.264109
Bank_Level_Parallism_Ready = 2.128748
write_to_read_ratio_blp_rw_average = 0.460561
GrpLevelPara = 3.215647 

BW Util details:
bwutil = 0.263916 
total_CMD = 569269 
util_bw = 150239 
Wasted_Col = 172327 
Wasted_Row = 11499 
Idle = 235204 

BW Util Bottlenecks: 
RCDc_limit = 342217 
RCDWRc_limit = 70377 
WTRc_limit = 93918 
RTWc_limit = 533651 
CCDLc_limit = 104822 
rwq = 0 
CCDLc_limit_alone = 63487 
WTRc_limit_alone = 86150 
RTWc_limit_alone = 500084 

Commands details: 
total_CMD = 569269 
n_nop = 348484 
Read = 102380 
Write = 0 
L2_Alloc = 0 
L2_WB = 47859 
n_act = 65653 
n_pre = 65637 
n_ref = 0 
n_req = 121655 
total_req = 150239 

Dual Bus Interface Util: 
issued_total_row = 131290 
issued_total_col = 150239 
Row_Bus_Util =  0.230629 
CoL_Bus_Util = 0.263916 
Either_Row_CoL_Bus_Util = 0.387839 
Issued_on_Two_Bus_Simul_Util = 0.106705 
issued_two_Eff = 0.275127 
queue_avg = 25.606709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6067
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=349733 n_act=64534 n_pre=64518 n_ref_event=0 n_req=122373 n_rd=103074 n_rd_L2_A=0 n_write=0 n_wr_bk=47773 bw_util=0.265
n_activity=352849 dram_eff=0.4275
bk0: 6556a 344847i bk1: 6666a 345709i bk2: 6462a 351266i bk3: 6454a 352031i bk4: 6314a 356156i bk5: 6293a 359032i bk6: 6283a 346576i bk7: 6367a 343386i bk8: 6441a 344398i bk9: 6597a 342127i bk10: 6443a 345403i bk11: 6377a 345458i bk12: 6416a 345279i bk13: 6412a 348567i bk14: 6530a 342078i bk15: 6463a 344441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472645
Row_Buffer_Locality_read = 0.507111
Row_Buffer_Locality_write = 0.288564
Bank_Level_Parallism = 11.015699
Bank_Level_Parallism_Col = 6.262425
Bank_Level_Parallism_Ready = 2.149522
write_to_read_ratio_blp_rw_average = 0.457165
GrpLevelPara = 3.201459 

BW Util details:
bwutil = 0.264984 
total_CMD = 569269 
util_bw = 150847 
Wasted_Col = 169682 
Wasted_Row = 12988 
Idle = 235752 

BW Util Bottlenecks: 
RCDc_limit = 331377 
RCDWRc_limit = 69171 
WTRc_limit = 94059 
RTWc_limit = 520055 
CCDLc_limit = 103540 
rwq = 0 
CCDLc_limit_alone = 62229 
WTRc_limit_alone = 86132 
RTWc_limit_alone = 486671 

Commands details: 
total_CMD = 569269 
n_nop = 349733 
Read = 103074 
Write = 0 
L2_Alloc = 0 
L2_WB = 47773 
n_act = 64534 
n_pre = 64518 
n_ref = 0 
n_req = 122373 
total_req = 150847 

Dual Bus Interface Util: 
issued_total_row = 129052 
issued_total_col = 150847 
Row_Bus_Util =  0.226698 
CoL_Bus_Util = 0.264984 
Either_Row_CoL_Bus_Util = 0.385645 
Issued_on_Two_Bus_Simul_Util = 0.106036 
issued_two_Eff = 0.274957 
queue_avg = 25.189419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1894
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=349561 n_act=64653 n_pre=64637 n_ref_event=0 n_req=121918 n_rd=102612 n_rd_L2_A=0 n_write=0 n_wr_bk=47997 bw_util=0.2646
n_activity=354632 dram_eff=0.4247
bk0: 6582a 343610i bk1: 6675a 341984i bk2: 6511a 349746i bk3: 6497a 352614i bk4: 6189a 363206i bk5: 6248a 363992i bk6: 6254a 342420i bk7: 6319a 347814i bk8: 6494a 340982i bk9: 6420a 343536i bk10: 6455a 347031i bk11: 6397a 343778i bk12: 6335a 346683i bk13: 6304a 349088i bk14: 6490a 345060i bk15: 6442a 344776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469701
Row_Buffer_Locality_read = 0.502972
Row_Buffer_Locality_write = 0.292862
Bank_Level_Parallism = 10.957890
Bank_Level_Parallism_Col = 6.189902
Bank_Level_Parallism_Ready = 2.132177
write_to_read_ratio_blp_rw_average = 0.450478
GrpLevelPara = 3.182874 

BW Util details:
bwutil = 0.264566 
total_CMD = 569269 
util_bw = 150609 
Wasted_Col = 170146 
Wasted_Row = 13607 
Idle = 234907 

BW Util Bottlenecks: 
RCDc_limit = 332381 
RCDWRc_limit = 69560 
WTRc_limit = 92221 
RTWc_limit = 510871 
CCDLc_limit = 102844 
rwq = 0 
CCDLc_limit_alone = 62189 
WTRc_limit_alone = 84052 
RTWc_limit_alone = 478385 

Commands details: 
total_CMD = 569269 
n_nop = 349561 
Read = 102612 
Write = 0 
L2_Alloc = 0 
L2_WB = 47997 
n_act = 64653 
n_pre = 64637 
n_ref = 0 
n_req = 121918 
total_req = 150609 

Dual Bus Interface Util: 
issued_total_row = 129290 
issued_total_col = 150609 
Row_Bus_Util =  0.227116 
CoL_Bus_Util = 0.264566 
Either_Row_CoL_Bus_Util = 0.385948 
Issued_on_Two_Bus_Simul_Util = 0.105734 
issued_two_Eff = 0.273959 
queue_avg = 25.149857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1499
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350545 n_act=64387 n_pre=64371 n_ref_event=0 n_req=121459 n_rd=102205 n_rd_L2_A=0 n_write=0 n_wr_bk=47610 bw_util=0.2632
n_activity=353166 dram_eff=0.4242
bk0: 6567a 346645i bk1: 6620a 343865i bk2: 6398a 350839i bk3: 6476a 352531i bk4: 6280a 360681i bk5: 6263a 361122i bk6: 6158a 349107i bk7: 6212a 344582i bk8: 6390a 344252i bk9: 6518a 344929i bk10: 6457a 349483i bk11: 6429a 344550i bk12: 6411a 349154i bk13: 6294a 348549i bk14: 6358a 346108i bk15: 6374a 346233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469887
Row_Buffer_Locality_read = 0.504320
Row_Buffer_Locality_write = 0.287109
Bank_Level_Parallism = 10.915670
Bank_Level_Parallism_Col = 6.179053
Bank_Level_Parallism_Ready = 2.138351
write_to_read_ratio_blp_rw_average = 0.451973
GrpLevelPara = 3.165983 

BW Util details:
bwutil = 0.263171 
total_CMD = 569269 
util_bw = 149815 
Wasted_Col = 170946 
Wasted_Row = 13358 
Idle = 235150 

BW Util Bottlenecks: 
RCDc_limit = 330497 
RCDWRc_limit = 69925 
WTRc_limit = 94481 
RTWc_limit = 507519 
CCDLc_limit = 103191 
rwq = 0 
CCDLc_limit_alone = 62749 
WTRc_limit_alone = 86215 
RTWc_limit_alone = 475343 

Commands details: 
total_CMD = 569269 
n_nop = 350545 
Read = 102205 
Write = 0 
L2_Alloc = 0 
L2_WB = 47610 
n_act = 64387 
n_pre = 64371 
n_ref = 0 
n_req = 121459 
total_req = 149815 

Dual Bus Interface Util: 
issued_total_row = 128758 
issued_total_col = 149815 
Row_Bus_Util =  0.226181 
CoL_Bus_Util = 0.263171 
Either_Row_CoL_Bus_Util = 0.384219 
Issued_on_Two_Bus_Simul_Util = 0.105133 
issued_two_Eff = 0.273628 
queue_avg = 24.628977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.629
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=349974 n_act=64447 n_pre=64431 n_ref_event=0 n_req=121880 n_rd=102629 n_rd_L2_A=0 n_write=0 n_wr_bk=47782 bw_util=0.2642
n_activity=353802 dram_eff=0.4251
bk0: 6618a 350716i bk1: 6606a 343753i bk2: 6450a 351152i bk3: 6419a 349838i bk4: 6314a 363739i bk5: 6225a 357732i bk6: 6303a 347265i bk7: 6309a 345564i bk8: 6529a 339489i bk9: 6475a 340912i bk10: 6406a 345218i bk11: 6471a 346413i bk12: 6342a 346049i bk13: 6368a 349041i bk14: 6431a 347405i bk15: 6363a 346505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471226
Row_Buffer_Locality_read = 0.504584
Row_Buffer_Locality_write = 0.293387
Bank_Level_Parallism = 10.949972
Bank_Level_Parallism_Col = 6.211964
Bank_Level_Parallism_Ready = 2.131320
write_to_read_ratio_blp_rw_average = 0.458515
GrpLevelPara = 3.188096 

BW Util details:
bwutil = 0.264218 
total_CMD = 569269 
util_bw = 150411 
Wasted_Col = 170597 
Wasted_Row = 13184 
Idle = 235077 

BW Util Bottlenecks: 
RCDc_limit = 331381 
RCDWRc_limit = 68932 
WTRc_limit = 93709 
RTWc_limit = 515448 
CCDLc_limit = 103816 
rwq = 0 
CCDLc_limit_alone = 62240 
WTRc_limit_alone = 85831 
RTWc_limit_alone = 481750 

Commands details: 
total_CMD = 569269 
n_nop = 349974 
Read = 102629 
Write = 0 
L2_Alloc = 0 
L2_WB = 47782 
n_act = 64447 
n_pre = 64431 
n_ref = 0 
n_req = 121880 
total_req = 150411 

Dual Bus Interface Util: 
issued_total_row = 128878 
issued_total_col = 150411 
Row_Bus_Util =  0.226392 
CoL_Bus_Util = 0.264218 
Either_Row_CoL_Bus_Util = 0.385222 
Issued_on_Two_Bus_Simul_Util = 0.105388 
issued_two_Eff = 0.273577 
queue_avg = 25.096804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0968
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=349092 n_act=64919 n_pre=64903 n_ref_event=0 n_req=122479 n_rd=103064 n_rd_L2_A=0 n_write=0 n_wr_bk=48093 bw_util=0.2655
n_activity=353702 dram_eff=0.4274
bk0: 6579a 342274i bk1: 6541a 342557i bk2: 6485a 342694i bk3: 6459a 348138i bk4: 6321a 355700i bk5: 6306a 358941i bk6: 6289a 343986i bk7: 6310a 342211i bk8: 6560a 339530i bk9: 6511a 341504i bk10: 6489a 340595i bk11: 6567a 343872i bk12: 6391a 350339i bk13: 6354a 344681i bk14: 6440a 339399i bk15: 6462a 346134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469958
Row_Buffer_Locality_read = 0.502125
Row_Buffer_Locality_write = 0.299202
Bank_Level_Parallism = 11.091919
Bank_Level_Parallism_Col = 6.285199
Bank_Level_Parallism_Ready = 2.152729
write_to_read_ratio_blp_rw_average = 0.453906
GrpLevelPara = 3.199455 

BW Util details:
bwutil = 0.265528 
total_CMD = 569269 
util_bw = 151157 
Wasted_Col = 170110 
Wasted_Row = 13051 
Idle = 234951 

BW Util Bottlenecks: 
RCDc_limit = 334814 
RCDWRc_limit = 68717 
WTRc_limit = 92569 
RTWc_limit = 526014 
CCDLc_limit = 103721 
rwq = 0 
CCDLc_limit_alone = 62877 
WTRc_limit_alone = 84866 
RTWc_limit_alone = 492873 

Commands details: 
total_CMD = 569269 
n_nop = 349092 
Read = 103064 
Write = 0 
L2_Alloc = 0 
L2_WB = 48093 
n_act = 64919 
n_pre = 64903 
n_ref = 0 
n_req = 122479 
total_req = 151157 

Dual Bus Interface Util: 
issued_total_row = 129822 
issued_total_col = 151157 
Row_Bus_Util =  0.228050 
CoL_Bus_Util = 0.265528 
Either_Row_CoL_Bus_Util = 0.386771 
Issued_on_Two_Bus_Simul_Util = 0.106807 
issued_two_Eff = 0.276151 
queue_avg = 25.547817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5478
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350358 n_act=64248 n_pre=64232 n_ref_event=0 n_req=121562 n_rd=102191 n_rd_L2_A=0 n_write=0 n_wr_bk=47976 bw_util=0.2638
n_activity=353871 dram_eff=0.4244
bk0: 6608a 344045i bk1: 6572a 345198i bk2: 6464a 351259i bk3: 6414a 354875i bk4: 6261a 362360i bk5: 6292a 355884i bk6: 6200a 345510i bk7: 6237a 346401i bk8: 6485a 344535i bk9: 6398a 347608i bk10: 6444a 343260i bk11: 6524a 345802i bk12: 6373a 349488i bk13: 6228a 352028i bk14: 6345a 348801i bk15: 6346a 347944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471480
Row_Buffer_Locality_read = 0.506346
Row_Buffer_Locality_write = 0.287543
Bank_Level_Parallism = 10.899888
Bank_Level_Parallism_Col = 6.196743
Bank_Level_Parallism_Ready = 2.131740
write_to_read_ratio_blp_rw_average = 0.453959
GrpLevelPara = 3.180001 

BW Util details:
bwutil = 0.263789 
total_CMD = 569269 
util_bw = 150167 
Wasted_Col = 170252 
Wasted_Row = 13976 
Idle = 234874 

BW Util Bottlenecks: 
RCDc_limit = 328752 
RCDWRc_limit = 69944 
WTRc_limit = 94297 
RTWc_limit = 511495 
CCDLc_limit = 101941 
rwq = 0 
CCDLc_limit_alone = 61529 
WTRc_limit_alone = 86441 
RTWc_limit_alone = 478939 

Commands details: 
total_CMD = 569269 
n_nop = 350358 
Read = 102191 
Write = 0 
L2_Alloc = 0 
L2_WB = 47976 
n_act = 64248 
n_pre = 64232 
n_ref = 0 
n_req = 121562 
total_req = 150167 

Dual Bus Interface Util: 
issued_total_row = 128480 
issued_total_col = 150167 
Row_Bus_Util =  0.225693 
CoL_Bus_Util = 0.263789 
Either_Row_CoL_Bus_Util = 0.384548 
Issued_on_Two_Bus_Simul_Util = 0.104935 
issued_two_Eff = 0.272878 
queue_avg = 24.284325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2843
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=349145 n_act=65044 n_pre=65028 n_ref_event=0 n_req=121802 n_rd=102512 n_rd_L2_A=0 n_write=0 n_wr_bk=47733 bw_util=0.2639
n_activity=355077 dram_eff=0.4231
bk0: 6607a 340841i bk1: 6523a 343007i bk2: 6420a 347675i bk3: 6544a 348979i bk4: 6216a 356279i bk5: 6259a 352956i bk6: 6222a 343902i bk7: 6336a 343183i bk8: 6508a 340473i bk9: 6544a 342025i bk10: 6382a 343852i bk11: 6454a 340823i bk12: 6405a 345419i bk13: 6375a 347960i bk14: 6326a 345320i bk15: 6391a 347357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465986
Row_Buffer_Locality_read = 0.499327
Row_Buffer_Locality_write = 0.288802
Bank_Level_Parallism = 11.016725
Bank_Level_Parallism_Col = 6.229208
Bank_Level_Parallism_Ready = 2.137955
write_to_read_ratio_blp_rw_average = 0.458030
GrpLevelPara = 3.176996 

BW Util details:
bwutil = 0.263926 
total_CMD = 569269 
util_bw = 150245 
Wasted_Col = 172674 
Wasted_Row = 12939 
Idle = 233411 

BW Util Bottlenecks: 
RCDc_limit = 337275 
RCDWRc_limit = 70284 
WTRc_limit = 92014 
RTWc_limit = 528526 
CCDLc_limit = 104908 
rwq = 0 
CCDLc_limit_alone = 63430 
WTRc_limit_alone = 84315 
RTWc_limit_alone = 494747 

Commands details: 
total_CMD = 569269 
n_nop = 349145 
Read = 102512 
Write = 0 
L2_Alloc = 0 
L2_WB = 47733 
n_act = 65044 
n_pre = 65028 
n_ref = 0 
n_req = 121802 
total_req = 150245 

Dual Bus Interface Util: 
issued_total_row = 130072 
issued_total_col = 150245 
Row_Bus_Util =  0.228490 
CoL_Bus_Util = 0.263926 
Either_Row_CoL_Bus_Util = 0.386678 
Issued_on_Two_Bus_Simul_Util = 0.105737 
issued_two_Eff = 0.273450 
queue_avg = 25.035561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0356
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=348709 n_act=65487 n_pre=65471 n_ref_event=0 n_req=122344 n_rd=103024 n_rd_L2_A=0 n_write=0 n_wr_bk=47897 bw_util=0.2651
n_activity=353330 dram_eff=0.4271
bk0: 6592a 335823i bk1: 6566a 334433i bk2: 6463a 343275i bk3: 6540a 341693i bk4: 6279a 347981i bk5: 6287a 347869i bk6: 6349a 341709i bk7: 6304a 339676i bk8: 6488a 333934i bk9: 6560a 337495i bk10: 6481a 341148i bk11: 6521a 337633i bk12: 6440a 341642i bk13: 6404a 339678i bk14: 6328a 342010i bk15: 6422a 339257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464731
Row_Buffer_Locality_read = 0.494856
Row_Buffer_Locality_write = 0.304089
Bank_Level_Parallism = 11.336564
Bank_Level_Parallism_Col = 6.405210
Bank_Level_Parallism_Ready = 2.177179
write_to_read_ratio_blp_rw_average = 0.455589
GrpLevelPara = 3.224973 

BW Util details:
bwutil = 0.265114 
total_CMD = 569269 
util_bw = 150921 
Wasted_Col = 169966 
Wasted_Row = 13023 
Idle = 235359 

BW Util Bottlenecks: 
RCDc_limit = 341810 
RCDWRc_limit = 67628 
WTRc_limit = 91092 
RTWc_limit = 538180 
CCDLc_limit = 105705 
rwq = 0 
CCDLc_limit_alone = 63586 
WTRc_limit_alone = 83344 
RTWc_limit_alone = 503809 

Commands details: 
total_CMD = 569269 
n_nop = 348709 
Read = 103024 
Write = 0 
L2_Alloc = 0 
L2_WB = 47897 
n_act = 65487 
n_pre = 65471 
n_ref = 0 
n_req = 122344 
total_req = 150921 

Dual Bus Interface Util: 
issued_total_row = 130958 
issued_total_col = 150921 
Row_Bus_Util =  0.230046 
CoL_Bus_Util = 0.265114 
Either_Row_CoL_Bus_Util = 0.387444 
Issued_on_Two_Bus_Simul_Util = 0.107715 
issued_two_Eff = 0.278015 
queue_avg = 26.876198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8762
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350915 n_act=63919 n_pre=63903 n_ref_event=0 n_req=121481 n_rd=102354 n_rd_L2_A=0 n_write=0 n_wr_bk=47522 bw_util=0.2633
n_activity=354026 dram_eff=0.4233
bk0: 6651a 345224i bk1: 6572a 349399i bk2: 6433a 351977i bk3: 6348a 355245i bk4: 6166a 360446i bk5: 6157a 357994i bk6: 6272a 345416i bk7: 6356a 343600i bk8: 6515a 350278i bk9: 6510a 345474i bk10: 6466a 343438i bk11: 6406a 348117i bk12: 6377a 349787i bk13: 6330a 349466i bk14: 6397a 351272i bk15: 6398a 348702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473835
Row_Buffer_Locality_read = 0.508617
Row_Buffer_Locality_write = 0.287708
Bank_Level_Parallism = 10.872928
Bank_Level_Parallism_Col = 6.194297
Bank_Level_Parallism_Ready = 2.155602
write_to_read_ratio_blp_rw_average = 0.456073
GrpLevelPara = 3.182435 

BW Util details:
bwutil = 0.263278 
total_CMD = 569269 
util_bw = 149876 
Wasted_Col = 170987 
Wasted_Row = 13357 
Idle = 235049 

BW Util Bottlenecks: 
RCDc_limit = 327980 
RCDWRc_limit = 69543 
WTRc_limit = 91141 
RTWc_limit = 519094 
CCDLc_limit = 103048 
rwq = 0 
CCDLc_limit_alone = 61977 
WTRc_limit_alone = 83333 
RTWc_limit_alone = 485831 

Commands details: 
total_CMD = 569269 
n_nop = 350915 
Read = 102354 
Write = 0 
L2_Alloc = 0 
L2_WB = 47522 
n_act = 63919 
n_pre = 63903 
n_ref = 0 
n_req = 121481 
total_req = 149876 

Dual Bus Interface Util: 
issued_total_row = 127822 
issued_total_col = 149876 
Row_Bus_Util =  0.224537 
CoL_Bus_Util = 0.263278 
Either_Row_CoL_Bus_Util = 0.383569 
Issued_on_Two_Bus_Simul_Util = 0.104246 
issued_two_Eff = 0.271779 
queue_avg = 24.434319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4343
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350151 n_act=64468 n_pre=64452 n_ref_event=0 n_req=121623 n_rd=102386 n_rd_L2_A=0 n_write=0 n_wr_bk=47568 bw_util=0.2634
n_activity=353056 dram_eff=0.4247
bk0: 6564a 344225i bk1: 6499a 345293i bk2: 6471a 347034i bk3: 6451a 351228i bk4: 6243a 358546i bk5: 6266a 358250i bk6: 6254a 345460i bk7: 6268a 341636i bk8: 6487a 349307i bk9: 6528a 344343i bk10: 6408a 343630i bk11: 6425a 348068i bk12: 6441a 344373i bk13: 6336a 346928i bk14: 6368a 348163i bk15: 6377a 345479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469936
Row_Buffer_Locality_read = 0.505313
Row_Buffer_Locality_write = 0.281645
Bank_Level_Parallism = 10.994206
Bank_Level_Parallism_Col = 6.244067
Bank_Level_Parallism_Ready = 2.156842
write_to_read_ratio_blp_rw_average = 0.457751
GrpLevelPara = 3.195355 

BW Util details:
bwutil = 0.263415 
total_CMD = 569269 
util_bw = 149954 
Wasted_Col = 170537 
Wasted_Row = 13136 
Idle = 235642 

BW Util Bottlenecks: 
RCDc_limit = 332111 
RCDWRc_limit = 70103 
WTRc_limit = 91861 
RTWc_limit = 523701 
CCDLc_limit = 102889 
rwq = 0 
CCDLc_limit_alone = 61872 
WTRc_limit_alone = 84307 
RTWc_limit_alone = 490238 

Commands details: 
total_CMD = 569269 
n_nop = 350151 
Read = 102386 
Write = 0 
L2_Alloc = 0 
L2_WB = 47568 
n_act = 64468 
n_pre = 64452 
n_ref = 0 
n_req = 121623 
total_req = 149954 

Dual Bus Interface Util: 
issued_total_row = 128920 
issued_total_col = 149954 
Row_Bus_Util =  0.226466 
CoL_Bus_Util = 0.263415 
Either_Row_CoL_Bus_Util = 0.384911 
Issued_on_Two_Bus_Simul_Util = 0.104970 
issued_two_Eff = 0.272712 
queue_avg = 24.732029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.732
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350179 n_act=64315 n_pre=64299 n_ref_event=0 n_req=121911 n_rd=102619 n_rd_L2_A=0 n_write=0 n_wr_bk=47930 bw_util=0.2645
n_activity=352088 dram_eff=0.4276
bk0: 6577a 348784i bk1: 6701a 341281i bk2: 6402a 352659i bk3: 6493a 352255i bk4: 6243a 359812i bk5: 6200a 361731i bk6: 6282a 345986i bk7: 6316a 344219i bk8: 6465a 344461i bk9: 6582a 344444i bk10: 6375a 349074i bk11: 6463a 343761i bk12: 6317a 346220i bk13: 6335a 345694i bk14: 6455a 342476i bk15: 6413a 347054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472443
Row_Buffer_Locality_read = 0.506056
Row_Buffer_Locality_write = 0.293645
Bank_Level_Parallism = 10.991739
Bank_Level_Parallism_Col = 6.225416
Bank_Level_Parallism_Ready = 2.168517
write_to_read_ratio_blp_rw_average = 0.451548
GrpLevelPara = 3.171619 

BW Util details:
bwutil = 0.264460 
total_CMD = 569269 
util_bw = 150549 
Wasted_Col = 169762 
Wasted_Row = 12694 
Idle = 236264 

BW Util Bottlenecks: 
RCDc_limit = 330589 
RCDWRc_limit = 69171 
WTRc_limit = 95083 
RTWc_limit = 510059 
CCDLc_limit = 102649 
rwq = 0 
CCDLc_limit_alone = 61777 
WTRc_limit_alone = 86781 
RTWc_limit_alone = 477489 

Commands details: 
total_CMD = 569269 
n_nop = 350179 
Read = 102619 
Write = 0 
L2_Alloc = 0 
L2_WB = 47930 
n_act = 64315 
n_pre = 64299 
n_ref = 0 
n_req = 121911 
total_req = 150549 

Dual Bus Interface Util: 
issued_total_row = 128614 
issued_total_col = 150549 
Row_Bus_Util =  0.225928 
CoL_Bus_Util = 0.264460 
Either_Row_CoL_Bus_Util = 0.384862 
Issued_on_Two_Bus_Simul_Util = 0.105527 
issued_two_Eff = 0.274193 
queue_avg = 24.762608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7626
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350111 n_act=64446 n_pre=64430 n_ref_event=0 n_req=121699 n_rd=102420 n_rd_L2_A=0 n_write=0 n_wr_bk=47868 bw_util=0.264
n_activity=354261 dram_eff=0.4242
bk0: 6552a 346871i bk1: 6642a 343679i bk2: 6415a 348058i bk3: 6369a 349285i bk4: 6155a 361707i bk5: 6229a 362089i bk6: 6309a 347061i bk7: 6380a 339692i bk8: 6396a 346647i bk9: 6429a 345705i bk10: 6464a 343377i bk11: 6490a 344154i bk12: 6387a 344553i bk13: 6310a 348638i bk14: 6452a 344110i bk15: 6441a 344274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470448
Row_Buffer_Locality_read = 0.505575
Row_Buffer_Locality_write = 0.283832
Bank_Level_Parallism = 10.946023
Bank_Level_Parallism_Col = 6.215864
Bank_Level_Parallism_Ready = 2.156892
write_to_read_ratio_blp_rw_average = 0.457552
GrpLevelPara = 3.175769 

BW Util details:
bwutil = 0.264002 
total_CMD = 569269 
util_bw = 150288 
Wasted_Col = 171729 
Wasted_Row = 13274 
Idle = 233978 

BW Util Bottlenecks: 
RCDc_limit = 330804 
RCDWRc_limit = 70741 
WTRc_limit = 93056 
RTWc_limit = 522480 
CCDLc_limit = 104294 
rwq = 0 
CCDLc_limit_alone = 63113 
WTRc_limit_alone = 84892 
RTWc_limit_alone = 489463 

Commands details: 
total_CMD = 569269 
n_nop = 350111 
Read = 102420 
Write = 0 
L2_Alloc = 0 
L2_WB = 47868 
n_act = 64446 
n_pre = 64430 
n_ref = 0 
n_req = 121699 
total_req = 150288 

Dual Bus Interface Util: 
issued_total_row = 128876 
issued_total_col = 150288 
Row_Bus_Util =  0.226389 
CoL_Bus_Util = 0.264002 
Either_Row_CoL_Bus_Util = 0.384981 
Issued_on_Two_Bus_Simul_Util = 0.105409 
issued_two_Eff = 0.273802 
queue_avg = 24.741079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7411
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=349683 n_act=64402 n_pre=64386 n_ref_event=0 n_req=122281 n_rd=102957 n_rd_L2_A=0 n_write=0 n_wr_bk=47967 bw_util=0.2651
n_activity=352751 dram_eff=0.4278
bk0: 6656a 341409i bk1: 6663a 342957i bk2: 6432a 349682i bk3: 6365a 354476i bk4: 6233a 357992i bk5: 6301a 355841i bk6: 6324a 341190i bk7: 6300a 346268i bk8: 6486a 346291i bk9: 6493a 343360i bk10: 6480a 344532i bk11: 6438a 345977i bk12: 6468a 341616i bk13: 6417a 346598i bk14: 6425a 346569i bk15: 6476a 343800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473328
Row_Buffer_Locality_read = 0.506707
Row_Buffer_Locality_write = 0.295487
Bank_Level_Parallism = 11.034968
Bank_Level_Parallism_Col = 6.267064
Bank_Level_Parallism_Ready = 2.158490
write_to_read_ratio_blp_rw_average = 0.459259
GrpLevelPara = 3.198301 

BW Util details:
bwutil = 0.265119 
total_CMD = 569269 
util_bw = 150924 
Wasted_Col = 169819 
Wasted_Row = 12926 
Idle = 235600 

BW Util Bottlenecks: 
RCDc_limit = 330407 
RCDWRc_limit = 69691 
WTRc_limit = 89371 
RTWc_limit = 524089 
CCDLc_limit = 103508 
rwq = 0 
CCDLc_limit_alone = 62349 
WTRc_limit_alone = 81994 
RTWc_limit_alone = 490307 

Commands details: 
total_CMD = 569269 
n_nop = 349683 
Read = 102957 
Write = 0 
L2_Alloc = 0 
L2_WB = 47967 
n_act = 64402 
n_pre = 64386 
n_ref = 0 
n_req = 122281 
total_req = 150924 

Dual Bus Interface Util: 
issued_total_row = 128788 
issued_total_col = 150924 
Row_Bus_Util =  0.226234 
CoL_Bus_Util = 0.265119 
Either_Row_CoL_Bus_Util = 0.385733 
Issued_on_Two_Bus_Simul_Util = 0.105620 
issued_two_Eff = 0.273815 
queue_avg = 25.218794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2188
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=351579 n_act=63769 n_pre=63753 n_ref_event=0 n_req=121497 n_rd=102314 n_rd_L2_A=0 n_write=0 n_wr_bk=47653 bw_util=0.2634
n_activity=352745 dram_eff=0.4251
bk0: 6476a 349672i bk1: 6578a 349753i bk2: 6464a 345684i bk3: 6358a 356501i bk4: 6156a 366846i bk5: 6165a 363150i bk6: 6220a 348301i bk7: 6313a 346124i bk8: 6473a 348901i bk9: 6637a 342662i bk10: 6507a 348768i bk11: 6420a 343585i bk12: 6292a 348832i bk13: 6335a 351919i bk14: 6521a 343088i bk15: 6399a 346750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475139
Row_Buffer_Locality_read = 0.509686
Row_Buffer_Locality_write = 0.290883
Bank_Level_Parallism = 10.906751
Bank_Level_Parallism_Col = 6.209538
Bank_Level_Parallism_Ready = 2.158121
write_to_read_ratio_blp_rw_average = 0.453403
GrpLevelPara = 3.174535 

BW Util details:
bwutil = 0.263438 
total_CMD = 569269 
util_bw = 149967 
Wasted_Col = 169238 
Wasted_Row = 13549 
Idle = 236515 

BW Util Bottlenecks: 
RCDc_limit = 326069 
RCDWRc_limit = 69615 
WTRc_limit = 90961 
RTWc_limit = 512515 
CCDLc_limit = 102084 
rwq = 0 
CCDLc_limit_alone = 61588 
WTRc_limit_alone = 83380 
RTWc_limit_alone = 479600 

Commands details: 
total_CMD = 569269 
n_nop = 351579 
Read = 102314 
Write = 0 
L2_Alloc = 0 
L2_WB = 47653 
n_act = 63769 
n_pre = 63753 
n_ref = 0 
n_req = 121497 
total_req = 149967 

Dual Bus Interface Util: 
issued_total_row = 127522 
issued_total_col = 149967 
Row_Bus_Util =  0.224010 
CoL_Bus_Util = 0.263438 
Either_Row_CoL_Bus_Util = 0.382403 
Issued_on_Two_Bus_Simul_Util = 0.105045 
issued_two_Eff = 0.274698 
queue_avg = 24.590118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5901
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350689 n_act=64309 n_pre=64293 n_ref_event=0 n_req=121323 n_rd=102181 n_rd_L2_A=0 n_write=0 n_wr_bk=47440 bw_util=0.2628
n_activity=353691 dram_eff=0.423
bk0: 6593a 346139i bk1: 6585a 344127i bk2: 6389a 354342i bk3: 6335a 353523i bk4: 6277a 359594i bk5: 6199a 359956i bk6: 6313a 345146i bk7: 6244a 347463i bk8: 6425a 349966i bk9: 6513a 345915i bk10: 6447a 344096i bk11: 6405a 346412i bk12: 6348a 348690i bk13: 6378a 345423i bk14: 6370a 349498i bk15: 6360a 350408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469936
Row_Buffer_Locality_read = 0.505133
Row_Buffer_Locality_write = 0.282050
Bank_Level_Parallism = 10.911985
Bank_Level_Parallism_Col = 6.165055
Bank_Level_Parallism_Ready = 2.146296
write_to_read_ratio_blp_rw_average = 0.453625
GrpLevelPara = 3.168881 

BW Util details:
bwutil = 0.262830 
total_CMD = 569269 
util_bw = 149621 
Wasted_Col = 170175 
Wasted_Row = 13684 
Idle = 235789 

BW Util Bottlenecks: 
RCDc_limit = 330677 
RCDWRc_limit = 70053 
WTRc_limit = 91445 
RTWc_limit = 507712 
CCDLc_limit = 101721 
rwq = 0 
CCDLc_limit_alone = 61931 
WTRc_limit_alone = 83846 
RTWc_limit_alone = 475521 

Commands details: 
total_CMD = 569269 
n_nop = 350689 
Read = 102181 
Write = 0 
L2_Alloc = 0 
L2_WB = 47440 
n_act = 64309 
n_pre = 64293 
n_ref = 0 
n_req = 121323 
total_req = 149621 

Dual Bus Interface Util: 
issued_total_row = 128602 
issued_total_col = 149621 
Row_Bus_Util =  0.225907 
CoL_Bus_Util = 0.262830 
Either_Row_CoL_Bus_Util = 0.383966 
Issued_on_Two_Bus_Simul_Util = 0.104771 
issued_two_Eff = 0.272866 
queue_avg = 24.227301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2273
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=569269 n_nop=350361 n_act=64218 n_pre=64202 n_ref_event=0 n_req=121814 n_rd=102558 n_rd_L2_A=0 n_write=0 n_wr_bk=48070 bw_util=0.2646
n_activity=354380 dram_eff=0.425
bk0: 6706a 343419i bk1: 6563a 343842i bk2: 6462a 350777i bk3: 6344a 352071i bk4: 6214a 359855i bk5: 6162a 360152i bk6: 6323a 344691i bk7: 6282a 338856i bk8: 6504a 346208i bk9: 6443a 348521i bk10: 6443a 348891i bk11: 6520a 345184i bk12: 6406a 346690i bk13: 6415a 347844i bk14: 6384a 345461i bk15: 6387a 347272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472819
Row_Buffer_Locality_read = 0.507430
Row_Buffer_Locality_write = 0.288482
Bank_Level_Parallism = 10.958315
Bank_Level_Parallism_Col = 6.231395
Bank_Level_Parallism_Ready = 2.163589
write_to_read_ratio_blp_rw_average = 0.454325
GrpLevelPara = 3.179883 

BW Util details:
bwutil = 0.264599 
total_CMD = 569269 
util_bw = 150628 
Wasted_Col = 169718 
Wasted_Row = 13682 
Idle = 235241 

BW Util Bottlenecks: 
RCDc_limit = 328287 
RCDWRc_limit = 69500 
WTRc_limit = 91167 
RTWc_limit = 515304 
CCDLc_limit = 103214 
rwq = 0 
CCDLc_limit_alone = 62552 
WTRc_limit_alone = 83512 
RTWc_limit_alone = 482297 

Commands details: 
total_CMD = 569269 
n_nop = 350361 
Read = 102558 
Write = 0 
L2_Alloc = 0 
L2_WB = 48070 
n_act = 64218 
n_pre = 64202 
n_ref = 0 
n_req = 121814 
total_req = 150628 

Dual Bus Interface Util: 
issued_total_row = 128420 
issued_total_col = 150628 
Row_Bus_Util =  0.225588 
CoL_Bus_Util = 0.264599 
Either_Row_CoL_Bus_Util = 0.384542 
Issued_on_Two_Bus_Simul_Util = 0.105644 
issued_two_Eff = 0.274727 
queue_avg = 24.746883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177843, Miss = 94650, Miss_rate = 0.532, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[1]: Access = 178638, Miss = 95238, Miss_rate = 0.533, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[2]: Access = 177980, Miss = 94810, Miss_rate = 0.533, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[3]: Access = 177651, Miss = 94994, Miss_rate = 0.535, Pending_hits = 296, Reservation_fails = 552
L2_cache_bank[4]: Access = 177643, Miss = 94982, Miss_rate = 0.535, Pending_hits = 284, Reservation_fails = 526
L2_cache_bank[5]: Access = 177315, Miss = 94262, Miss_rate = 0.532, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[6]: Access = 177401, Miss = 94745, Miss_rate = 0.534, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[7]: Access = 178000, Miss = 95148, Miss_rate = 0.535, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[8]: Access = 177653, Miss = 94098, Miss_rate = 0.530, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[9]: Access = 178707, Miss = 94407, Miss_rate = 0.528, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[10]: Access = 177012, Miss = 94500, Miss_rate = 0.534, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 304557, Miss = 199917, Miss_rate = 0.656, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[12]: Access = 177446, Miss = 94397, Miss_rate = 0.532, Pending_hits = 305, Reservation_fails = 180
L2_cache_bank[13]: Access = 177221, Miss = 94515, Miss_rate = 0.533, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[14]: Access = 177480, Miss = 94662, Miss_rate = 0.533, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[15]: Access = 178316, Miss = 95270, Miss_rate = 0.534, Pending_hits = 348, Reservation_fails = 48
L2_cache_bank[16]: Access = 177746, Miss = 94265, Miss_rate = 0.530, Pending_hits = 261, Reservation_fails = 446
L2_cache_bank[17]: Access = 178183, Miss = 94720, Miss_rate = 0.532, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[18]: Access = 177066, Miss = 93557, Miss_rate = 0.528, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[19]: Access = 177420, Miss = 94813, Miss_rate = 0.534, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[20]: Access = 177103, Miss = 93983, Miss_rate = 0.531, Pending_hits = 277, Reservation_fails = 69
L2_cache_bank[21]: Access = 177343, Miss = 94567, Miss_rate = 0.533, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[22]: Access = 177136, Miss = 93773, Miss_rate = 0.529, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[23]: Access = 177818, Miss = 95285, Miss_rate = 0.536, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[24]: Access = 177105, Miss = 94230, Miss_rate = 0.532, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[25]: Access = 177797, Miss = 94969, Miss_rate = 0.534, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[26]: Access = 177156, Miss = 93696, Miss_rate = 0.529, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[27]: Access = 177493, Miss = 94589, Miss_rate = 0.533, Pending_hits = 266, Reservation_fails = 14
L2_cache_bank[28]: Access = 178056, Miss = 95107, Miss_rate = 0.534, Pending_hits = 347, Reservation_fails = 53
L2_cache_bank[29]: Access = 178041, Miss = 96177, Miss_rate = 0.540, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[30]: Access = 177188, Miss = 94215, Miss_rate = 0.532, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[31]: Access = 177878, Miss = 95297, Miss_rate = 0.536, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[32]: Access = 177537, Miss = 94886, Miss_rate = 0.534, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[33]: Access = 177977, Miss = 94878, Miss_rate = 0.533, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[34]: Access = 178078, Miss = 95304, Miss_rate = 0.535, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[35]: Access = 178265, Miss = 94821, Miss_rate = 0.532, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[36]: Access = 177662, Miss = 94672, Miss_rate = 0.533, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[37]: Access = 178173, Miss = 94643, Miss_rate = 0.531, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[38]: Access = 177372, Miss = 94461, Miss_rate = 0.533, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[39]: Access = 178006, Miss = 94496, Miss_rate = 0.531, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[40]: Access = 178021, Miss = 95126, Miss_rate = 0.534, Pending_hits = 332, Reservation_fails = 149
L2_cache_bank[41]: Access = 177898, Miss = 95785, Miss_rate = 0.538, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[42]: Access = 177756, Miss = 94484, Miss_rate = 0.532, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[43]: Access = 177862, Miss = 95185, Miss_rate = 0.535, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[44]: Access = 177241, Miss = 94558, Miss_rate = 0.533, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[45]: Access = 177779, Miss = 94940, Miss_rate = 0.534, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[46]: Access = 177601, Miss = 95295, Miss_rate = 0.537, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[47]: Access = 178260, Miss = 96423, Miss_rate = 0.541, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[48]: Access = 178224, Miss = 94803, Miss_rate = 0.532, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[49]: Access = 177413, Miss = 94185, Miss_rate = 0.531, Pending_hits = 301, Reservation_fails = 39
L2_cache_bank[50]: Access = 177292, Miss = 94559, Miss_rate = 0.533, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[51]: Access = 177595, Miss = 94632, Miss_rate = 0.533, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[52]: Access = 177977, Miss = 94702, Miss_rate = 0.532, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[53]: Access = 177826, Miss = 94302, Miss_rate = 0.530, Pending_hits = 295, Reservation_fails = 656
L2_cache_bank[54]: Access = 177690, Miss = 94306, Miss_rate = 0.531, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[55]: Access = 178497, Miss = 94729, Miss_rate = 0.531, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[56]: Access = 177576, Miss = 94903, Miss_rate = 0.534, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[57]: Access = 178186, Miss = 95195, Miss_rate = 0.534, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[58]: Access = 177500, Miss = 94218, Miss_rate = 0.531, Pending_hits = 288, Reservation_fails = 49
L2_cache_bank[59]: Access = 178022, Miss = 94734, Miss_rate = 0.532, Pending_hits = 282, Reservation_fails = 16
L2_cache_bank[60]: Access = 178104, Miss = 94495, Miss_rate = 0.531, Pending_hits = 278, Reservation_fails = 18
L2_cache_bank[61]: Access = 177462, Miss = 94315, Miss_rate = 0.531, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[62]: Access = 177531, Miss = 94726, Miss_rate = 0.534, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[63]: Access = 177756, Miss = 94849, Miss_rate = 0.534, Pending_hits = 267, Reservation_fails = 0
L2_total_cache_accesses = 11501531
L2_total_cache_misses = 6167448
L2_total_cache_miss_rate = 0.5362
L2_total_cache_pending_hits = 19618
L2_total_cache_reservation_fails = 2815
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4334101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1487689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1792903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14852
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 452018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2434838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7644397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3871986
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2652
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.068

icnt_total_pkts_mem_to_simt=11501531
icnt_total_pkts_simt_to_mem=11501531
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11501531
Req_Network_cycles = 758140
Req_Network_injected_packets_per_cycle =      15.1707 
Req_Network_conflicts_per_cycle =      42.2437
Req_Network_conflicts_per_cycle_util =      51.9818
Req_Bank_Level_Parallism =      18.6679
Req_Network_in_buffer_full_per_cycle =     307.2602
Req_Network_in_buffer_avg_util =     309.4194
Req_Network_out_buffer_full_per_cycle =       0.5848
Req_Network_out_buffer_avg_util =      51.7724

Reply_Network_injected_packets_num = 11501531
Reply_Network_cycles = 758140
Reply_Network_injected_packets_per_cycle =       15.1707
Reply_Network_conflicts_per_cycle =       12.7054
Reply_Network_conflicts_per_cycle_util =      15.6982
Reply_Bank_Level_Parallism =      18.7441
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.9437
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1896
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 15 min, 22 sec (36922 sec)
gpgpu_simulation_rate = 13230 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 7515
gpu_sim_insn = 17005666
gpu_ipc =    2262.8962
gpu_tot_sim_cycle = 765655
gpu_tot_sim_insn = 505503013
gpu_tot_ipc =     660.2230
gpu_tot_issued_cta = 42988
gpu_occupancy = 21.2919% 
gpu_tot_occupancy = 59.1321% 
max_total_param_size = 0
gpu_stall_dramfull = 7340280
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       4.1733
partiton_level_parallism_total  =      15.0628
partiton_level_parallism_util =      15.4569
partiton_level_parallism_util_total  =      19.5600
L2_BW  =     151.1719 GB/Sec
L2_BW_total  =     545.6342 GB/Sec
gpu_total_sim_rate=13640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 289717, Miss = 155044, Miss_rate = 0.535, Pending_hits = 3278, Reservation_fails = 7892853
	L1D_cache_core[1]: Access = 289574, Miss = 154853, Miss_rate = 0.535, Pending_hits = 3274, Reservation_fails = 7840241
	L1D_cache_core[2]: Access = 257036, Miss = 136405, Miss_rate = 0.531, Pending_hits = 2264, Reservation_fails = 7933117
	L1D_cache_core[3]: Access = 249682, Miss = 132541, Miss_rate = 0.531, Pending_hits = 2115, Reservation_fails = 7913365
	L1D_cache_core[4]: Access = 253039, Miss = 134349, Miss_rate = 0.531, Pending_hits = 2145, Reservation_fails = 7922697
	L1D_cache_core[5]: Access = 249883, Miss = 132713, Miss_rate = 0.531, Pending_hits = 2157, Reservation_fails = 7829417
	L1D_cache_core[6]: Access = 262397, Miss = 140091, Miss_rate = 0.534, Pending_hits = 2365, Reservation_fails = 7836372
	L1D_cache_core[7]: Access = 266206, Miss = 142276, Miss_rate = 0.534, Pending_hits = 2363, Reservation_fails = 7629632
	L1D_cache_core[8]: Access = 267281, Miss = 143269, Miss_rate = 0.536, Pending_hits = 2364, Reservation_fails = 7950266
	L1D_cache_core[9]: Access = 271317, Miss = 145050, Miss_rate = 0.535, Pending_hits = 2337, Reservation_fails = 7885657
	L1D_cache_core[10]: Access = 258471, Miss = 137835, Miss_rate = 0.533, Pending_hits = 2156, Reservation_fails = 7688832
	L1D_cache_core[11]: Access = 252320, Miss = 134195, Miss_rate = 0.532, Pending_hits = 2197, Reservation_fails = 7747591
	L1D_cache_core[12]: Access = 256414, Miss = 135811, Miss_rate = 0.530, Pending_hits = 2129, Reservation_fails = 7911868
	L1D_cache_core[13]: Access = 249375, Miss = 132702, Miss_rate = 0.532, Pending_hits = 2081, Reservation_fails = 7692184
	L1D_cache_core[14]: Access = 252059, Miss = 133798, Miss_rate = 0.531, Pending_hits = 2015, Reservation_fails = 7634418
	L1D_cache_core[15]: Access = 256460, Miss = 136055, Miss_rate = 0.531, Pending_hits = 2213, Reservation_fails = 7620975
	L1D_cache_core[16]: Access = 254307, Miss = 134354, Miss_rate = 0.528, Pending_hits = 2046, Reservation_fails = 7571395
	L1D_cache_core[17]: Access = 250120, Miss = 132668, Miss_rate = 0.530, Pending_hits = 2102, Reservation_fails = 7656312
	L1D_cache_core[18]: Access = 253359, Miss = 134269, Miss_rate = 0.530, Pending_hits = 2059, Reservation_fails = 7631098
	L1D_cache_core[19]: Access = 253357, Miss = 134480, Miss_rate = 0.531, Pending_hits = 2203, Reservation_fails = 7690050
	L1D_cache_core[20]: Access = 252920, Miss = 134301, Miss_rate = 0.531, Pending_hits = 2217, Reservation_fails = 7660664
	L1D_cache_core[21]: Access = 250689, Miss = 133259, Miss_rate = 0.532, Pending_hits = 2149, Reservation_fails = 7654533
	L1D_cache_core[22]: Access = 250438, Miss = 133001, Miss_rate = 0.531, Pending_hits = 2154, Reservation_fails = 7675120
	L1D_cache_core[23]: Access = 253019, Miss = 134318, Miss_rate = 0.531, Pending_hits = 2235, Reservation_fails = 7718606
	L1D_cache_core[24]: Access = 249776, Miss = 132748, Miss_rate = 0.531, Pending_hits = 2150, Reservation_fails = 7501622
	L1D_cache_core[25]: Access = 250944, Miss = 133076, Miss_rate = 0.530, Pending_hits = 2090, Reservation_fails = 7667257
	L1D_cache_core[26]: Access = 249354, Miss = 132262, Miss_rate = 0.530, Pending_hits = 2086, Reservation_fails = 7689466
	L1D_cache_core[27]: Access = 250260, Miss = 133039, Miss_rate = 0.532, Pending_hits = 2264, Reservation_fails = 7498701
	L1D_cache_core[28]: Access = 251892, Miss = 133714, Miss_rate = 0.531, Pending_hits = 2233, Reservation_fails = 7692640
	L1D_cache_core[29]: Access = 250886, Miss = 133253, Miss_rate = 0.531, Pending_hits = 2167, Reservation_fails = 7470933
	L1D_cache_core[30]: Access = 252078, Miss = 133977, Miss_rate = 0.531, Pending_hits = 2142, Reservation_fails = 7623607
	L1D_cache_core[31]: Access = 252869, Miss = 134386, Miss_rate = 0.531, Pending_hits = 2144, Reservation_fails = 7643021
	L1D_cache_core[32]: Access = 253133, Miss = 134433, Miss_rate = 0.531, Pending_hits = 2211, Reservation_fails = 7526426
	L1D_cache_core[33]: Access = 249206, Miss = 132216, Miss_rate = 0.531, Pending_hits = 2184, Reservation_fails = 7665985
	L1D_cache_core[34]: Access = 249141, Miss = 132699, Miss_rate = 0.533, Pending_hits = 2191, Reservation_fails = 7378362
	L1D_cache_core[35]: Access = 249351, Miss = 132003, Miss_rate = 0.529, Pending_hits = 2123, Reservation_fails = 7614188
	L1D_cache_core[36]: Access = 250120, Miss = 132973, Miss_rate = 0.532, Pending_hits = 2184, Reservation_fails = 7484430
	L1D_cache_core[37]: Access = 250684, Miss = 132884, Miss_rate = 0.530, Pending_hits = 2122, Reservation_fails = 7711225
	L1D_cache_core[38]: Access = 252126, Miss = 133871, Miss_rate = 0.531, Pending_hits = 2123, Reservation_fails = 7658275
	L1D_cache_core[39]: Access = 251918, Miss = 134546, Miss_rate = 0.534, Pending_hits = 2299, Reservation_fails = 7623880
	L1D_cache_core[40]: Access = 247627, Miss = 131367, Miss_rate = 0.531, Pending_hits = 2068, Reservation_fails = 7573775
	L1D_cache_core[41]: Access = 251492, Miss = 133603, Miss_rate = 0.531, Pending_hits = 2165, Reservation_fails = 7619172
	L1D_cache_core[42]: Access = 247532, Miss = 131190, Miss_rate = 0.530, Pending_hits = 2152, Reservation_fails = 7404056
	L1D_cache_core[43]: Access = 255148, Miss = 135292, Miss_rate = 0.530, Pending_hits = 2203, Reservation_fails = 7574249
	L1D_cache_core[44]: Access = 250072, Miss = 133213, Miss_rate = 0.533, Pending_hits = 2173, Reservation_fails = 7576623
	L1D_cache_core[45]: Access = 249864, Miss = 132363, Miss_rate = 0.530, Pending_hits = 2103, Reservation_fails = 7716692
	L1D_cache_core[46]: Access = 253694, Miss = 134820, Miss_rate = 0.531, Pending_hits = 2237, Reservation_fails = 7728130
	L1D_cache_core[47]: Access = 247768, Miss = 131813, Miss_rate = 0.532, Pending_hits = 2158, Reservation_fails = 7346951
	L1D_cache_core[48]: Access = 251382, Miss = 133264, Miss_rate = 0.530, Pending_hits = 2131, Reservation_fails = 7637899
	L1D_cache_core[49]: Access = 253583, Miss = 134630, Miss_rate = 0.531, Pending_hits = 2168, Reservation_fails = 7604593
	L1D_cache_core[50]: Access = 252119, Miss = 134050, Miss_rate = 0.532, Pending_hits = 2152, Reservation_fails = 7637266
	L1D_cache_core[51]: Access = 254257, Miss = 135369, Miss_rate = 0.532, Pending_hits = 2257, Reservation_fails = 7701288
	L1D_cache_core[52]: Access = 250206, Miss = 132628, Miss_rate = 0.530, Pending_hits = 2109, Reservation_fails = 7714293
	L1D_cache_core[53]: Access = 251507, Miss = 133817, Miss_rate = 0.532, Pending_hits = 2222, Reservation_fails = 7654945
	L1D_cache_core[54]: Access = 251508, Miss = 133557, Miss_rate = 0.531, Pending_hits = 2223, Reservation_fails = 7707523
	L1D_cache_core[55]: Access = 252422, Miss = 133668, Miss_rate = 0.530, Pending_hits = 2172, Reservation_fails = 7498744
	L1D_cache_core[56]: Access = 252668, Miss = 134198, Miss_rate = 0.531, Pending_hits = 2195, Reservation_fails = 7553731
	L1D_cache_core[57]: Access = 253878, Miss = 134963, Miss_rate = 0.532, Pending_hits = 2222, Reservation_fails = 7793516
	L1D_cache_core[58]: Access = 251036, Miss = 133456, Miss_rate = 0.532, Pending_hits = 2231, Reservation_fails = 7630093
	L1D_cache_core[59]: Access = 251305, Miss = 133437, Miss_rate = 0.531, Pending_hits = 2122, Reservation_fails = 7607248
	L1D_cache_core[60]: Access = 252436, Miss = 134076, Miss_rate = 0.531, Pending_hits = 2161, Reservation_fails = 7800042
	L1D_cache_core[61]: Access = 253594, Miss = 134640, Miss_rate = 0.531, Pending_hits = 2213, Reservation_fails = 7596693
	L1D_cache_core[62]: Access = 254968, Miss = 135038, Miss_rate = 0.530, Pending_hits = 2139, Reservation_fails = 7563071
	L1D_cache_core[63]: Access = 252296, Miss = 133509, Miss_rate = 0.529, Pending_hits = 2103, Reservation_fails = 7797253
	L1D_cache_core[64]: Access = 258717, Miss = 137277, Miss_rate = 0.531, Pending_hits = 2239, Reservation_fails = 7551516
	L1D_cache_core[65]: Access = 248287, Miss = 132332, Miss_rate = 0.533, Pending_hits = 2303, Reservation_fails = 7631260
	L1D_cache_core[66]: Access = 250930, Miss = 134090, Miss_rate = 0.534, Pending_hits = 2222, Reservation_fails = 7887019
	L1D_cache_core[67]: Access = 248826, Miss = 132544, Miss_rate = 0.533, Pending_hits = 2239, Reservation_fails = 7988110
	L1D_cache_core[68]: Access = 251373, Miss = 133610, Miss_rate = 0.532, Pending_hits = 2151, Reservation_fails = 7844210
	L1D_cache_core[69]: Access = 258853, Miss = 137015, Miss_rate = 0.529, Pending_hits = 2150, Reservation_fails = 7863312
	L1D_cache_core[70]: Access = 269046, Miss = 142188, Miss_rate = 0.528, Pending_hits = 2283, Reservation_fails = 7918009
	L1D_cache_core[71]: Access = 268279, Miss = 141819, Miss_rate = 0.529, Pending_hits = 2367, Reservation_fails = 8157286
	L1D_cache_core[72]: Access = 270498, Miss = 142848, Miss_rate = 0.528, Pending_hits = 2327, Reservation_fails = 8240254
	L1D_cache_core[73]: Access = 259245, Miss = 136576, Miss_rate = 0.527, Pending_hits = 2105, Reservation_fails = 8010399
	L1D_cache_core[74]: Access = 249905, Miss = 132748, Miss_rate = 0.531, Pending_hits = 2231, Reservation_fails = 8076591
	L1D_cache_core[75]: Access = 249656, Miss = 132755, Miss_rate = 0.532, Pending_hits = 2132, Reservation_fails = 7770835
	L1D_cache_core[76]: Access = 252061, Miss = 134490, Miss_rate = 0.534, Pending_hits = 2237, Reservation_fails = 7892486
	L1D_cache_core[77]: Access = 251238, Miss = 133643, Miss_rate = 0.532, Pending_hits = 2214, Reservation_fails = 7821026
	L1D_cache_core[78]: Access = 288283, Miss = 155310, Miss_rate = 0.539, Pending_hits = 3518, Reservation_fails = 7898515
	L1D_cache_core[79]: Access = 289561, Miss = 154799, Miss_rate = 0.535, Pending_hits = 3379, Reservation_fails = 7787280
	L1D_total_cache_accesses = 20420298
	L1D_total_cache_misses = 10851722
	L1D_total_cache_miss_rate = 0.5314
	L1D_total_cache_pending_hits = 179507
	L1D_total_cache_reservation_fails = 617013235
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8709841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5097520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 526065825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2563275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177564
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 679228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3167234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90947410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16725764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872098

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 526065825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 90947410
ctas_completed 42988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1583, 1528, 1279, 1425, 1390, 1244, 1319, 1362, 1516, 1371, 1489, 1562, 1308, 1435, 1363, 1518, 1029, 1116, 1197, 842, 1006, 968, 1241, 957, 1123, 1092, 1083, 1019, 1112, 1062, 1039, 883, 1117, 1077, 785, 806, 940, 902, 816, 991, 840, 1035, 1026, 910, 1088, 848, 901, 1057, 282, 239, 229, 239, 218, 239, 240, 272, 228, 239, 239, 229, 249, 208, 250, 228, 
gpgpu_n_tot_thrd_icount = 1130205600
gpgpu_n_tot_w_icount = 35318925
gpgpu_n_stall_shd_mem = 196355826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7660795
gpgpu_n_mem_write_global = 3872098
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41791875
gpgpu_n_store_insn = 8861373
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 132059136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195913375
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:607004674	W0_Idle:217546433	W0_Scoreboard:571917412	W1:6437437	W2:3187132	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13066504
single_issue_nums: WS0:8832717	WS1:8825267	WS2:8835999	WS3:8824942	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61286360 {8:7660795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154883920 {40:3872098,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 306431800 {40:7660795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30976784 {8:3872098,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2933 
max_icnt2sh_latency = 3227 
averagemflatency = 3044 
avg_icnt2mem_latency = 2601 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 27 
mrq_lat_table:461957 	241514 	114143 	138853 	250238 	427228 	624577 	815407 	634004 	198467 	12275 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	389774 	595601 	615932 	4719283 	2791111 	1489451 	852156 	79585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	551521 	309449 	197222 	134340 	350799 	607446 	5088339 	2236098 	1378834 	607468 	71377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5720003 	2446666 	1498734 	695650 	435770 	396727 	150275 	63120 	52847 	65255 	7846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	89 	81 	258 	261 	308 	184 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        64        65        64        64        64        64        64        64        65        64        64        64        65 
dram[1]:        64        64        64        64        64        66        64        64        64        64        65        64        64        64        64        65 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        65 
dram[3]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[4]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        64        65        65        64        58        64        64        64        65        64        64        64        64        64 
dram[6]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[8]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        65        65        64        64        64        64        64        64        64        64        65        64        65 
dram[12]:        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[16]:        64        64        64        64        66        65        64        64        64        64        64        64        64        65        64        64 
dram[17]:        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65        65 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[19]:        64        64        65        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[20]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        65 
dram[21]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[23]:        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        65 
dram[25]:        64        64        64        65        64        66        64        64        64        64        64        64        64        64        64        66 
dram[26]:        64        64        64        65        64        65        64        64        64        64        65        64        64        64        64        65 
dram[27]:        64        65        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[28]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[29]:        65        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[30]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        65 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      9938      7482     15195     11287     12214     14180     11110     15114      8779     12085      9803 
dram[1]:     10932      7034     14175      9345      9055      8081     10123     10158     11783     11331     10145     14913      5934     10995     10953     15597 
dram[2]:     15202     11813     13194     14251     19251     11144     14556     13002     11852     12713     15179     11798      9582     10802      9407      7862 
dram[3]:     13794      8810     17987      7641      8840     10548     10173      9876     17265     12857     17457     14733     10525     14554     11647     14339 
dram[4]:      9501     12788      7923     12023      9762      9705     10879     10710     11412     14460     12574     23223     12375     12143     10885      8650 
dram[5]:     12306      8764      6733     14184     10429      9051     11897      9466      8545     10785     12057     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     11148     14696     13251      9534     10854      6780     14992     11367     13471     10189     11853     11878 
dram[7]:      9093     11314      9806     10870     16611     14619     14139     11862     14407     16343     15362     19304     17366     13153      9854      9594 
dram[8]:     17150     12178     12928      8281     16192     10373     11706     11415     10196     15163     14604     16238     10132     14467     11529     11693 
dram[9]:      8668      8180      9530      9433     16667     11596     12618      8334     11377      7552     15213     14938     14761      8297     13166      8103 
dram[10]:      8431     17243     13908     14642      9982     18729     15245      7790      9207      8054     15696     12478     15341     17202     10808     16391 
dram[11]:     14249      8087      9986     11734      9051     16934     11762     17748     14301     15032     12946     15386     11531     16213     18797     11357 
dram[12]:     10584      7836      9649      8325     17205     10705     14555     10877     11834     10021     11151     11589     15866     19833     13411      8063 
dram[13]:      7936     11397     10546      9467     10467     12204     11573      9517     11857     10212      8069     11596      8958     10528      9136     13138 
dram[14]:     10401      9711     18151      8541     14937     15452      7205      9498     10723     12188     14382     12501      9755     11086      6960      9500 
dram[15]:     10461     10280      9494     10569      9234     10640     10929      9204     13476     16414      9196     15280     12317     13501     11626     10782 
dram[16]:      6985     12738      9412      9336     10399     11629      7208      7586     15103     11574     17898     15511     11374     11223      9124     10967 
dram[17]:      8365      7868      7230     10438     10263     12760      9357      8916     14967     10596     14550     13342     17257     10188     15517     17449 
dram[18]:      7753     11382     12200      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928     11867      9065      9638 
dram[19]:     10767      9145      6711      9525     11801     15552     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      9609     14556      7213     12625     11421     10310     13096     11623      9732     11788     16310      9333 
dram[21]:      8035     15714      9064     10838      9553     12045     11091     10103     20187     13437     16190     10743     16289      8818      8612     12159 
dram[22]:     11240     12187     20667     12902     12244     10200     11319     11023     10809     11399      9601     11737      9284      8622     13225     13050 
dram[23]:     11968     11164      9456     12440      8767     11167     11409      9899     13335     10677     11528     12645     12116     11875     10285      6442 
dram[24]:     11416     10416     13274      7988     11125     12428     11917     13250     10012     13182     10461     10946     11614     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     11628     10925      7459      9645     13084     10757     11525     11025     11511      8555      8481     10783 
dram[26]:      9090      8480      9854     14426     10838     13762     12987      9301      9645     10011     22158     15940     11324     12486     10738     10712 
dram[27]:      9014      7259     16752      9347     12629      9298     10915      9416      6924     11963     13122     12858     12116      7506     10205      9452 
dram[28]:     11191      9450     20581     10957      9635     17029     12787     12784     13707     15431     15114     21269      8720     13226      9234     12733 
dram[29]:      9812     11772      9768     12778     10584     16554     11324      9205     14467     17973     18222     13990     11834     16883     10710     10276 
dram[30]:     15652     14178     12713     11662     14118     13159     12400     10312     14129     13324      9199     13049     10585      7089     11773      7655 
dram[31]:      9360      9486     11145     16430     10334     13347     11161      9167     14689     16241     17854     17460      9349      9277     13742     14013 
average row accesses per activate:
dram[0]:  1.887280  1.930068  1.901680  1.923077  1.932440  1.892248  1.831705  1.883581  1.915604  1.882958  1.909404  1.876886  1.908754  1.931932  1.926660  1.901232 
dram[1]:  1.928341  1.913920  1.906069  1.897632  1.983540  1.885692  1.828137  1.847085  1.916378  1.920643  1.911040  1.899661  1.901426  1.888834  1.934227  1.888889 
dram[2]:  1.947647  1.916850  1.916000  1.882883  1.924816  1.910645  1.881256  1.857178  1.928766  1.913840  1.908571  1.924324  1.895766  1.906164  1.900592  1.864477 
dram[3]:  1.930010  1.944581  1.913131  1.916189  1.932034  1.922555  1.816736  1.862528  1.935026  1.886820  1.922847  1.901480  1.925694  1.941132  1.889866  1.909159 
dram[4]:  1.924268  1.912638  1.920993  1.940833  1.887397  1.891654  1.849295  1.887703  1.919724  1.906373  1.904471  1.886369  1.908570  1.901753  1.897373  1.902778 
dram[5]:  1.920611  1.935998  1.902136  1.938006  1.969853  1.908808  1.837824  1.880201  1.940302  1.916889  1.927174  1.893842  1.888114  1.866586  1.899926  1.874756 
dram[6]:  1.916911  1.892424  1.916916  1.893739  1.908592  1.905091  1.824365  1.895308  1.910433  1.937546  1.919244  1.915129  1.887773  1.921702  1.934345  1.882896 
dram[7]:  1.948787  1.928328  1.892099  1.961529  1.903327  1.903083  1.839503  1.882885  1.949002  1.925972  1.931077  1.933002  1.893425  1.909858  1.868156  1.910381 
dram[8]:  1.909047  1.924246  1.859474  1.912602  1.901661  1.912033  1.872261  1.867377  1.903780  1.940640  1.876276  1.891395  1.901643  1.912648  1.909113  1.908820 
dram[9]:  1.928781  1.953575  1.897807  1.884615  1.980392  1.907476  1.875637  1.871057  1.958983  1.939551  1.873905  1.893024  1.859976  1.908686  1.897531  1.877719 
dram[10]:  1.942218  1.931196  1.921622  1.911364  1.928629  1.942547  1.865060  1.871153  1.890032  1.914727  1.896982  1.889302  1.878720  1.921613  1.882542  1.882630 
dram[11]:  1.957326  1.925579  1.890113  1.908451  1.928094  1.942993  1.900076  1.890769  1.911073  1.959930  1.879765  1.911939  1.920739  1.917083  1.925414  1.912901 
dram[12]:  1.945531  1.899229  1.885954  1.880291  1.921778  1.925307  1.858994  1.851321  1.908468  1.906326  1.883240  1.898125  1.923699  1.894829  1.902799  1.868876 
dram[13]:  1.908210  1.930634  1.889695  1.932959  1.903294  1.887500  1.868349  1.869543  1.899436  1.884615  1.921746  1.885027  1.899775  1.888014  1.899055  1.872520 
dram[14]:  1.924370  1.920019  1.905274  1.923658  1.916838  1.909634  1.835132  1.897051  1.875451  1.901790  1.896902  1.900629  1.890529  1.915594  1.891511  1.895294 
dram[15]:  1.900024  1.879483  1.870266  1.891219  1.890726  1.840846  1.813852  1.831106  1.855269  1.871673  1.854350  1.851753  1.896287  1.866069  1.875152  1.844974 
dram[16]:  1.934969  1.956822  1.949975  1.906860  1.895316  1.938550  1.847508  1.856161  1.923913  1.910800  1.905475  1.899211  1.878817  1.915563  1.883289  1.892128 
dram[17]:  1.944870  1.928399  1.933266  1.911206  1.912975  1.914570  1.824489  1.884905  1.867496  1.890354  1.897486  1.905206  1.852798  1.865863  1.896417  1.894415 
dram[18]:  1.930118  1.929354  1.901697  1.921613  1.899922  1.925945  1.842699  1.864845  1.870474  1.913688  1.909739  1.886563  1.872904  1.874599  1.897620  1.904595 
dram[19]:  1.946186  1.919893  1.909455  1.918419  1.919917  1.923158  1.877373  1.927951  1.869576  1.892121  1.880340  1.911231  1.847388  1.891192  1.874696  1.902937 
dram[20]:  1.905985  1.961721  1.877274  1.903266  1.931322  1.895519  1.846569  1.858661  1.892814  1.897492  1.886829  1.888623  1.922058  1.893422  1.900806  1.924355 
dram[21]:  1.930335  1.917909  1.918061  1.921146  1.926656  1.929581  1.859218  1.874026  1.936777  1.892078  1.886925  1.916485  1.867153  1.888165  1.890238  1.888669 
dram[22]:  1.894711  1.909224  1.902287  1.880539  1.911541  1.896907  1.854935  1.834751  1.904196  1.877541  1.899311  1.901463  1.851905  1.871425  1.863448  1.876165 
dram[23]:  1.889500  1.876049  1.955924  1.868936  1.873917  1.860600  1.842092  1.828822  1.896693  1.874762  1.885381  1.862216  1.905651  1.851816  1.859602  1.909225 
dram[24]:  1.943817  1.953269  1.889856  1.889924  1.957533  1.908016  1.868066  1.867901  1.931412  1.920819  1.890667  1.868880  1.931611  1.901980  1.910674  1.909928 
dram[25]:  1.917013  1.912979  1.863227  1.905358  1.925975  1.922795  1.863478  1.852658  1.935805  1.926435  1.889998  1.903011  1.870007  1.883893  1.894164  1.868003 
dram[26]:  1.898544  1.914511  1.921139  1.888481  1.911795  1.956100  1.866650  1.868408  1.913160  1.942808  1.921085  1.901539  1.902951  1.905439  1.889405  1.896739 
dram[27]:  1.952689  1.936098  1.885473  1.855670  1.884716  1.921962  1.865289  1.893548  1.899802  1.904644  1.884960  1.908780  1.878810  1.866634  1.928713  1.897744 
dram[28]:  1.916466  1.936996  1.898734  1.898258  1.930453  1.928329  1.881166  1.880462  1.919427  1.912873  1.933070  1.889754  1.921254  1.901656  1.897284  1.880503 
dram[29]:  1.954568  1.953227  1.907559  1.925335  1.914961  1.907672  1.905066  1.893404  1.905111  1.946481  1.944155  1.868029  1.851843  1.912356  1.936881  1.918677 
dram[30]:  1.884127  1.910745  1.880198  1.876435  1.930745  1.906381  1.905665  1.875157  1.890736  1.943452  1.869743  1.901792  1.878235  1.942069  1.909544  1.884112 
dram[31]:  1.925971  1.899540  1.911904  1.881339  1.911479  1.891949  1.887299  1.892641  1.910714  1.935942  1.926496  1.895793  1.922576  1.875884  1.905642  1.907127 
average row locality = 3918872/2061853 = 1.900655
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6594      6672      6454      6580      6321      6299      6352      6297      6513      6545      6450      6453      6482      6467      6489      6460 
dram[1]:      6552      6530      6437      6544      6316      6183      6278      6254      6503      6573      6479      6540      6528      6427      6398      6431 
dram[2]:      6502      6616      6560      6434      6301      6349      6235      6321      6516      6485      6381      6507      6437      6380      6452      6420 
dram[3]:      6610      6681      6452      6548      6322      6309      6288      6206      6505      6433      6417      6569      6437      6483      6458      6439 
dram[4]:      6629      6560      6457      6494      6275      6272      6318      6228      6528      6512      6502      6426      6379      6462      6466      6534 
dram[5]:      6547      6643      6539      6487      6224      6332      6183      6331      6539      6611      6496      6412      6359      6460      6434      6448 
dram[6]:      6590      6562      6514      6488      6295      6390      6163      6301      6599      6534      6558      6487      6473      6421      6515      6443 
dram[7]:      6706      6623      6506      6545      6239      6250      6239      6277      6582      6567      6539      6494      6513      6440      6535      6429 
dram[8]:      6680      6575      6468      6359      6298      6279      6348      6320      6514      6580      6422      6420      6414      6474      6491      6413 
dram[9]:      6686      6638      6460      6510      6332      6183      6228      6301      6517      6575      6418      6420      6440      6443      6468      6491 
dram[10]:      6671      6581      6550      6480      6171      6291      6307      6270      6471      6535      6355      6371      6326      6431      6384      6361 
dram[11]:      6725      6589      6584      6452      6187      6304      6324      6430      6442      6540      6440      6485      6347      6395      6423      6362 
dram[12]:      6614      6653      6497      6394      6323      6336      6288      6303      6523      6603      6480      6429      6381      6360      6374      6402 
dram[13]:      6634      6591      6423      6460      6213      6213      6379      6290      6527      6506      6401      6498      6405      6420      6363      6317 
dram[14]:      6788      6755      6482      6487      6382      6335      6313      6400      6534      6610      6540      6535      6428      6466      6498      6458 
dram[15]:      6681      6597      6478      6524      6275      6281      6292      6361      6525      6574      6485      6351      6393      6425      6503      6379 
dram[16]:      6612      6694      6494      6494      6370      6325      6295      6403      6485      6629      6475      6433      6460      6444      6554      6515 
dram[17]:      6622      6719      6551      6533      6229      6292      6278      6343      6530      6460      6499      6433      6371      6344      6534      6478 
dram[18]:      6603      6660      6454      6528      6316      6303      6178      6240      6438      6574      6497      6465      6459      6350      6394      6394 
dram[19]:      6662      6642      6490      6459      6358      6261      6331      6333      6569      6515      6442      6515      6382      6408      6467      6403 
dram[20]:      6631      6589      6537      6511      6373      6354      6325      6342      6616      6563      6537      6619      6447      6402      6488      6514 
dram[21]:      6652      6612      6508      6470      6305      6332      6228      6269      6537      6438      6484      6568      6429      6272      6385      6382 
dram[22]:      6651      6571      6460      6592      6260      6307      6250      6364      6556      6584      6430      6498      6453      6411      6374      6427 
dram[23]:      6628      6590      6507      6600      6311      6311      6377      6336      6548      6604      6505      6557      6500      6452      6352      6454 
dram[24]:      6687      6612      6457      6388      6202      6201      6288      6380      6551      6534      6510      6442      6417      6354      6433      6434 
dram[25]:      6588      6543      6515      6499      6267      6310      6286      6292      6535      6572      6452      6449      6489      6380      6408      6401 
dram[26]:      6605      6741      6450      6549      6279      6244      6322      6332      6521      6634      6423      6499      6373      6379      6487      6437 
dram[27]:      6592      6690      6451      6409      6195      6277      6333      6400      6432      6465      6512      6530      6423      6346      6492      6477 
dram[28]:      6696      6695      6472      6405      6277      6333      6340      6320      6526      6537      6512      6482      6508      6457      6457      6516 
dram[29]:      6524      6614      6508      6390      6208      6201      6244      6345      6505      6681      6543      6472      6324      6375      6553      6443 
dram[30]:      6645      6637      6445      6379      6333      6251      6353      6280      6469      6569      6499      6457      6392      6434      6422      6412 
dram[31]:      6746      6587      6502      6376      6254      6190      6347      6314      6536      6487      6471      6560      6434      6459      6408      6427 
total dram reads = 3301082
bank skew: 6788/6163 = 1.10
chip skew: 104011/102555 = 1.01
number of total write accesses:
dram[0]:      3008      3130      2809      2885      2639      2656      2822      2821      3136      3237      3154      3148      2985      3070      3189      3124 
dram[1]:      3085      3050      2823      2867      2663      2628      2813      2908      3079      3176      3156      3228      3035      3103      3100      3091 
dram[2]:      3128      3055      2747      2743      2635      2567      2804      2839      3109      3114      3198      3200      3053      3058      3161      3112 
dram[3]:      3129      3081      2820      2827      2574      2685      2801      2920      3113      3162      3108      3169      3115      3136      3172      3050 
dram[4]:      3044      3084      2810      2883      2605      2632      2815      2837      3114      3138      3174      3139      3114      3141      3075      3145 
dram[5]:      3078      3131      2830      2937      2579      2591      2664      2819      3149      3104      3115      3154      3011      3050      3107      3081 
dram[6]:      3093      3106      2899      2821      2632      2655      2742      2870      3209      3174      3207      3195      3071      3031      3107      3200 
dram[7]:      3172      3201      2908      2899      2720      2620      2803      2905      3188      3101      3272      3206      3127      3066      3125      3118 
dram[8]:      3050      3157      2924      2880      2599      2631      2790      2911      3104      3185      3156      3171      3040      3149      3155      3098 
dram[9]:      3009      3061      2882      2837      2684      2569      2724      2796      3180      3148      3137      3122      3172      3123      3023      3125 
dram[10]:      3061      3096      2972      2795      2545      2647      2868      2858      3053      3171      3108      3124      3063      3082      3072      3081 
dram[11]:      3038      3060      2878      2831      2606      2676      2849      2884      3109      3179      3107      3124      3052      3164      3111      3034 
dram[12]:      3127      3140      2874      2729      2678      2645      2801      2841      3158      3021      3126      3167      3060      3046      3078      3071 
dram[13]:      3025      3116      2853      2816      2590      2645      2852      2773      2978      3143      3191      3124      3001      3106      3211      3053 
dram[14]:      3090      3125      2901      2850      2695      2687      2848      2864      3051      3145      3160      3200      3078      3179      3127      3131 
dram[15]:      3116      3110      2939      2906      2641      2638      2863      2859      3107      3135      3213      3100      3093      3162      3059      3047 
dram[16]:      3202      3118      2926      2789      2572      2645      2836      2834      3153      3146      3108      3110      3147      3023      3112      3171 
dram[17]:      3153      3149      2942      2762      2643      2619      2870      2787      3207      3125      3181      3286      3078      3054      3085      3146 
dram[18]:      3082      3096      2874      2856      2622      2622      2772      2883      3124      3153      3156      3185      3102      3079      3116      2999 
dram[19]:      3016      3058      2923      2818      2589      2683      2892      2923      3089      3141      3175      3138      3054      3127      3070      3159 
dram[20]:      3013      3105      2964      2767      2699      2648      2944      2853      3097      3164      3209      3210      3125      3090      3149      3186 
dram[21]:      3079      3111      2927      2812      2656      2659      2889      2893      3224      3138      3162      3252      3065      3056      3098      3092 
dram[22]:      3106      3099      2993      2743      2640      2652      2876      2799      3216      3069      3148      3193      3037      3098      3107      3068 
dram[23]:      3108      3064      2922      2845      2682      2701      2813      2831      3176      3144      3127      3200      3088      3023      3063      3194 
dram[24]:      3118      3111      2824      2819      2644      2687      2889      2872      3036      3089      3161      3114      3063      3108      3024      3040 
dram[25]:      3069      3140      2881      2816      2588      2662      2808      2866      3076      3120      3211      3132      3055      3033      3135      3083 
dram[26]:      3017      3171      2902      2922      2721      2636      2778      2822      3148      3183      3216      3204      3142      3086      3044      3062 
dram[27]:      3138      3138      2887      2845      2615      2617      2765      2873      3028      3102      3142      3175      3139      3064      3221      3214 
dram[28]:      3119      3101      2929      2799      2622      2687      2905      2854      3058      3173      3194      3158      3140      3101      3089      3154 
dram[29]:      3055      3039      2925      2772      2560      2599      2850      2821      3153      3221      3191      3230      3001      3060      3187      3127 
dram[30]:      3005      3035      2845      2858      2627      2645      2918      2822      3122      3102      3160      3168      3065      3078      3085      3040 
dram[31]:      3127      3155      2900      2869      2647      2645      2873      2899      3185      3170      3145      3184      3083      3077      3063      3138 
total dram writes = 1531260
bank skew: 3286/2545 = 1.29
chip skew: 48431/47400 = 1.02
average mf latency per bank:
dram[0]:       7348      7276      7561      7542      7722      7784      6601      6507      6639      6578      6563      6435      6984      7066      7087      7217
dram[1]:       7221      7270      7475      7473      7600      7826      6515      6482      6625      6529      6479      6394      6778      6959      7168      7252
dram[2]:       7300      7279      7553      7528      7702      7754      6628      6442      6617      6676      6605      6472      6929      7008      7139      7205
dram[3]:       7184      7275      7579      7513      7704      7799      6592      6487      6537      6553      6488      6443      6853      6980      7044      7241
dram[4]:       7172      7211      7573      7389      7697      7659      6539      6326      6457      6558      6384      6421      6846      6861      7161      7079
dram[5]:       7201      7096    111975      7426      7806      7789      6617      6411      6486      6504      6436      6437      6847      6883      7056      7173
dram[6]:       7267      7293      7547      7569      7739      7715      6680      6443      6528      6647      6489      6481      6816      7014      7242      7222
dram[7]:       7154      7188      7540      7555      7750      7803      6693      6426      6510      6578      6364      6381      6903      6879      7059      7158
dram[8]:       7101      7063      7516      7733      7762      7793      6511      6284      6439      6415      6500      6474      7005      6835      7144      7129
dram[9]:       7114      7099      7538      7596      7718      7934      6477      6367      6292      6344      6415      6462      6741      6824      7087      7034
dram[10]:       7118      7153      7413      7624      7946      7790      6529      6333      6506      6385      6536      6531      6923      6872      7174      7186
dram[11]:       7075      7142      7504      7546      7846      7720      6468      6311      6513      6362      6427      6455      6939      6929      7033      7161
dram[12]:       7165      7133      7666      7779      7799      7711      6596      6374      6581      6555      6672      6658      7030      7088      7211      7268
dram[13]:       7289      7161      7713      7751      7962      7899      6623      6474      6775      6530      6645      6701      7117      7068      7082      7371
dram[14]:       7402      7315      7846      7968      7979      7988      6787      6580      6815      6717      6740      6744      7233      7213      7336      7442
dram[15]:       7482      7553      7943      8082      8177      8247      6933      6753      6924      6812      6897      7059      7321      7395      7588      7712
dram[16]:       7215      7287      7433      7639      7798      7703      6512      6462      6643      6603      6515      6519      6956      7058      7060      7167
dram[17]:       7272      7273      7444      7619      7884      7810      6495      6522      6594      6669      6523      6415      6987      7024      7126      7135
dram[18]:       7143      7180      7427      7415      7774      7805      6489      6413      6625      6600      6502      6539      6857      6918      7134      7252
dram[19]:       7161      7238      7403      7568      7836      7838      6451      6394      6599      6582      6626      6511      7033      6884      7161      7279
dram[20]:       7316      7277      7437      7541      7730      7829      6403      6439      6618      6713      6526      6439      6943      7082      7129      7053
dram[21]:       7070      7139      7375      7436      7719      7668      6328      6324      6375      6562      6393      6248      6744      6982      7049      7046
dram[22]:       7267      7343      7533      7573      7919      7803      6498      6567      6536      6722      6566      6458      6966      6963      7171      7249
dram[23]:       8108      8232      8311      8315      8620      8638      7348      7439      7543      7478      7461      7396      7875      7951      8107      8069
dram[24]:       7083      7140      7667      7578      7827      7942      6378      6468      6644      6570      6459      6588      6943      7036      7258      7237
dram[25]:       7192      7182      7567      7667      7751      7805      6433      6522      6587      6529      6452      6455      6919      7066      7183      7190
dram[26]:       7166      7070      7489      7456      7747      7898      6392      6521      6500      6534      6474      6476      6922      6970      7210      7198
dram[27]:       7225      7114      7695      7660      7841      8012      6547      6507      6660      6605      6471      6508      6880      7146      7028      7104
dram[28]:       7155      7258      7574      7763      7941      7866      6436      6483      6582      6623      6483      6618      6948      7171      7235      7233
dram[29]:       7146      7185      7442      7724      7897      7859      6341      6467      6484      6326      6413      6404      6922      6982      7062      7106
dram[30]:       7109      7184      7537      7674      7788      7899      6351      6463      6450      6464      6455      6480      6872      6956      7046      7244
dram[31]:       7173      7195      7461      7679      7862      7834      6308      6476      6449      6481      6538      6460      6929      7021      7337      7194
maximum mf latency per bank:
dram[0]:      23558     23452     24639     23279     30113     23695     24724     22931     21868     19937     22010     23919     24587     23185     23064     21253
dram[1]:      23543     23527     24566     22994     29883     23731     24755     23007     19636     19710     20673     23850     20727     23277     21425     21119
dram[2]:      23667     23528     24553     22905     20975     23631     30071     22631     22529     19306     22403     23646     21180     23273     22696     22459
dram[3]:      23740     23587     24418     23154     21391     23565     24781     22947     21753     20075     28122     23605     20892     23163     22080     20874
dram[4]:      24533     23608     23605     23452     28895     23442     30041     22972     19616     19332     18443     23459     22364     23141     21577     21224
dram[5]:      24607     30105     26975     23515     28905     23775     25099     23514     19016     18975     20513     24041     23956     23477     21897     21512
dram[6]:      23788     23373     23314     23448     28050     23705     30056     23019     19935     21177     23049     23512     21687     23092     22375     21466
dram[7]:      23841     23495     23492     23401     27694     23874     30079     22965     19769     20092     20430     23419     23385     23313     22385     22011
dram[8]:      24447     25515     23761     23284     24630     22573     28039     23437     19607     19549     19734     22689     23716     23581     21571     21091
dram[9]:      24442     25518     23777     23509     25924     22487     28893     23446     18479     21648     20101     22851     23771     23508     21518     20524
dram[10]:      24528     24623     23613     23511     29785     22658     30124     23667     20649     20588     22108     22776     23740     23565     21284     20900
dram[11]:      24542     25522     23596     23568     23601     23565     27231     23922     20589     18149     19860     22903     23600     23510     21085     20947
dram[12]:      29818     22929     23871     27695     24750     22888     29770     23442     20139     23449     29314     23654     23870     23441     21446     21153
dram[13]:      29697     23024     23947     28069     25403     22947     28919     23443     19808     24139     29775     23647     23921     21441     21429     21117
dram[14]:      24528     24652     23839     30116     24702     22912     29789     23554     20692     19740     30076     19846     23553     23504     21403     20820
dram[15]:      23992     24638     23797     29961     24687     22829     27987     23563     21879     24889     30062     22562     23418     23498     21513     21146
dram[16]:      29861     24261     29623     23678     24370     22527     23717     29881     19173     19743     18625     23166     29058     23666     21021     20892
dram[17]:      24749     24268     29384     23682     24366     23016     23760     30119     19397     19752     19157     23165     29779     23673     21016     20832
dram[18]:      24759     22932     28959     23532     30050     22976     23744     28029     20979     18398     19748     22536     29765     23665     21305     20909
dram[19]:      24799     22968     28906     23572     29802     23020     23905     28055     19242     20874     19118     23190     30044     23622     21833     20883
dram[20]:      28947     23656     24712     22899     24371     23084     23566     23048     18724     19626     22331     22887     23517     23381     21663     20780
dram[21]:      29727     24661     24703     24271     24477     23080     23711     23098     18173     19083     23101     23036     23550     23903     21688     20945
dram[22]:      30081     23024     29815     22607     24021     23586     23795     22990     21484     20487     20819     23066     30062     23893     20568     21716
dram[23]:      29697     23139     29825     22564     24420     23966     23630     29723     21981     21647     20775     23121     30075     23617     21287     21863
dram[24]:      30118     23933     30003     22917     23794     23286     23987     23196     20531     20503     21492     18897     22418     22909     20241     21336
dram[25]:      28087     23929     29701     23023     23641     23224     24383     23215     19560     19805     23520     23544     30081     23033     21485     21252
dram[26]:      28953     23853     25053     22947     24556     22438     23910     23046     20228     19414     19849     18876     29623     22986     20629     20905
dram[27]:      28900     23541     25048     22950     24129     23086     24092     23075     21736     20400     23643     23504     22157     23204     20914     21416
dram[28]:      28941     23693     24451     23182     24223     23218     24576     22444     18277     19819     18600     23264     30032     23209     20863     21113
dram[29]:      28940     23744     24373     25479     23540     23143     24444     23229     21920     18833     18529     23287     21825     23108     21238     21414
dram[30]:      30015     23918     24347     24655     23383     23036     24571     22443     18571     20485     20618     19350     22379     23093     21168     21095
dram[31]:      30118     23877     23960     24642     24010     23088     24126     22000     18632     18255     23352     23383     22759     23170     21256     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=354884 n_act=64558 n_pre=64542 n_ref_event=0 n_req=122790 n_rd=103428 n_rd_L2_A=0 n_write=0 n_wr_bk=47813 bw_util=0.2631
n_activity=355126 dram_eff=0.4259
bk0: 6594a 349428i bk1: 6672a 346157i bk2: 6454a 357741i bk3: 6580a 354509i bk4: 6321a 365517i bk5: 6299a 367501i bk6: 6352a 352362i bk7: 6297a 350435i bk8: 6513a 347706i bk9: 6545a 346257i bk10: 6450a 353017i bk11: 6453a 356306i bk12: 6482a 349905i bk13: 6467a 351220i bk14: 6489a 350341i bk15: 6460a 349632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474241
Row_Buffer_Locality_read = 0.508499
Row_Buffer_Locality_write = 0.291241
Bank_Level_Parallism = 10.958904
Bank_Level_Parallism_Col = 6.212209
Bank_Level_Parallism_Ready = 2.130950
write_to_read_ratio_blp_rw_average = 0.456279
GrpLevelPara = 3.178579 

BW Util details:
bwutil = 0.263068 
total_CMD = 574912 
util_bw = 151241 
Wasted_Col = 170830 
Wasted_Row = 13122 
Idle = 239719 

BW Util Bottlenecks: 
RCDc_limit = 330605 
RCDWRc_limit = 69324 
WTRc_limit = 95633 
RTWc_limit = 514790 
CCDLc_limit = 103357 
rwq = 0 
CCDLc_limit_alone = 62686 
WTRc_limit_alone = 87495 
RTWc_limit_alone = 482257 

Commands details: 
total_CMD = 574912 
n_nop = 354884 
Read = 103428 
Write = 0 
L2_Alloc = 0 
L2_WB = 47813 
n_act = 64558 
n_pre = 64542 
n_ref = 0 
n_req = 122790 
total_req = 151241 

Dual Bus Interface Util: 
issued_total_row = 129100 
issued_total_col = 151241 
Row_Bus_Util =  0.224556 
CoL_Bus_Util = 0.263068 
Either_Row_CoL_Bus_Util = 0.382716 
Issued_on_Two_Bus_Simul_Util = 0.104908 
issued_two_Eff = 0.274115 
queue_avg = 24.714466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7145
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355540 n_act=64254 n_pre=64238 n_ref_event=0 n_req=122261 n_rd=102973 n_rd_L2_A=0 n_write=0 n_wr_bk=47805 bw_util=0.2623
n_activity=354896 dram_eff=0.4249
bk0: 6552a 351669i bk1: 6530a 348334i bk2: 6437a 360144i bk3: 6544a 354147i bk4: 6316a 370108i bk5: 6183a 369106i bk6: 6278a 353448i bk7: 6254a 346606i bk8: 6503a 355732i bk9: 6573a 348377i bk10: 6479a 353196i bk11: 6540a 348811i bk12: 6528a 350419i bk13: 6427a 353277i bk14: 6398a 352358i bk15: 6431a 348523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474452
Row_Buffer_Locality_read = 0.509095
Row_Buffer_Locality_write = 0.289506
Bank_Level_Parallism = 10.886134
Bank_Level_Parallism_Col = 6.180454
Bank_Level_Parallism_Ready = 2.136366
write_to_read_ratio_blp_rw_average = 0.455902
GrpLevelPara = 3.166242 

BW Util details:
bwutil = 0.262263 
total_CMD = 574912 
util_bw = 150778 
Wasted_Col = 171690 
Wasted_Row = 13427 
Idle = 239017 

BW Util Bottlenecks: 
RCDc_limit = 329768 
RCDWRc_limit = 69808 
WTRc_limit = 96804 
RTWc_limit = 511785 
CCDLc_limit = 104404 
rwq = 0 
CCDLc_limit_alone = 63091 
WTRc_limit_alone = 88509 
RTWc_limit_alone = 478767 

Commands details: 
total_CMD = 574912 
n_nop = 355540 
Read = 102973 
Write = 0 
L2_Alloc = 0 
L2_WB = 47805 
n_act = 64254 
n_pre = 64238 
n_ref = 0 
n_req = 122261 
total_req = 150778 

Dual Bus Interface Util: 
issued_total_row = 128492 
issued_total_col = 150778 
Row_Bus_Util =  0.223499 
CoL_Bus_Util = 0.262263 
Either_Row_CoL_Bus_Util = 0.381575 
Issued_on_Two_Bus_Simul_Util = 0.104186 
issued_two_Eff = 0.273043 
queue_avg = 24.033136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0331
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355464 n_act=64048 n_pre=64032 n_ref_event=0 n_req=122003 n_rd=102896 n_rd_L2_A=0 n_write=0 n_wr_bk=47523 bw_util=0.2616
n_activity=354030 dram_eff=0.4249
bk0: 6502a 355510i bk1: 6616a 348858i bk2: 6560a 355977i bk3: 6434a 357698i bk4: 6301a 364199i bk5: 6349a 364458i bk6: 6235a 354092i bk7: 6321a 347305i bk8: 6516a 347706i bk9: 6485a 352721i bk10: 6381a 351750i bk11: 6507a 345997i bk12: 6437a 355116i bk13: 6380a 355889i bk14: 6452a 351751i bk15: 6420a 349726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475029
Row_Buffer_Locality_read = 0.509612
Row_Buffer_Locality_write = 0.288795
Bank_Level_Parallism = 10.913540
Bank_Level_Parallism_Col = 6.220576
Bank_Level_Parallism_Ready = 2.133148
write_to_read_ratio_blp_rw_average = 0.462056
GrpLevelPara = 3.190660 

BW Util details:
bwutil = 0.261638 
total_CMD = 574912 
util_bw = 150419 
Wasted_Col = 172331 
Wasted_Row = 12782 
Idle = 239380 

BW Util Bottlenecks: 
RCDc_limit = 331876 
RCDWRc_limit = 68957 
WTRc_limit = 92649 
RTWc_limit = 529113 
CCDLc_limit = 104427 
rwq = 0 
CCDLc_limit_alone = 62249 
WTRc_limit_alone = 84579 
RTWc_limit_alone = 495005 

Commands details: 
total_CMD = 574912 
n_nop = 355464 
Read = 102896 
Write = 0 
L2_Alloc = 0 
L2_WB = 47523 
n_act = 64048 
n_pre = 64032 
n_ref = 0 
n_req = 122003 
total_req = 150419 

Dual Bus Interface Util: 
issued_total_row = 128080 
issued_total_col = 150419 
Row_Bus_Util =  0.222782 
CoL_Bus_Util = 0.261638 
Either_Row_CoL_Bus_Util = 0.381707 
Issued_on_Two_Bus_Simul_Util = 0.102713 
issued_two_Eff = 0.269089 
queue_avg = 24.668139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355506 n_act=64156 n_pre=64140 n_ref_event=0 n_req=122483 n_rd=103157 n_rd_L2_A=0 n_write=0 n_wr_bk=47862 bw_util=0.2627
n_activity=355373 dram_eff=0.425
bk0: 6610a 348866i bk1: 6681a 349829i bk2: 6452a 362176i bk3: 6548a 358156i bk4: 6322a 367542i bk5: 6309a 365659i bk6: 6288a 355613i bk7: 6206a 349756i bk8: 6505a 353035i bk9: 6433a 350140i bk10: 6417a 351194i bk11: 6569a 350178i bk12: 6437a 353290i bk13: 6483a 353188i bk14: 6458a 351206i bk15: 6439a 352275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476205
Row_Buffer_Locality_read = 0.510377
Row_Buffer_Locality_write = 0.293801
Bank_Level_Parallism = 10.885110
Bank_Level_Parallism_Col = 6.184355
Bank_Level_Parallism_Ready = 2.161218
write_to_read_ratio_blp_rw_average = 0.453760
GrpLevelPara = 3.169910 

BW Util details:
bwutil = 0.262682 
total_CMD = 574912 
util_bw = 151019 
Wasted_Col = 170729 
Wasted_Row = 13478 
Idle = 239686 

BW Util Bottlenecks: 
RCDc_limit = 328207 
RCDWRc_limit = 69864 
WTRc_limit = 92511 
RTWc_limit = 511845 
CCDLc_limit = 102764 
rwq = 0 
CCDLc_limit_alone = 62471 
WTRc_limit_alone = 84805 
RTWc_limit_alone = 479258 

Commands details: 
total_CMD = 574912 
n_nop = 355506 
Read = 103157 
Write = 0 
L2_Alloc = 0 
L2_WB = 47862 
n_act = 64156 
n_pre = 64140 
n_ref = 0 
n_req = 122483 
total_req = 151019 

Dual Bus Interface Util: 
issued_total_row = 128296 
issued_total_col = 151019 
Row_Bus_Util =  0.223158 
CoL_Bus_Util = 0.262682 
Either_Row_CoL_Bus_Util = 0.381634 
Issued_on_Two_Bus_Simul_Util = 0.104206 
issued_two_Eff = 0.273051 
queue_avg = 24.318153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3182
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355106 n_act=64313 n_pre=64297 n_ref_event=0 n_req=122365 n_rd=103042 n_rd_L2_A=0 n_write=0 n_wr_bk=47750 bw_util=0.2623
n_activity=354791 dram_eff=0.425
bk0: 6629a 354154i bk1: 6560a 351011i bk2: 6457a 357549i bk3: 6494a 357186i bk4: 6275a 367256i bk5: 6272a 368884i bk6: 6318a 353989i bk7: 6228a 354621i bk8: 6528a 353943i bk9: 6512a 351842i bk10: 6502a 352619i bk11: 6426a 351920i bk12: 6379a 351708i bk13: 6462a 354121i bk14: 6466a 349314i bk15: 6534a 349712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474417
Row_Buffer_Locality_read = 0.508598
Row_Buffer_Locality_write = 0.292139
Bank_Level_Parallism = 10.845276
Bank_Level_Parallism_Col = 6.144867
Bank_Level_Parallism_Ready = 2.123329
write_to_read_ratio_blp_rw_average = 0.454423
GrpLevelPara = 3.175451 

BW Util details:
bwutil = 0.262287 
total_CMD = 574912 
util_bw = 150792 
Wasted_Col = 171656 
Wasted_Row = 13286 
Idle = 239178 

BW Util Bottlenecks: 
RCDc_limit = 330859 
RCDWRc_limit = 69279 
WTRc_limit = 92585 
RTWc_limit = 507193 
CCDLc_limit = 102496 
rwq = 0 
CCDLc_limit_alone = 62232 
WTRc_limit_alone = 84858 
RTWc_limit_alone = 474656 

Commands details: 
total_CMD = 574912 
n_nop = 355106 
Read = 103042 
Write = 0 
L2_Alloc = 0 
L2_WB = 47750 
n_act = 64313 
n_pre = 64297 
n_ref = 0 
n_req = 122365 
total_req = 150792 

Dual Bus Interface Util: 
issued_total_row = 128610 
issued_total_col = 150792 
Row_Bus_Util =  0.223704 
CoL_Bus_Util = 0.262287 
Either_Row_CoL_Bus_Util = 0.382330 
Issued_on_Two_Bus_Simul_Util = 0.103661 
issued_two_Eff = 0.271130 
queue_avg = 23.976622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9766
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355849 n_act=64147 n_pre=64131 n_ref_event=0 n_req=122261 n_rd=103045 n_rd_L2_A=0 n_write=0 n_wr_bk=47400 bw_util=0.2617
n_activity=357694 dram_eff=0.4206
bk0: 6547a 355627i bk1: 6643a 348018i bk2: 6539a 353289i bk3: 6487a 353557i bk4: 6224a 370800i bk5: 6332a 367278i bk6: 6183a 354887i bk7: 6331a 354611i bk8: 6539a 350196i bk9: 6611a 345941i bk10: 6496a 358544i bk11: 6412a 351779i bk12: 6359a 353290i bk13: 6460a 349524i bk14: 6434a 354033i bk15: 6448a 351125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475327
Row_Buffer_Locality_read = 0.509573
Row_Buffer_Locality_write = 0.291684
Bank_Level_Parallism = 10.824049
Bank_Level_Parallism_Col = 6.159871
Bank_Level_Parallism_Ready = 2.126957
write_to_read_ratio_blp_rw_average = 0.456508
GrpLevelPara = 3.170266 

BW Util details:
bwutil = 0.261684 
total_CMD = 574912 
util_bw = 150445 
Wasted_Col = 172909 
Wasted_Row = 13706 
Idle = 237852 

BW Util Bottlenecks: 
RCDc_limit = 331324 
RCDWRc_limit = 69468 
WTRc_limit = 92434 
RTWc_limit = 515658 
CCDLc_limit = 102681 
rwq = 0 
CCDLc_limit_alone = 61827 
WTRc_limit_alone = 84539 
RTWc_limit_alone = 482699 

Commands details: 
total_CMD = 574912 
n_nop = 355849 
Read = 103045 
Write = 0 
L2_Alloc = 0 
L2_WB = 47400 
n_act = 64147 
n_pre = 64131 
n_ref = 0 
n_req = 122261 
total_req = 150445 

Dual Bus Interface Util: 
issued_total_row = 128278 
issued_total_col = 150445 
Row_Bus_Util =  0.223126 
CoL_Bus_Util = 0.261684 
Either_Row_CoL_Bus_Util = 0.381037 
Issued_on_Two_Bus_Simul_Util = 0.103772 
issued_two_Eff = 0.272342 
queue_avg = 24.402706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4027
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355087 n_act=64438 n_pre=64422 n_ref_event=0 n_req=122682 n_rd=103333 n_rd_L2_A=0 n_write=0 n_wr_bk=48012 bw_util=0.2632
n_activity=355588 dram_eff=0.4256
bk0: 6590a 346886i bk1: 6562a 352322i bk2: 6514a 355080i bk3: 6488a 356300i bk4: 6295a 367590i bk5: 6390a 364470i bk6: 6163a 352323i bk7: 6301a 347025i bk8: 6599a 346520i bk9: 6534a 350135i bk10: 6558a 352029i bk11: 6487a 352939i bk12: 6473a 353662i bk13: 6421a 354150i bk14: 6515a 350982i bk15: 6443a 347285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474756
Row_Buffer_Locality_read = 0.509005
Row_Buffer_Locality_write = 0.291850
Bank_Level_Parallism = 10.919769
Bank_Level_Parallism_Col = 6.200256
Bank_Level_Parallism_Ready = 2.147709
write_to_read_ratio_blp_rw_average = 0.454951
GrpLevelPara = 3.174155 

BW Util details:
bwutil = 0.263249 
total_CMD = 574912 
util_bw = 151345 
Wasted_Col = 171559 
Wasted_Row = 13328 
Idle = 238680 

BW Util Bottlenecks: 
RCDc_limit = 328539 
RCDWRc_limit = 69813 
WTRc_limit = 96177 
RTWc_limit = 514942 
CCDLc_limit = 103660 
rwq = 0 
CCDLc_limit_alone = 62697 
WTRc_limit_alone = 88001 
RTWc_limit_alone = 482155 

Commands details: 
total_CMD = 574912 
n_nop = 355087 
Read = 103333 
Write = 0 
L2_Alloc = 0 
L2_WB = 48012 
n_act = 64438 
n_pre = 64422 
n_ref = 0 
n_req = 122682 
total_req = 151345 

Dual Bus Interface Util: 
issued_total_row = 128860 
issued_total_col = 151345 
Row_Bus_Util =  0.224139 
CoL_Bus_Util = 0.263249 
Either_Row_CoL_Bus_Util = 0.382363 
Issued_on_Two_Bus_Simul_Util = 0.105025 
issued_two_Eff = 0.274673 
queue_avg = 24.696556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6966
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=354514 n_act=64338 n_pre=64322 n_ref_event=0 n_req=122966 n_rd=103484 n_rd_L2_A=0 n_write=0 n_wr_bk=48431 bw_util=0.2642
n_activity=355544 dram_eff=0.4273
bk0: 6706a 346937i bk1: 6623a 346774i bk2: 6506a 352085i bk3: 6545a 355956i bk4: 6239a 365908i bk5: 6250a 366280i bk6: 6239a 350017i bk7: 6277a 348464i bk8: 6582a 342947i bk9: 6567a 348198i bk10: 6539a 348646i bk11: 6494a 352492i bk12: 6513a 351552i bk13: 6440a 355196i bk14: 6535a 349589i bk15: 6429a 352369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476782
Row_Buffer_Locality_read = 0.509412
Row_Buffer_Locality_write = 0.303460
Bank_Level_Parallism = 10.972484
Bank_Level_Parallism_Col = 6.266714
Bank_Level_Parallism_Ready = 2.169108
write_to_read_ratio_blp_rw_average = 0.456705
GrpLevelPara = 3.191740 

BW Util details:
bwutil = 0.264240 
total_CMD = 574912 
util_bw = 151915 
Wasted_Col = 170612 
Wasted_Row = 13600 
Idle = 238785 

BW Util Bottlenecks: 
RCDc_limit = 329986 
RCDWRc_limit = 68452 
WTRc_limit = 93151 
RTWc_limit = 523006 
CCDLc_limit = 102821 
rwq = 0 
CCDLc_limit_alone = 62318 
WTRc_limit_alone = 85353 
RTWc_limit_alone = 490301 

Commands details: 
total_CMD = 574912 
n_nop = 354514 
Read = 103484 
Write = 0 
L2_Alloc = 0 
L2_WB = 48431 
n_act = 64338 
n_pre = 64322 
n_ref = 0 
n_req = 122966 
total_req = 151915 

Dual Bus Interface Util: 
issued_total_row = 128660 
issued_total_col = 151915 
Row_Bus_Util =  0.223791 
CoL_Bus_Util = 0.264240 
Either_Row_CoL_Bus_Util = 0.383360 
Issued_on_Two_Bus_Simul_Util = 0.104672 
issued_two_Eff = 0.273038 
queue_avg = 25.164394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1644
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=354984 n_act=64493 n_pre=64477 n_ref_event=0 n_req=122544 n_rd=103055 n_rd_L2_A=0 n_write=0 n_wr_bk=48000 bw_util=0.2627
n_activity=355812 dram_eff=0.4245
bk0: 6680a 349719i bk1: 6575a 349649i bk2: 6468a 352130i bk3: 6359a 356934i bk4: 6298a 365041i bk5: 6279a 367418i bk6: 6348a 352540i bk7: 6320a 350619i bk8: 6514a 349839i bk9: 6580a 348318i bk10: 6422a 351691i bk11: 6420a 352954i bk12: 6414a 358057i bk13: 6474a 350660i bk14: 6491a 349544i bk15: 6413a 350972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473716
Row_Buffer_Locality_read = 0.508835
Row_Buffer_Locality_write = 0.288009
Bank_Level_Parallism = 10.900007
Bank_Level_Parallism_Col = 6.186912
Bank_Level_Parallism_Ready = 2.146139
write_to_read_ratio_blp_rw_average = 0.456555
GrpLevelPara = 3.170249 

BW Util details:
bwutil = 0.262745 
total_CMD = 574912 
util_bw = 151055 
Wasted_Col = 171703 
Wasted_Row = 13485 
Idle = 238669 

BW Util Bottlenecks: 
RCDc_limit = 329249 
RCDWRc_limit = 70233 
WTRc_limit = 92357 
RTWc_limit = 514737 
CCDLc_limit = 102968 
rwq = 0 
CCDLc_limit_alone = 61959 
WTRc_limit_alone = 84599 
RTWc_limit_alone = 481486 

Commands details: 
total_CMD = 574912 
n_nop = 354984 
Read = 103055 
Write = 0 
L2_Alloc = 0 
L2_WB = 48000 
n_act = 64493 
n_pre = 64477 
n_ref = 0 
n_req = 122544 
total_req = 151055 

Dual Bus Interface Util: 
issued_total_row = 128970 
issued_total_col = 151055 
Row_Bus_Util =  0.224330 
CoL_Bus_Util = 0.262745 
Either_Row_CoL_Bus_Util = 0.382542 
Issued_on_Two_Bus_Simul_Util = 0.104533 
issued_two_Eff = 0.273258 
queue_avg = 24.357023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.357
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355548 n_act=64151 n_pre=64135 n_ref_event=0 n_req=122292 n_rd=103110 n_rd_L2_A=0 n_write=0 n_wr_bk=47592 bw_util=0.2621
n_activity=355784 dram_eff=0.4236
bk0: 6686a 358139i bk1: 6638a 351377i bk2: 6460a 353961i bk3: 6510a 351102i bk4: 6332a 367609i bk5: 6183a 368432i bk6: 6228a 355483i bk7: 6301a 352316i bk8: 6517a 355297i bk9: 6575a 351078i bk10: 6418a 350530i bk11: 6420a 354182i bk12: 6440a 352939i bk13: 6443a 351984i bk14: 6468a 353314i bk15: 6491a 345791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475428
Row_Buffer_Locality_read = 0.509902
Row_Buffer_Locality_write = 0.290116
Bank_Level_Parallism = 10.866948
Bank_Level_Parallism_Col = 6.194237
Bank_Level_Parallism_Ready = 2.131020
write_to_read_ratio_blp_rw_average = 0.454743
GrpLevelPara = 3.173072 

BW Util details:
bwutil = 0.262131 
total_CMD = 574912 
util_bw = 150702 
Wasted_Col = 171227 
Wasted_Row = 13708 
Idle = 239275 

BW Util Bottlenecks: 
RCDc_limit = 330867 
RCDWRc_limit = 68559 
WTRc_limit = 94123 
RTWc_limit = 514502 
CCDLc_limit = 103227 
rwq = 0 
CCDLc_limit_alone = 62223 
WTRc_limit_alone = 86173 
RTWc_limit_alone = 481448 

Commands details: 
total_CMD = 574912 
n_nop = 355548 
Read = 103110 
Write = 0 
L2_Alloc = 0 
L2_WB = 47592 
n_act = 64151 
n_pre = 64135 
n_ref = 0 
n_req = 122292 
total_req = 150702 

Dual Bus Interface Util: 
issued_total_row = 128286 
issued_total_col = 150702 
Row_Bus_Util =  0.223140 
CoL_Bus_Util = 0.262131 
Either_Row_CoL_Bus_Util = 0.381561 
Issued_on_Two_Bus_Simul_Util = 0.103710 
issued_two_Eff = 0.271804 
queue_avg = 24.564787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=356262 n_act=63922 n_pre=63906 n_ref_event=0 n_req=121717 n_rd=102555 n_rd_L2_A=0 n_write=0 n_wr_bk=47596 bw_util=0.2612
n_activity=353717 dram_eff=0.4245
bk0: 6671a 354267i bk1: 6581a 351121i bk2: 6550a 354530i bk3: 6480a 359114i bk4: 6171a 372145i bk5: 6291a 368036i bk6: 6307a 352238i bk7: 6270a 351447i bk8: 6471a 351826i bk9: 6535a 351930i bk10: 6355a 354043i bk11: 6371a 355434i bk12: 6326a 355461i bk13: 6431a 353346i bk14: 6384a 352940i bk15: 6361a 357838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474831
Row_Buffer_Locality_read = 0.509297
Row_Buffer_Locality_write = 0.290366
Bank_Level_Parallism = 10.835724
Bank_Level_Parallism_Col = 6.152421
Bank_Level_Parallism_Ready = 2.106473
write_to_read_ratio_blp_rw_average = 0.455205
GrpLevelPara = 3.170230 

BW Util details:
bwutil = 0.261172 
total_CMD = 574912 
util_bw = 150151 
Wasted_Col = 170973 
Wasted_Row = 13380 
Idle = 240408 

BW Util Bottlenecks: 
RCDc_limit = 328985 
RCDWRc_limit = 68936 
WTRc_limit = 93000 
RTWc_limit = 506588 
CCDLc_limit = 102736 
rwq = 0 
CCDLc_limit_alone = 62332 
WTRc_limit_alone = 85355 
RTWc_limit_alone = 473829 

Commands details: 
total_CMD = 574912 
n_nop = 356262 
Read = 102555 
Write = 0 
L2_Alloc = 0 
L2_WB = 47596 
n_act = 63922 
n_pre = 63906 
n_ref = 0 
n_req = 121717 
total_req = 150151 

Dual Bus Interface Util: 
issued_total_row = 127828 
issued_total_col = 150151 
Row_Bus_Util =  0.222344 
CoL_Bus_Util = 0.261172 
Either_Row_CoL_Bus_Util = 0.380319 
Issued_on_Two_Bus_Simul_Util = 0.103197 
issued_two_Eff = 0.271342 
queue_avg = 24.226049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.226
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=356345 n_act=63738 n_pre=63722 n_ref_event=0 n_req=122215 n_rd=103029 n_rd_L2_A=0 n_write=0 n_wr_bk=47702 bw_util=0.2622
n_activity=353818 dram_eff=0.426
bk0: 6725a 351516i bk1: 6589a 352347i bk2: 6584a 353622i bk3: 6452a 356407i bk4: 6187a 371358i bk5: 6304a 366761i bk6: 6324a 351943i bk7: 6430a 348609i bk8: 6442a 354233i bk9: 6540a 352884i bk10: 6440a 354918i bk11: 6485a 351058i bk12: 6347a 356557i bk13: 6395a 353975i bk14: 6423a 355345i bk15: 6362a 358907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478476
Row_Buffer_Locality_read = 0.511206
Row_Buffer_Locality_write = 0.302721
Bank_Level_Parallism = 10.863280
Bank_Level_Parallism_Col = 6.183455
Bank_Level_Parallism_Ready = 2.143315
write_to_read_ratio_blp_rw_average = 0.449675
GrpLevelPara = 3.165160 

BW Util details:
bwutil = 0.262181 
total_CMD = 574912 
util_bw = 150731 
Wasted_Col = 169814 
Wasted_Row = 13642 
Idle = 240725 

BW Util Bottlenecks: 
RCDc_limit = 327109 
RCDWRc_limit = 67544 
WTRc_limit = 94083 
RTWc_limit = 503684 
CCDLc_limit = 102565 
rwq = 0 
CCDLc_limit_alone = 61930 
WTRc_limit_alone = 85786 
RTWc_limit_alone = 471346 

Commands details: 
total_CMD = 574912 
n_nop = 356345 
Read = 103029 
Write = 0 
L2_Alloc = 0 
L2_WB = 47702 
n_act = 63738 
n_pre = 63722 
n_ref = 0 
n_req = 122215 
total_req = 150731 

Dual Bus Interface Util: 
issued_total_row = 127460 
issued_total_col = 150731 
Row_Bus_Util =  0.221703 
CoL_Bus_Util = 0.262181 
Either_Row_CoL_Bus_Util = 0.380175 
Issued_on_Two_Bus_Simul_Util = 0.103710 
issued_two_Eff = 0.272795 
queue_avg = 24.491682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4917
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355267 n_act=64398 n_pre=64382 n_ref_event=0 n_req=122161 n_rd=102960 n_rd_L2_A=0 n_write=0 n_wr_bk=47562 bw_util=0.2618
n_activity=357240 dram_eff=0.4213
bk0: 6614a 355266i bk1: 6653a 352711i bk2: 6497a 353104i bk3: 6394a 356208i bk4: 6323a 360277i bk5: 6336a 365858i bk6: 6288a 350578i bk7: 6303a 353982i bk8: 6523a 348232i bk9: 6603a 352296i bk10: 6480a 352671i bk11: 6429a 354268i bk12: 6381a 354448i bk13: 6360a 355724i bk14: 6374a 351321i bk15: 6402a 349028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472843
Row_Buffer_Locality_read = 0.507148
Row_Buffer_Locality_write = 0.288891
Bank_Level_Parallism = 10.821574
Bank_Level_Parallism_Col = 6.172407
Bank_Level_Parallism_Ready = 2.127357
write_to_read_ratio_blp_rw_average = 0.457395
GrpLevelPara = 3.169744 

BW Util details:
bwutil = 0.261817 
total_CMD = 574912 
util_bw = 150522 
Wasted_Col = 172724 
Wasted_Row = 14485 
Idle = 237181 

BW Util Bottlenecks: 
RCDc_limit = 333038 
RCDWRc_limit = 69483 
WTRc_limit = 92506 
RTWc_limit = 518323 
CCDLc_limit = 103949 
rwq = 0 
CCDLc_limit_alone = 62838 
WTRc_limit_alone = 84899 
RTWc_limit_alone = 484819 

Commands details: 
total_CMD = 574912 
n_nop = 355267 
Read = 102960 
Write = 0 
L2_Alloc = 0 
L2_WB = 47562 
n_act = 64398 
n_pre = 64382 
n_ref = 0 
n_req = 122161 
total_req = 150522 

Dual Bus Interface Util: 
issued_total_row = 128780 
issued_total_col = 150522 
Row_Bus_Util =  0.224000 
CoL_Bus_Util = 0.261817 
Either_Row_CoL_Bus_Util = 0.382050 
Issued_on_Two_Bus_Simul_Util = 0.103767 
issued_two_Eff = 0.271606 
queue_avg = 24.551208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5512
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355732 n_act=64183 n_pre=64167 n_ref_event=0 n_req=121704 n_rd=102640 n_rd_L2_A=0 n_write=0 n_wr_bk=47477 bw_util=0.2611
n_activity=354847 dram_eff=0.423
bk0: 6634a 350607i bk1: 6591a 351349i bk2: 6423a 355702i bk3: 6460a 355114i bk4: 6213a 365607i bk5: 6213a 365765i bk6: 6379a 350650i bk7: 6290a 349556i bk8: 6527a 350607i bk9: 6506a 349260i bk10: 6401a 352562i bk11: 6498a 349935i bk12: 6405a 356065i bk13: 6420a 353090i bk14: 6363a 348716i bk15: 6317a 347728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472630
Row_Buffer_Locality_read = 0.506489
Row_Buffer_Locality_write = 0.290338
Bank_Level_Parallism = 10.929498
Bank_Level_Parallism_Col = 6.237717
Bank_Level_Parallism_Ready = 2.125556
write_to_read_ratio_blp_rw_average = 0.461791
GrpLevelPara = 3.191708 

BW Util details:
bwutil = 0.261113 
total_CMD = 574912 
util_bw = 150117 
Wasted_Col = 172344 
Wasted_Row = 13143 
Idle = 239308 

BW Util Bottlenecks: 
RCDc_limit = 333126 
RCDWRc_limit = 69069 
WTRc_limit = 92927 
RTWc_limit = 528111 
CCDLc_limit = 104559 
rwq = 0 
CCDLc_limit_alone = 62945 
WTRc_limit_alone = 85034 
RTWc_limit_alone = 494390 

Commands details: 
total_CMD = 574912 
n_nop = 355732 
Read = 102640 
Write = 0 
L2_Alloc = 0 
L2_WB = 47477 
n_act = 64183 
n_pre = 64167 
n_ref = 0 
n_req = 121704 
total_req = 150117 

Dual Bus Interface Util: 
issued_total_row = 128350 
issued_total_col = 150117 
Row_Bus_Util =  0.223252 
CoL_Bus_Util = 0.261113 
Either_Row_CoL_Bus_Util = 0.381241 
Issued_on_Two_Bus_Simul_Util = 0.103124 
issued_two_Eff = 0.270495 
queue_avg = 24.482943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4829
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=353608 n_act=64960 n_pre=64944 n_ref_event=0 n_req=123416 n_rd=104011 n_rd_L2_A=0 n_write=0 n_wr_bk=48131 bw_util=0.2646
n_activity=355117 dram_eff=0.4284
bk0: 6788a 347488i bk1: 6755a 343991i bk2: 6482a 351190i bk3: 6487a 354360i bk4: 6382a 357764i bk5: 6335a 359792i bk6: 6313a 347352i bk7: 6400a 342862i bk8: 6534a 344707i bk9: 6610a 342030i bk10: 6540a 346737i bk11: 6535a 343989i bk12: 6428a 347094i bk13: 6466a 348093i bk14: 6498a 345458i bk15: 6458a 347505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473650
Row_Buffer_Locality_read = 0.507264
Row_Buffer_Locality_write = 0.293481
Bank_Level_Parallism = 11.178206
Bank_Level_Parallism_Col = 6.374271
Bank_Level_Parallism_Ready = 2.175317
write_to_read_ratio_blp_rw_average = 0.464691
GrpLevelPara = 3.231021 

BW Util details:
bwutil = 0.264635 
total_CMD = 574912 
util_bw = 152142 
Wasted_Col = 170655 
Wasted_Row = 12820 
Idle = 239295 

BW Util Bottlenecks: 
RCDc_limit = 334632 
RCDWRc_limit = 69435 
WTRc_limit = 95084 
RTWc_limit = 542858 
CCDLc_limit = 105659 
rwq = 0 
CCDLc_limit_alone = 62501 
WTRc_limit_alone = 86807 
RTWc_limit_alone = 507977 

Commands details: 
total_CMD = 574912 
n_nop = 353608 
Read = 104011 
Write = 0 
L2_Alloc = 0 
L2_WB = 48131 
n_act = 64960 
n_pre = 64944 
n_ref = 0 
n_req = 123416 
total_req = 152142 

Dual Bus Interface Util: 
issued_total_row = 129904 
issued_total_col = 152142 
Row_Bus_Util =  0.225955 
CoL_Bus_Util = 0.264635 
Either_Row_CoL_Bus_Util = 0.384935 
Issued_on_Two_Bus_Simul_Util = 0.105654 
issued_two_Eff = 0.274473 
queue_avg = 25.837591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8376
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=353230 n_act=65682 n_pre=65666 n_ref_event=0 n_req=122464 n_rd=103124 n_rd_L2_A=0 n_write=0 n_wr_bk=47988 bw_util=0.2628
n_activity=353985 dram_eff=0.4269
bk0: 6681a 344554i bk1: 6597a 346408i bk2: 6478a 351827i bk3: 6524a 347498i bk4: 6275a 358798i bk5: 6281a 361315i bk6: 6292a 344114i bk7: 6361a 346693i bk8: 6525a 346263i bk9: 6574a 340932i bk10: 6485a 344349i bk11: 6351a 353044i bk12: 6393a 346977i bk13: 6425a 347479i bk14: 6503a 344675i bk15: 6379a 351947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.463663
Row_Buffer_Locality_read = 0.495471
Row_Buffer_Locality_write = 0.294054
Bank_Level_Parallism = 11.160109
Bank_Level_Parallism_Col = 6.258684
Bank_Level_Parallism_Ready = 2.124431
write_to_read_ratio_blp_rw_average = 0.461448
GrpLevelPara = 3.214110 

BW Util details:
bwutil = 0.262844 
total_CMD = 574912 
util_bw = 151112 
Wasted_Col = 172874 
Wasted_Row = 11511 
Idle = 239415 

BW Util Bottlenecks: 
RCDc_limit = 342268 
RCDWRc_limit = 70451 
WTRc_limit = 94007 
RTWc_limit = 536150 
CCDLc_limit = 105358 
rwq = 0 
CCDLc_limit_alone = 63684 
WTRc_limit_alone = 86230 
RTWc_limit_alone = 502253 

Commands details: 
total_CMD = 574912 
n_nop = 353230 
Read = 103124 
Write = 0 
L2_Alloc = 0 
L2_WB = 47988 
n_act = 65682 
n_pre = 65666 
n_ref = 0 
n_req = 122464 
total_req = 151112 

Dual Bus Interface Util: 
issued_total_row = 131348 
issued_total_col = 151112 
Row_Bus_Util =  0.228466 
CoL_Bus_Util = 0.262844 
Either_Row_CoL_Bus_Util = 0.385593 
Issued_on_Two_Bus_Simul_Util = 0.105717 
issued_two_Eff = 0.274168 
queue_avg = 25.376335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3763
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=354606 n_act=64568 n_pre=64552 n_ref_event=0 n_req=123049 n_rd=103682 n_rd_L2_A=0 n_write=0 n_wr_bk=47892 bw_util=0.2636
n_activity=354379 dram_eff=0.4277
bk0: 6612a 349832i bk1: 6694a 350956i bk2: 6494a 356708i bk3: 6494a 357521i bk4: 6370a 361525i bk5: 6325a 364474i bk6: 6295a 352044i bk7: 6403a 348828i bk8: 6485a 349491i bk9: 6629a 347306i bk10: 6475a 350468i bk11: 6433a 350565i bk12: 6460a 350610i bk13: 6444a 354114i bk14: 6554a 347579i bk15: 6515a 349469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475266
Row_Buffer_Locality_read = 0.509925
Row_Buffer_Locality_write = 0.289720
Bank_Level_Parallism = 10.986313
Bank_Level_Parallism_Col = 6.252357
Bank_Level_Parallism_Ready = 2.145652
write_to_read_ratio_blp_rw_average = 0.458324
GrpLevelPara = 3.198403 

BW Util details:
bwutil = 0.263647 
total_CMD = 574912 
util_bw = 151574 
Wasted_Col = 170381 
Wasted_Row = 13021 
Idle = 239936 

BW Util Bottlenecks: 
RCDc_limit = 331453 
RCDWRc_limit = 69294 
WTRc_limit = 94151 
RTWc_limit = 522491 
CCDLc_limit = 103861 
rwq = 0 
CCDLc_limit_alone = 62414 
WTRc_limit_alone = 86217 
RTWc_limit_alone = 488978 

Commands details: 
total_CMD = 574912 
n_nop = 354606 
Read = 103682 
Write = 0 
L2_Alloc = 0 
L2_WB = 47892 
n_act = 64568 
n_pre = 64552 
n_ref = 0 
n_req = 123049 
total_req = 151574 

Dual Bus Interface Util: 
issued_total_row = 129120 
issued_total_col = 151574 
Row_Bus_Util =  0.224591 
CoL_Bus_Util = 0.263647 
Either_Row_CoL_Bus_Util = 0.383200 
Issued_on_Two_Bus_Simul_Util = 0.105039 
issued_two_Eff = 0.274110 
queue_avg = 24.966185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9662
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=354466 n_act=64684 n_pre=64668 n_ref_event=0 n_req=122576 n_rd=103216 n_rd_L2_A=0 n_write=0 n_wr_bk=48087 bw_util=0.2632
n_activity=356116 dram_eff=0.4249
bk0: 6622a 349159i bk1: 6719a 347550i bk2: 6551a 355279i bk3: 6533a 358175i bk4: 6229a 368500i bk5: 6292a 369070i bk6: 6278a 347862i bk7: 6343a 353196i bk8: 6530a 346004i bk9: 6460a 348470i bk10: 6499a 352396i bk11: 6433a 349274i bk12: 6371a 352007i bk13: 6344a 354004i bk14: 6534a 350373i bk15: 6478a 349925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472295
Row_Buffer_Locality_read = 0.505794
Row_Buffer_Locality_write = 0.293698
Bank_Level_Parallism = 10.928768
Bank_Level_Parallism_Col = 6.180259
Bank_Level_Parallism_Ready = 2.128292
write_to_read_ratio_blp_rw_average = 0.451578
GrpLevelPara = 3.179723 

BW Util details:
bwutil = 0.263176 
total_CMD = 574912 
util_bw = 151303 
Wasted_Col = 170855 
Wasted_Row = 13646 
Idle = 239108 

BW Util Bottlenecks: 
RCDc_limit = 332471 
RCDWRc_limit = 69668 
WTRc_limit = 92295 
RTWc_limit = 513151 
CCDLc_limit = 103206 
rwq = 0 
CCDLc_limit_alone = 62349 
WTRc_limit_alone = 84122 
RTWc_limit_alone = 480467 

Commands details: 
total_CMD = 574912 
n_nop = 354466 
Read = 103216 
Write = 0 
L2_Alloc = 0 
L2_WB = 48087 
n_act = 64684 
n_pre = 64668 
n_ref = 0 
n_req = 122576 
total_req = 151303 

Dual Bus Interface Util: 
issued_total_row = 129352 
issued_total_col = 151303 
Row_Bus_Util =  0.224994 
CoL_Bus_Util = 0.263176 
Either_Row_CoL_Bus_Util = 0.383443 
Issued_on_Two_Bus_Simul_Util = 0.104727 
issued_two_Eff = 0.273124 
queue_avg = 24.910610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9106
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355401 n_act=64415 n_pre=64399 n_ref_event=0 n_req=122168 n_rd=102853 n_rd_L2_A=0 n_write=0 n_wr_bk=47721 bw_util=0.2619
n_activity=354662 dram_eff=0.4246
bk0: 6603a 352095i bk1: 6660a 349168i bk2: 6454a 356148i bk3: 6528a 357801i bk4: 6316a 365891i bk5: 6303a 366343i bk6: 6178a 354532i bk7: 6240a 349981i bk8: 6438a 349151i bk9: 6574a 350336i bk10: 6497a 354677i bk11: 6465a 349548i bk12: 6459a 354171i bk13: 6350a 353638i bk14: 6394a 351513i bk15: 6394a 351572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472734
Row_Buffer_Locality_read = 0.507375
Row_Buffer_Locality_write = 0.288273
Bank_Level_Parallism = 10.889256
Bank_Level_Parallism_Col = 6.171875
Bank_Level_Parallism_Ready = 2.134412
write_to_read_ratio_blp_rw_average = 0.453179
GrpLevelPara = 3.163954 

BW Util details:
bwutil = 0.261908 
total_CMD = 574912 
util_bw = 150574 
Wasted_Col = 171633 
Wasted_Row = 13371 
Idle = 239334 

BW Util Bottlenecks: 
RCDc_limit = 330552 
RCDWRc_limit = 70017 
WTRc_limit = 94569 
RTWc_limit = 510054 
CCDLc_limit = 103636 
rwq = 0 
CCDLc_limit_alone = 62942 
WTRc_limit_alone = 86290 
RTWc_limit_alone = 477639 

Commands details: 
total_CMD = 574912 
n_nop = 355401 
Read = 102853 
Write = 0 
L2_Alloc = 0 
L2_WB = 47721 
n_act = 64415 
n_pre = 64399 
n_ref = 0 
n_req = 122168 
total_req = 150574 

Dual Bus Interface Util: 
issued_total_row = 128814 
issued_total_col = 150574 
Row_Bus_Util =  0.224059 
CoL_Bus_Util = 0.261908 
Either_Row_CoL_Bus_Util = 0.381817 
Issued_on_Two_Bus_Simul_Util = 0.104150 
issued_two_Eff = 0.272774 
queue_avg = 24.417473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4175
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=354893 n_act=64480 n_pre=64464 n_ref_event=0 n_req=122535 n_rd=103237 n_rd_L2_A=0 n_write=0 n_wr_bk=47855 bw_util=0.2628
n_activity=355276 dram_eff=0.4253
bk0: 6662a 356153i bk1: 6642a 349351i bk2: 6490a 356748i bk3: 6459a 355323i bk4: 6358a 368901i bk5: 6261a 363118i bk6: 6331a 352815i bk7: 6333a 351011i bk8: 6569a 344724i bk9: 6515a 346212i bk10: 6442a 350496i bk11: 6515a 351597i bk12: 6382a 351253i bk13: 6408a 354403i bk14: 6467a 352415i bk15: 6403a 351904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473783
Row_Buffer_Locality_read = 0.507386
Row_Buffer_Locality_write = 0.294020
Bank_Level_Parallism = 10.919008
Bank_Level_Parallism_Col = 6.200060
Bank_Level_Parallism_Ready = 2.127154
write_to_read_ratio_blp_rw_average = 0.459465
GrpLevelPara = 3.184670 

BW Util details:
bwutil = 0.262809 
total_CMD = 574912 
util_bw = 151092 
Wasted_Col = 171310 
Wasted_Row = 13224 
Idle = 239286 

BW Util Bottlenecks: 
RCDc_limit = 331489 
RCDWRc_limit = 69038 
WTRc_limit = 93800 
RTWc_limit = 517378 
CCDLc_limit = 104166 
rwq = 0 
CCDLc_limit_alone = 62400 
WTRc_limit_alone = 85917 
RTWc_limit_alone = 483495 

Commands details: 
total_CMD = 574912 
n_nop = 354893 
Read = 103237 
Write = 0 
L2_Alloc = 0 
L2_WB = 47855 
n_act = 64480 
n_pre = 64464 
n_ref = 0 
n_req = 122535 
total_req = 151092 

Dual Bus Interface Util: 
issued_total_row = 128944 
issued_total_col = 151092 
Row_Bus_Util =  0.224285 
CoL_Bus_Util = 0.262809 
Either_Row_CoL_Bus_Util = 0.382700 
Issued_on_Two_Bus_Simul_Util = 0.104393 
issued_two_Eff = 0.272781 
queue_avg = 24.859352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8594
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=353794 n_act=64950 n_pre=64934 n_ref_event=0 n_req=123334 n_rd=103848 n_rd_L2_A=0 n_write=0 n_wr_bk=48223 bw_util=0.2645
n_activity=355238 dram_eff=0.4281
bk0: 6631a 347051i bk1: 6589a 347740i bk2: 6537a 347883i bk3: 6511a 353499i bk4: 6373a 360871i bk5: 6354a 364137i bk6: 6325a 349090i bk7: 6342a 347628i bk8: 6616a 344613i bk9: 6563a 346676i bk10: 6537a 345438i bk11: 6619a 348711i bk12: 6447a 355574i bk13: 6402a 349996i bk14: 6488a 344434i bk15: 6514a 351362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473381
Row_Buffer_Locality_read = 0.505816
Row_Buffer_Locality_write = 0.300523
Bank_Level_Parallism = 11.068632
Bank_Level_Parallism_Col = 6.282342
Bank_Level_Parallism_Ready = 2.148680
write_to_read_ratio_blp_rw_average = 0.455318
GrpLevelPara = 3.198933 

BW Util details:
bwutil = 0.264512 
total_CMD = 574912 
util_bw = 152071 
Wasted_Col = 170696 
Wasted_Row = 13067 
Idle = 239078 

BW Util Bottlenecks: 
RCDc_limit = 334867 
RCDWRc_limit = 68793 
WTRc_limit = 92642 
RTWc_limit = 528781 
CCDLc_limit = 104174 
rwq = 0 
CCDLc_limit_alone = 63041 
WTRc_limit_alone = 84933 
RTWc_limit_alone = 495357 

Commands details: 
total_CMD = 574912 
n_nop = 353794 
Read = 103848 
Write = 0 
L2_Alloc = 0 
L2_WB = 48223 
n_act = 64950 
n_pre = 64934 
n_ref = 0 
n_req = 123334 
total_req = 152071 

Dual Bus Interface Util: 
issued_total_row = 129884 
issued_total_col = 152071 
Row_Bus_Util =  0.225920 
CoL_Bus_Util = 0.264512 
Either_Row_CoL_Bus_Util = 0.384612 
Issued_on_Two_Bus_Simul_Util = 0.105820 
issued_two_Eff = 0.275134 
queue_avg = 25.314070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3141
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355139 n_act=64291 n_pre=64275 n_ref_event=0 n_req=122318 n_rd=102871 n_rd_L2_A=0 n_write=0 n_wr_bk=48113 bw_util=0.2626
n_activity=355376 dram_eff=0.4249
bk0: 6652a 349400i bk1: 6612a 350202i bk2: 6508a 356614i bk3: 6470a 360218i bk4: 6305a 367599i bk5: 6332a 361345i bk6: 6228a 350927i bk7: 6269a 351773i bk8: 6537a 349723i bk9: 6438a 352745i bk10: 6484a 348367i bk11: 6568a 350553i bk12: 6429a 354427i bk13: 6272a 357109i bk14: 6385a 354089i bk15: 6382a 353106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474395
Row_Buffer_Locality_read = 0.509492
Row_Buffer_Locality_write = 0.288733
Bank_Level_Parallism = 10.874633
Bank_Level_Parallism_Col = 6.190196
Bank_Level_Parallism_Ready = 2.127603
write_to_read_ratio_blp_rw_average = 0.455323
GrpLevelPara = 3.178976 

BW Util details:
bwutil = 0.262621 
total_CMD = 574912 
util_bw = 150984 
Wasted_Col = 170916 
Wasted_Row = 13993 
Idle = 239019 

BW Util Bottlenecks: 
RCDc_limit = 328838 
RCDWRc_limit = 70064 
WTRc_limit = 94368 
RTWc_limit = 514249 
CCDLc_limit = 102407 
rwq = 0 
CCDLc_limit_alone = 61741 
WTRc_limit_alone = 86507 
RTWc_limit_alone = 481444 

Commands details: 
total_CMD = 574912 
n_nop = 355139 
Read = 102871 
Write = 0 
L2_Alloc = 0 
L2_WB = 48113 
n_act = 64291 
n_pre = 64275 
n_ref = 0 
n_req = 122318 
total_req = 150984 

Dual Bus Interface Util: 
issued_total_row = 128566 
issued_total_col = 150984 
Row_Bus_Util =  0.223627 
CoL_Bus_Util = 0.262621 
Either_Row_CoL_Bus_Util = 0.382272 
Issued_on_Two_Bus_Simul_Util = 0.103976 
issued_two_Eff = 0.271994 
queue_avg = 24.071932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0719
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=353969 n_act=65075 n_pre=65059 n_ref_event=0 n_req=122534 n_rd=103188 n_rd_L2_A=0 n_write=0 n_wr_bk=47844 bw_util=0.2627
n_activity=356612 dram_eff=0.4235
bk0: 6651a 346160i bk1: 6571a 348219i bk2: 6460a 353221i bk3: 6592a 354353i bk4: 6260a 361398i bk5: 6307a 357940i bk6: 6250a 349354i bk7: 6364a 348680i bk8: 6556a 345613i bk9: 6584a 347111i bk10: 6430a 348882i bk11: 6498a 345627i bk12: 6453a 350820i bk13: 6411a 353170i bk14: 6374a 350381i bk15: 6427a 352247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468923
Row_Buffer_Locality_read = 0.502529
Row_Buffer_Locality_write = 0.289672
Bank_Level_Parallism = 10.990361
Bank_Level_Parallism_Col = 6.223196
Bank_Level_Parallism_Ready = 2.134534
write_to_read_ratio_blp_rw_average = 0.459409
GrpLevelPara = 3.175145 

BW Util details:
bwutil = 0.262705 
total_CMD = 574912 
util_bw = 151032 
Wasted_Col = 173382 
Wasted_Row = 12968 
Idle = 237530 

BW Util Bottlenecks: 
RCDc_limit = 337341 
RCDWRc_limit = 70374 
WTRc_limit = 92056 
RTWc_limit = 531429 
CCDLc_limit = 105402 
rwq = 0 
CCDLc_limit_alone = 63611 
WTRc_limit_alone = 84353 
RTWc_limit_alone = 497341 

Commands details: 
total_CMD = 574912 
n_nop = 353969 
Read = 103188 
Write = 0 
L2_Alloc = 0 
L2_WB = 47844 
n_act = 65075 
n_pre = 65059 
n_ref = 0 
n_req = 122534 
total_req = 151032 

Dual Bus Interface Util: 
issued_total_row = 130134 
issued_total_col = 151032 
Row_Bus_Util =  0.226355 
CoL_Bus_Util = 0.262705 
Either_Row_CoL_Bus_Util = 0.384308 
Issued_on_Two_Bus_Simul_Util = 0.104752 
issued_two_Eff = 0.272573 
queue_avg = 24.810139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8101
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=353630 n_act=65519 n_pre=65503 n_ref_event=0 n_req=123003 n_rd=103632 n_rd_L2_A=0 n_write=0 n_wr_bk=47981 bw_util=0.2637
n_activity=354817 dram_eff=0.4273
bk0: 6628a 341405i bk1: 6590a 340046i bk2: 6507a 348758i bk3: 6600a 347269i bk4: 6311a 353467i bk5: 6311a 353318i bk6: 6377a 347115i bk7: 6336a 344983i bk8: 6548a 339399i bk9: 6604a 342980i bk10: 6505a 346200i bk11: 6557a 342601i bk12: 6500a 346788i bk13: 6452a 345098i bk14: 6352a 346967i bk15: 6454a 344613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467338
Row_Buffer_Locality_read = 0.497723
Row_Buffer_Locality_write = 0.304785
Bank_Level_Parallism = 11.304862
Bank_Level_Parallism_Col = 6.392509
Bank_Level_Parallism_Ready = 2.172888
write_to_read_ratio_blp_rw_average = 0.456382
GrpLevelPara = 3.220762 

BW Util details:
bwutil = 0.263715 
total_CMD = 574912 
util_bw = 151613 
Wasted_Col = 170633 
Wasted_Row = 13060 
Idle = 239606 

BW Util Bottlenecks: 
RCDc_limit = 341891 
RCDWRc_limit = 67717 
WTRc_limit = 91157 
RTWc_limit = 539896 
CCDLc_limit = 105976 
rwq = 0 
CCDLc_limit_alone = 63745 
WTRc_limit_alone = 83406 
RTWc_limit_alone = 505416 

Commands details: 
total_CMD = 574912 
n_nop = 353630 
Read = 103632 
Write = 0 
L2_Alloc = 0 
L2_WB = 47981 
n_act = 65519 
n_pre = 65503 
n_ref = 0 
n_req = 123003 
total_req = 151613 

Dual Bus Interface Util: 
issued_total_row = 131022 
issued_total_col = 151613 
Row_Bus_Util =  0.227899 
CoL_Bus_Util = 0.263715 
Either_Row_CoL_Bus_Util = 0.384897 
Issued_on_Two_Bus_Simul_Util = 0.106717 
issued_two_Eff = 0.277262 
queue_avg = 26.623489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6235
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355906 n_act=63949 n_pre=63933 n_ref_event=0 n_req=122060 n_rd=102890 n_rd_L2_A=0 n_write=0 n_wr_bk=47599 bw_util=0.2618
n_activity=355518 dram_eff=0.4233
bk0: 6687a 350435i bk1: 6612a 354923i bk2: 6457a 357568i bk3: 6388a 360456i bk4: 6202a 365743i bk5: 6201a 363490i bk6: 6288a 351001i bk7: 6380a 349114i bk8: 6551a 355340i bk9: 6534a 350669i bk10: 6510a 348833i bk11: 6442a 353422i bk12: 6417a 355044i bk13: 6354a 354904i bk14: 6433a 356583i bk15: 6434a 354199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476086
Row_Buffer_Locality_read = 0.511070
Row_Buffer_Locality_write = 0.288315
Bank_Level_Parallism = 10.843342
Bank_Level_Parallism_Col = 6.182507
Bank_Level_Parallism_Ready = 2.151905
write_to_read_ratio_blp_rw_average = 0.456974
GrpLevelPara = 3.178516 

BW Util details:
bwutil = 0.261760 
total_CMD = 574912 
util_bw = 150489 
Wasted_Col = 171718 
Wasted_Row = 13384 
Idle = 239321 

BW Util Bottlenecks: 
RCDc_limit = 328067 
RCDWRc_limit = 69646 
WTRc_limit = 91237 
RTWc_limit = 521061 
CCDLc_limit = 103392 
rwq = 0 
CCDLc_limit_alone = 62182 
WTRc_limit_alone = 83419 
RTWc_limit_alone = 487669 

Commands details: 
total_CMD = 574912 
n_nop = 355906 
Read = 102890 
Write = 0 
L2_Alloc = 0 
L2_WB = 47599 
n_act = 63949 
n_pre = 63933 
n_ref = 0 
n_req = 122060 
total_req = 150489 

Dual Bus Interface Util: 
issued_total_row = 127882 
issued_total_col = 150489 
Row_Bus_Util =  0.222438 
CoL_Bus_Util = 0.261760 
Either_Row_CoL_Bus_Util = 0.380938 
Issued_on_Two_Bus_Simul_Util = 0.103259 
issued_two_Eff = 0.271066 
queue_avg = 24.203815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2038
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355042 n_act=64504 n_pre=64488 n_ref_event=0 n_req=122277 n_rd=102986 n_rd_L2_A=0 n_write=0 n_wr_bk=47675 bw_util=0.2621
n_activity=354515 dram_eff=0.425
bk0: 6588a 349797i bk1: 6543a 350704i bk2: 6515a 352617i bk3: 6499a 356416i bk4: 6267a 363812i bk5: 6310a 363462i bk6: 6286a 350916i bk7: 6292a 346893i bk8: 6535a 354700i bk9: 6572a 349535i bk10: 6452a 349011i bk11: 6449a 353388i bk12: 6489a 349206i bk13: 6380a 352164i bk14: 6408a 353143i bk15: 6401a 350734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472476
Row_Buffer_Locality_read = 0.508088
Row_Buffer_Locality_write = 0.282360
Bank_Level_Parallism = 10.967158
Bank_Level_Parallism_Col = 6.235192
Bank_Level_Parallism_Ready = 2.153258
write_to_read_ratio_blp_rw_average = 0.458628
GrpLevelPara = 3.193047 

BW Util details:
bwutil = 0.262059 
total_CMD = 574912 
util_bw = 150661 
Wasted_Col = 171208 
Wasted_Row = 13165 
Idle = 239878 

BW Util Bottlenecks: 
RCDc_limit = 332180 
RCDWRc_limit = 70225 
WTRc_limit = 91989 
RTWc_limit = 526122 
CCDLc_limit = 103277 
rwq = 0 
CCDLc_limit_alone = 62052 
WTRc_limit_alone = 84426 
RTWc_limit_alone = 492460 

Commands details: 
total_CMD = 574912 
n_nop = 355042 
Read = 102986 
Write = 0 
L2_Alloc = 0 
L2_WB = 47675 
n_act = 64504 
n_pre = 64488 
n_ref = 0 
n_req = 122277 
total_req = 150661 

Dual Bus Interface Util: 
issued_total_row = 128992 
issued_total_col = 150661 
Row_Bus_Util =  0.224368 
CoL_Bus_Util = 0.262059 
Either_Row_CoL_Bus_Util = 0.382441 
Issued_on_Two_Bus_Simul_Util = 0.103986 
issued_two_Eff = 0.271902 
queue_avg = 24.519581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5196
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355013 n_act=64344 n_pre=64328 n_ref_event=0 n_req=122634 n_rd=103275 n_rd_L2_A=0 n_write=0 n_wr_bk=48054 bw_util=0.2632
n_activity=353608 dram_eff=0.428
bk0: 6605a 354006i bk1: 6741a 346260i bk2: 6450a 357925i bk3: 6549a 357543i bk4: 6279a 365312i bk5: 6244a 366866i bk6: 6322a 351491i bk7: 6332a 349558i bk8: 6521a 349664i bk9: 6634a 349648i bk10: 6423a 354037i bk11: 6499a 348494i bk12: 6373a 351383i bk13: 6379a 350482i bk14: 6487a 347317i bk15: 6437a 352190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475317
Row_Buffer_Locality_read = 0.509145
Row_Buffer_Locality_write = 0.294850
Bank_Level_Parallism = 10.968530
Bank_Level_Parallism_Col = 6.222332
Bank_Level_Parallism_Ready = 2.165170
write_to_read_ratio_blp_rw_average = 0.452932
GrpLevelPara = 3.170365 

BW Util details:
bwutil = 0.263221 
total_CMD = 574912 
util_bw = 151329 
Wasted_Col = 170467 
Wasted_Row = 12711 
Idle = 240405 

BW Util Bottlenecks: 
RCDc_limit = 330625 
RCDWRc_limit = 69277 
WTRc_limit = 95166 
RTWc_limit = 513395 
CCDLc_limit = 103258 
rwq = 0 
CCDLc_limit_alone = 61980 
WTRc_limit_alone = 86860 
RTWc_limit_alone = 480423 

Commands details: 
total_CMD = 574912 
n_nop = 355013 
Read = 103275 
Write = 0 
L2_Alloc = 0 
L2_WB = 48054 
n_act = 64344 
n_pre = 64328 
n_ref = 0 
n_req = 122634 
total_req = 151329 

Dual Bus Interface Util: 
issued_total_row = 128672 
issued_total_col = 151329 
Row_Bus_Util =  0.223812 
CoL_Bus_Util = 0.263221 
Either_Row_CoL_Bus_Util = 0.382492 
Issued_on_Two_Bus_Simul_Util = 0.104541 
issued_two_Eff = 0.273316 
queue_avg = 24.548347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5483
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355016 n_act=64475 n_pre=64459 n_ref_event=0 n_req=122358 n_rd=103024 n_rd_L2_A=0 n_write=0 n_wr_bk=47963 bw_util=0.2626
n_activity=355732 dram_eff=0.4244
bk0: 6592a 352301i bk1: 6690a 349019i bk2: 6451a 353544i bk3: 6409a 354725i bk4: 6195a 367087i bk5: 6277a 367325i bk6: 6333a 352428i bk7: 6400a 345268i bk8: 6432a 351630i bk9: 6465a 350656i bk10: 6512a 348533i bk11: 6530a 349503i bk12: 6423a 349325i bk13: 6346a 353872i bk14: 6492a 349691i bk15: 6477a 349683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473063
Row_Buffer_Locality_read = 0.508377
Row_Buffer_Locality_write = 0.284887
Bank_Level_Parallism = 10.917763
Bank_Level_Parallism_Col = 6.207142
Bank_Level_Parallism_Ready = 2.152662
write_to_read_ratio_blp_rw_average = 0.458743
GrpLevelPara = 3.172590 

BW Util details:
bwutil = 0.262626 
total_CMD = 574912 
util_bw = 150987 
Wasted_Col = 172424 
Wasted_Row = 13321 
Idle = 238180 

BW Util Bottlenecks: 
RCDc_limit = 330899 
RCDWRc_limit = 70840 
WTRc_limit = 93129 
RTWc_limit = 524912 
CCDLc_limit = 104727 
rwq = 0 
CCDLc_limit_alone = 63298 
WTRc_limit_alone = 84946 
RTWc_limit_alone = 491666 

Commands details: 
total_CMD = 574912 
n_nop = 355016 
Read = 103024 
Write = 0 
L2_Alloc = 0 
L2_WB = 47963 
n_act = 64475 
n_pre = 64459 
n_ref = 0 
n_req = 122358 
total_req = 150987 

Dual Bus Interface Util: 
issued_total_row = 128934 
issued_total_col = 150987 
Row_Bus_Util =  0.224267 
CoL_Bus_Util = 0.262626 
Either_Row_CoL_Bus_Util = 0.382486 
Issued_on_Two_Bus_Simul_Util = 0.104407 
issued_two_Eff = 0.272970 
queue_avg = 24.512032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.512
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=354604 n_act=64428 n_pre=64412 n_ref_event=0 n_req=122916 n_rd=103533 n_rd_L2_A=0 n_write=0 n_wr_bk=48083 bw_util=0.2637
n_activity=354220 dram_eff=0.428
bk0: 6696a 346767i bk1: 6695a 348366i bk2: 6472a 355077i bk3: 6405a 359727i bk4: 6277a 363035i bk5: 6333a 361180i bk6: 6340a 346754i bk7: 6320a 351852i bk8: 6526a 351809i bk9: 6537a 348455i bk10: 6512a 349690i bk11: 6482a 351144i bk12: 6508a 346534i bk13: 6457a 351993i bk14: 6457a 351836i bk15: 6516a 348860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475837
Row_Buffer_Locality_read = 0.509383
Row_Buffer_Locality_write = 0.296652
Bank_Level_Parallism = 11.006457
Bank_Level_Parallism_Col = 6.257992
Bank_Level_Parallism_Ready = 2.154938
write_to_read_ratio_blp_rw_average = 0.460420
GrpLevelPara = 3.196551 

BW Util details:
bwutil = 0.263720 
total_CMD = 574912 
util_bw = 151616 
Wasted_Col = 170535 
Wasted_Row = 12964 
Idle = 239797 

BW Util Bottlenecks: 
RCDc_limit = 330472 
RCDWRc_limit = 69769 
WTRc_limit = 89436 
RTWc_limit = 526550 
CCDLc_limit = 103902 
rwq = 0 
CCDLc_limit_alone = 62519 
WTRc_limit_alone = 82049 
RTWc_limit_alone = 492554 

Commands details: 
total_CMD = 574912 
n_nop = 354604 
Read = 103533 
Write = 0 
L2_Alloc = 0 
L2_WB = 48083 
n_act = 64428 
n_pre = 64412 
n_ref = 0 
n_req = 122916 
total_req = 151616 

Dual Bus Interface Util: 
issued_total_row = 128840 
issued_total_col = 151616 
Row_Bus_Util =  0.224104 
CoL_Bus_Util = 0.263720 
Either_Row_CoL_Bus_Util = 0.383203 
Issued_on_Two_Bus_Simul_Util = 0.104621 
issued_two_Eff = 0.273018 
queue_avg = 24.985437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9854
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=356439 n_act=63800 n_pre=63784 n_ref_event=0 n_req=122190 n_rd=102930 n_rd_L2_A=0 n_write=0 n_wr_bk=47791 bw_util=0.2622
n_activity=354213 dram_eff=0.4255
bk0: 6524a 354739i bk1: 6614a 355148i bk2: 6508a 351032i bk3: 6390a 361899i bk4: 6208a 371675i bk5: 6201a 368157i bk6: 6244a 353765i bk7: 6345a 351656i bk8: 6505a 353886i bk9: 6681a 347645i bk10: 6543a 353939i bk11: 6472a 348688i bk12: 6324a 354247i bk13: 6375a 357013i bk14: 6553a 348143i bk15: 6443a 351825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477862
Row_Buffer_Locality_read = 0.512552
Row_Buffer_Locality_write = 0.292471
Bank_Level_Parallism = 10.883514
Bank_Level_Parallism_Col = 6.205449
Bank_Level_Parallism_Ready = 2.155254
write_to_read_ratio_blp_rw_average = 0.454756
GrpLevelPara = 3.173132 

BW Util details:
bwutil = 0.262164 
total_CMD = 574912 
util_bw = 150721 
Wasted_Col = 169917 
Wasted_Row = 13567 
Idle = 240707 

BW Util Bottlenecks: 
RCDc_limit = 326120 
RCDWRc_limit = 69717 
WTRc_limit = 91047 
RTWc_limit = 515692 
CCDLc_limit = 102603 
rwq = 0 
CCDLc_limit_alone = 61801 
WTRc_limit_alone = 83458 
RTWc_limit_alone = 482479 

Commands details: 
total_CMD = 574912 
n_nop = 356439 
Read = 102930 
Write = 0 
L2_Alloc = 0 
L2_WB = 47791 
n_act = 63800 
n_pre = 63784 
n_ref = 0 
n_req = 122190 
total_req = 150721 

Dual Bus Interface Util: 
issued_total_row = 127584 
issued_total_col = 150721 
Row_Bus_Util =  0.221919 
CoL_Bus_Util = 0.262164 
Either_Row_CoL_Bus_Util = 0.380011 
Issued_on_Two_Bus_Simul_Util = 0.104072 
issued_two_Eff = 0.273865 
queue_avg = 24.363689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3637
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355371 n_act=64344 n_pre=64328 n_ref_event=0 n_req=122193 n_rd=102977 n_rd_L2_A=0 n_write=0 n_wr_bk=47575 bw_util=0.2619
n_activity=355235 dram_eff=0.4238
bk0: 6645a 351387i bk1: 6637a 349508i bk2: 6445a 359566i bk3: 6379a 358863i bk4: 6333a 364726i bk5: 6251a 365152i bk6: 6353a 350257i bk7: 6280a 352964i bk8: 6469a 355080i bk9: 6569a 350950i bk10: 6499a 349550i bk11: 6457a 351638i bk12: 6392a 353394i bk13: 6434a 350288i bk14: 6422a 353968i bk15: 6412a 355248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473423
Row_Buffer_Locality_read = 0.508881
Row_Buffer_Locality_write = 0.283410
Bank_Level_Parallism = 10.889669
Bank_Level_Parallism_Col = 6.163030
Bank_Level_Parallism_Ready = 2.141831
write_to_read_ratio_blp_rw_average = 0.454938
GrpLevelPara = 3.168935 

BW Util details:
bwutil = 0.261870 
total_CMD = 574912 
util_bw = 150552 
Wasted_Col = 170771 
Wasted_Row = 13696 
Idle = 239893 

BW Util Bottlenecks: 
RCDc_limit = 330724 
RCDWRc_limit = 70149 
WTRc_limit = 91527 
RTWc_limit = 510805 
CCDLc_limit = 102292 
rwq = 0 
CCDLc_limit_alone = 62132 
WTRc_limit_alone = 83914 
RTWc_limit_alone = 478258 

Commands details: 
total_CMD = 574912 
n_nop = 355371 
Read = 102977 
Write = 0 
L2_Alloc = 0 
L2_WB = 47575 
n_act = 64344 
n_pre = 64328 
n_ref = 0 
n_req = 122193 
total_req = 150552 

Dual Bus Interface Util: 
issued_total_row = 128672 
issued_total_col = 150552 
Row_Bus_Util =  0.223812 
CoL_Bus_Util = 0.261870 
Either_Row_CoL_Bus_Util = 0.381869 
Issued_on_Two_Bus_Simul_Util = 0.103812 
issued_two_Eff = 0.271854 
queue_avg = 24.040564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0406
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=574912 n_nop=355337 n_act=64248 n_pre=64232 n_ref_event=0 n_req=122403 n_rd=103098 n_rd_L2_A=0 n_write=0 n_wr_bk=48160 bw_util=0.2631
n_activity=355859 dram_eff=0.4251
bk0: 6746a 348934i bk1: 6587a 348980i bk2: 6502a 356351i bk3: 6376a 357487i bk4: 6254a 364670i bk5: 6190a 365743i bk6: 6347a 350272i bk7: 6314a 344364i bk8: 6536a 351146i bk9: 6487a 353808i bk10: 6471a 354205i bk11: 6560a 350256i bk12: 6434a 351723i bk13: 6459a 353184i bk14: 6408a 350770i bk15: 6427a 352231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475111
Row_Buffer_Locality_read = 0.509913
Row_Buffer_Locality_write = 0.289251
Bank_Level_Parallism = 10.930711
Bank_Level_Parallism_Col = 6.222933
Bank_Level_Parallism_Ready = 2.160163
write_to_read_ratio_blp_rw_average = 0.455624
GrpLevelPara = 3.177651 

BW Util details:
bwutil = 0.263098 
total_CMD = 574912 
util_bw = 151258 
Wasted_Col = 170493 
Wasted_Row = 13714 
Idle = 239447 

BW Util Bottlenecks: 
RCDc_limit = 328372 
RCDWRc_limit = 69605 
WTRc_limit = 91204 
RTWc_limit = 518183 
CCDLc_limit = 103641 
rwq = 0 
CCDLc_limit_alone = 62737 
WTRc_limit_alone = 83548 
RTWc_limit_alone = 484935 

Commands details: 
total_CMD = 574912 
n_nop = 355337 
Read = 103098 
Write = 0 
L2_Alloc = 0 
L2_WB = 48160 
n_act = 64248 
n_pre = 64232 
n_ref = 0 
n_req = 122403 
total_req = 151258 

Dual Bus Interface Util: 
issued_total_row = 128480 
issued_total_col = 151258 
Row_Bus_Util =  0.223478 
CoL_Bus_Util = 0.263098 
Either_Row_CoL_Bus_Util = 0.381928 
Issued_on_Two_Bus_Simul_Util = 0.104647 
issued_two_Eff = 0.273997 
queue_avg = 24.516346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5163

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178334, Miss = 94982, Miss_rate = 0.533, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[1]: Access = 179135, Miss = 95566, Miss_rate = 0.533, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[2]: Access = 178468, Miss = 95118, Miss_rate = 0.533, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[3]: Access = 178150, Miss = 95302, Miss_rate = 0.535, Pending_hits = 296, Reservation_fails = 552
L2_cache_bank[4]: Access = 178132, Miss = 95314, Miss_rate = 0.535, Pending_hits = 284, Reservation_fails = 526
L2_cache_bank[5]: Access = 177812, Miss = 94598, Miss_rate = 0.532, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[6]: Access = 177890, Miss = 95053, Miss_rate = 0.534, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[7]: Access = 178496, Miss = 95436, Miss_rate = 0.535, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[8]: Access = 178141, Miss = 94414, Miss_rate = 0.530, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[9]: Access = 179195, Miss = 94799, Miss_rate = 0.529, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[10]: Access = 177494, Miss = 94852, Miss_rate = 0.534, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 305074, Miss = 200277, Miss_rate = 0.656, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[12]: Access = 177927, Miss = 94745, Miss_rate = 0.532, Pending_hits = 305, Reservation_fails = 180
L2_cache_bank[13]: Access = 177712, Miss = 94869, Miss_rate = 0.534, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[14]: Access = 177960, Miss = 94962, Miss_rate = 0.534, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[15]: Access = 178812, Miss = 95594, Miss_rate = 0.535, Pending_hits = 348, Reservation_fails = 48
L2_cache_bank[16]: Access = 178226, Miss = 94573, Miss_rate = 0.531, Pending_hits = 261, Reservation_fails = 446
L2_cache_bank[17]: Access = 178679, Miss = 95016, Miss_rate = 0.532, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[18]: Access = 177547, Miss = 93981, Miss_rate = 0.529, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[19]: Access = 177917, Miss = 95077, Miss_rate = 0.534, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[20]: Access = 177585, Miss = 94299, Miss_rate = 0.531, Pending_hits = 277, Reservation_fails = 69
L2_cache_bank[21]: Access = 177842, Miss = 94867, Miss_rate = 0.533, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[22]: Access = 177617, Miss = 94029, Miss_rate = 0.529, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[23]: Access = 178315, Miss = 95609, Miss_rate = 0.536, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[24]: Access = 177587, Miss = 94498, Miss_rate = 0.532, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[25]: Access = 178295, Miss = 95289, Miss_rate = 0.534, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[26]: Access = 177638, Miss = 94088, Miss_rate = 0.530, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[27]: Access = 177989, Miss = 94873, Miss_rate = 0.533, Pending_hits = 266, Reservation_fails = 14
L2_cache_bank[28]: Access = 178539, Miss = 95400, Miss_rate = 0.534, Pending_hits = 347, Reservation_fails = 53
L2_cache_bank[29]: Access = 178538, Miss = 96481, Miss_rate = 0.540, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[30]: Access = 177670, Miss = 94603, Miss_rate = 0.532, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[31]: Access = 178377, Miss = 95654, Miss_rate = 0.536, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[32]: Access = 178026, Miss = 95166, Miss_rate = 0.535, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[33]: Access = 178467, Miss = 95206, Miss_rate = 0.533, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[34]: Access = 178566, Miss = 95580, Miss_rate = 0.535, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[35]: Access = 178753, Miss = 95149, Miss_rate = 0.532, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[36]: Access = 178151, Miss = 95004, Miss_rate = 0.533, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[37]: Access = 178662, Miss = 94959, Miss_rate = 0.532, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[38]: Access = 177861, Miss = 94741, Miss_rate = 0.533, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[39]: Access = 178494, Miss = 94824, Miss_rate = 0.531, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[40]: Access = 178511, Miss = 95531, Miss_rate = 0.535, Pending_hits = 332, Reservation_fails = 149
L2_cache_bank[41]: Access = 178389, Miss = 96165, Miss_rate = 0.539, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[42]: Access = 178246, Miss = 94825, Miss_rate = 0.532, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[43]: Access = 178353, Miss = 95525, Miss_rate = 0.536, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[44]: Access = 177729, Miss = 94894, Miss_rate = 0.534, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[45]: Access = 178269, Miss = 95280, Miss_rate = 0.534, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[46]: Access = 178090, Miss = 95623, Miss_rate = 0.537, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[47]: Access = 178749, Miss = 96703, Miss_rate = 0.541, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[48]: Access = 178714, Miss = 95107, Miss_rate = 0.532, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[49]: Access = 177902, Miss = 94417, Miss_rate = 0.531, Pending_hits = 301, Reservation_fails = 39
L2_cache_bank[50]: Access = 177781, Miss = 94863, Miss_rate = 0.534, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[51]: Access = 178086, Miss = 94928, Miss_rate = 0.533, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[52]: Access = 178467, Miss = 95062, Miss_rate = 0.533, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[53]: Access = 178314, Miss = 94598, Miss_rate = 0.531, Pending_hits = 295, Reservation_fails = 656
L2_cache_bank[54]: Access = 178180, Miss = 94658, Miss_rate = 0.531, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[55]: Access = 178985, Miss = 94981, Miss_rate = 0.531, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[56]: Access = 178069, Miss = 95167, Miss_rate = 0.534, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[57]: Access = 178677, Miss = 95507, Miss_rate = 0.535, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[58]: Access = 177988, Miss = 94534, Miss_rate = 0.531, Pending_hits = 288, Reservation_fails = 49
L2_cache_bank[59]: Access = 178512, Miss = 95034, Miss_rate = 0.532, Pending_hits = 282, Reservation_fails = 16
L2_cache_bank[60]: Access = 178592, Miss = 94923, Miss_rate = 0.532, Pending_hits = 278, Reservation_fails = 18
L2_cache_bank[61]: Access = 177952, Miss = 94683, Miss_rate = 0.532, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[62]: Access = 178021, Miss = 94978, Miss_rate = 0.534, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[63]: Access = 178244, Miss = 95137, Miss_rate = 0.534, Pending_hits = 267, Reservation_fails = 0
L2_total_cache_accesses = 11532893
L2_total_cache_misses = 6187970
L2_total_cache_miss_rate = 0.5365
L2_total_cache_pending_hits = 19618
L2_total_cache_reservation_fails = 2815
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4344861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1492803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1808279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14852
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 452023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2434865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7675647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872098
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2652
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=11532893
icnt_total_pkts_simt_to_mem=11532893
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11532893
Req_Network_cycles = 765655
Req_Network_injected_packets_per_cycle =      15.0628 
Req_Network_conflicts_per_cycle =      41.8306
Req_Network_conflicts_per_cycle_util =      51.8131
Req_Bank_Level_Parallism =      18.6574
Req_Network_in_buffer_full_per_cycle =     304.2444
Req_Network_in_buffer_avg_util =     306.3955
Req_Network_out_buffer_full_per_cycle =       0.5791
Req_Network_out_buffer_avg_util =      51.2649

Reply_Network_injected_packets_num = 11532893
Reply_Network_cycles = 765655
Reply_Network_injected_packets_per_cycle =       15.0628
Reply_Network_conflicts_per_cycle =       12.6503
Reply_Network_conflicts_per_cycle_util =      15.7289
Reply_Bank_Level_Parallism =      18.7285
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.8926
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1883
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 17 min, 40 sec (37060 sec)
gpgpu_simulation_rate = 13640 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c950..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 23: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 8296
gpu_sim_insn = 19007374
gpu_ipc =    2291.1492
gpu_tot_sim_cycle = 773951
gpu_tot_sim_insn = 524510387
gpu_tot_ipc =     677.7049
gpu_tot_issued_cta = 44942
gpu_occupancy = 21.4237% 
gpu_tot_occupancy = 59.0233% 
max_total_param_size = 0
gpu_stall_dramfull = 7340280
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       3.7811
partiton_level_parallism_total  =      14.9419
partiton_level_parallism_util =      15.3164
partiton_level_parallism_util_total  =      19.5453
L2_BW  =     136.9665 GB/Sec
L2_BW_total  =     541.2536 GB/Sec
gpu_total_sim_rate=14096

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 290101, Miss = 155428, Miss_rate = 0.536, Pending_hits = 3278, Reservation_fails = 7892853
	L1D_cache_core[1]: Access = 289958, Miss = 155237, Miss_rate = 0.535, Pending_hits = 3274, Reservation_fails = 7840241
	L1D_cache_core[2]: Access = 257420, Miss = 136789, Miss_rate = 0.531, Pending_hits = 2264, Reservation_fails = 7933117
	L1D_cache_core[3]: Access = 250066, Miss = 132925, Miss_rate = 0.532, Pending_hits = 2115, Reservation_fails = 7913365
	L1D_cache_core[4]: Access = 253423, Miss = 134733, Miss_rate = 0.532, Pending_hits = 2145, Reservation_fails = 7922697
	L1D_cache_core[5]: Access = 250275, Miss = 133101, Miss_rate = 0.532, Pending_hits = 2157, Reservation_fails = 7829417
	L1D_cache_core[6]: Access = 262781, Miss = 140475, Miss_rate = 0.535, Pending_hits = 2365, Reservation_fails = 7836372
	L1D_cache_core[7]: Access = 266590, Miss = 142660, Miss_rate = 0.535, Pending_hits = 2363, Reservation_fails = 7629632
	L1D_cache_core[8]: Access = 267672, Miss = 143656, Miss_rate = 0.537, Pending_hits = 2364, Reservation_fails = 7950266
	L1D_cache_core[9]: Access = 271708, Miss = 145437, Miss_rate = 0.535, Pending_hits = 2337, Reservation_fails = 7885657
	L1D_cache_core[10]: Access = 258855, Miss = 138219, Miss_rate = 0.534, Pending_hits = 2156, Reservation_fails = 7688832
	L1D_cache_core[11]: Access = 252704, Miss = 134579, Miss_rate = 0.533, Pending_hits = 2197, Reservation_fails = 7747591
	L1D_cache_core[12]: Access = 256798, Miss = 136195, Miss_rate = 0.530, Pending_hits = 2129, Reservation_fails = 7911868
	L1D_cache_core[13]: Access = 249773, Miss = 133093, Miss_rate = 0.533, Pending_hits = 2081, Reservation_fails = 7692184
	L1D_cache_core[14]: Access = 252443, Miss = 134182, Miss_rate = 0.532, Pending_hits = 2015, Reservation_fails = 7634418
	L1D_cache_core[15]: Access = 256851, Miss = 136443, Miss_rate = 0.531, Pending_hits = 2213, Reservation_fails = 7620975
	L1D_cache_core[16]: Access = 254691, Miss = 134738, Miss_rate = 0.529, Pending_hits = 2046, Reservation_fails = 7571395
	L1D_cache_core[17]: Access = 250511, Miss = 133055, Miss_rate = 0.531, Pending_hits = 2102, Reservation_fails = 7656312
	L1D_cache_core[18]: Access = 253750, Miss = 134656, Miss_rate = 0.531, Pending_hits = 2059, Reservation_fails = 7631098
	L1D_cache_core[19]: Access = 253741, Miss = 134864, Miss_rate = 0.532, Pending_hits = 2203, Reservation_fails = 7690050
	L1D_cache_core[20]: Access = 253311, Miss = 134688, Miss_rate = 0.532, Pending_hits = 2217, Reservation_fails = 7660664
	L1D_cache_core[21]: Access = 251073, Miss = 133643, Miss_rate = 0.532, Pending_hits = 2149, Reservation_fails = 7654533
	L1D_cache_core[22]: Access = 250829, Miss = 133389, Miss_rate = 0.532, Pending_hits = 2154, Reservation_fails = 7675120
	L1D_cache_core[23]: Access = 253467, Miss = 134766, Miss_rate = 0.532, Pending_hits = 2235, Reservation_fails = 7718606
	L1D_cache_core[24]: Access = 250295, Miss = 133263, Miss_rate = 0.532, Pending_hits = 2150, Reservation_fails = 7501622
	L1D_cache_core[25]: Access = 251470, Miss = 133594, Miss_rate = 0.531, Pending_hits = 2090, Reservation_fails = 7667257
	L1D_cache_core[26]: Access = 249873, Miss = 132777, Miss_rate = 0.531, Pending_hits = 2086, Reservation_fails = 7689466
	L1D_cache_core[27]: Access = 250733, Miss = 133508, Miss_rate = 0.532, Pending_hits = 2264, Reservation_fails = 7498701
	L1D_cache_core[28]: Access = 252276, Miss = 134098, Miss_rate = 0.532, Pending_hits = 2233, Reservation_fails = 7692640
	L1D_cache_core[29]: Access = 251270, Miss = 133637, Miss_rate = 0.532, Pending_hits = 2167, Reservation_fails = 7470933
	L1D_cache_core[30]: Access = 252462, Miss = 134361, Miss_rate = 0.532, Pending_hits = 2142, Reservation_fails = 7623607
	L1D_cache_core[31]: Access = 253253, Miss = 134770, Miss_rate = 0.532, Pending_hits = 2144, Reservation_fails = 7643021
	L1D_cache_core[32]: Access = 253531, Miss = 134823, Miss_rate = 0.532, Pending_hits = 2211, Reservation_fails = 7526426
	L1D_cache_core[33]: Access = 249590, Miss = 132600, Miss_rate = 0.531, Pending_hits = 2184, Reservation_fails = 7665985
	L1D_cache_core[34]: Access = 249525, Miss = 133083, Miss_rate = 0.533, Pending_hits = 2191, Reservation_fails = 7378362
	L1D_cache_core[35]: Access = 249735, Miss = 132387, Miss_rate = 0.530, Pending_hits = 2123, Reservation_fails = 7614188
	L1D_cache_core[36]: Access = 250504, Miss = 133357, Miss_rate = 0.532, Pending_hits = 2184, Reservation_fails = 7484430
	L1D_cache_core[37]: Access = 251068, Miss = 133268, Miss_rate = 0.531, Pending_hits = 2122, Reservation_fails = 7711225
	L1D_cache_core[38]: Access = 252510, Miss = 134255, Miss_rate = 0.532, Pending_hits = 2123, Reservation_fails = 7658275
	L1D_cache_core[39]: Access = 252302, Miss = 134930, Miss_rate = 0.535, Pending_hits = 2299, Reservation_fails = 7623880
	L1D_cache_core[40]: Access = 248018, Miss = 131754, Miss_rate = 0.531, Pending_hits = 2068, Reservation_fails = 7573775
	L1D_cache_core[41]: Access = 251876, Miss = 133987, Miss_rate = 0.532, Pending_hits = 2165, Reservation_fails = 7619172
	L1D_cache_core[42]: Access = 247916, Miss = 131574, Miss_rate = 0.531, Pending_hits = 2152, Reservation_fails = 7404056
	L1D_cache_core[43]: Access = 255532, Miss = 135676, Miss_rate = 0.531, Pending_hits = 2203, Reservation_fails = 7574249
	L1D_cache_core[44]: Access = 250463, Miss = 133600, Miss_rate = 0.533, Pending_hits = 2173, Reservation_fails = 7576623
	L1D_cache_core[45]: Access = 250255, Miss = 132750, Miss_rate = 0.530, Pending_hits = 2103, Reservation_fails = 7716692
	L1D_cache_core[46]: Access = 254078, Miss = 135204, Miss_rate = 0.532, Pending_hits = 2237, Reservation_fails = 7728130
	L1D_cache_core[47]: Access = 248152, Miss = 132197, Miss_rate = 0.533, Pending_hits = 2158, Reservation_fails = 7346951
	L1D_cache_core[48]: Access = 251766, Miss = 133648, Miss_rate = 0.531, Pending_hits = 2131, Reservation_fails = 7637899
	L1D_cache_core[49]: Access = 253974, Miss = 135018, Miss_rate = 0.532, Pending_hits = 2168, Reservation_fails = 7604593
	L1D_cache_core[50]: Access = 252503, Miss = 134434, Miss_rate = 0.532, Pending_hits = 2152, Reservation_fails = 7637266
	L1D_cache_core[51]: Access = 254641, Miss = 135753, Miss_rate = 0.533, Pending_hits = 2257, Reservation_fails = 7701288
	L1D_cache_core[52]: Access = 250604, Miss = 133018, Miss_rate = 0.531, Pending_hits = 2109, Reservation_fails = 7714293
	L1D_cache_core[53]: Access = 251891, Miss = 134201, Miss_rate = 0.533, Pending_hits = 2222, Reservation_fails = 7654945
	L1D_cache_core[54]: Access = 251899, Miss = 133944, Miss_rate = 0.532, Pending_hits = 2223, Reservation_fails = 7707523
	L1D_cache_core[55]: Access = 252806, Miss = 134052, Miss_rate = 0.530, Pending_hits = 2172, Reservation_fails = 7498744
	L1D_cache_core[56]: Access = 253052, Miss = 134582, Miss_rate = 0.532, Pending_hits = 2195, Reservation_fails = 7553731
	L1D_cache_core[57]: Access = 254262, Miss = 135347, Miss_rate = 0.532, Pending_hits = 2222, Reservation_fails = 7793516
	L1D_cache_core[58]: Access = 251420, Miss = 133840, Miss_rate = 0.532, Pending_hits = 2231, Reservation_fails = 7630093
	L1D_cache_core[59]: Access = 251689, Miss = 133821, Miss_rate = 0.532, Pending_hits = 2122, Reservation_fails = 7607248
	L1D_cache_core[60]: Access = 252820, Miss = 134460, Miss_rate = 0.532, Pending_hits = 2161, Reservation_fails = 7800042
	L1D_cache_core[61]: Access = 253978, Miss = 135024, Miss_rate = 0.532, Pending_hits = 2213, Reservation_fails = 7596693
	L1D_cache_core[62]: Access = 255352, Miss = 135422, Miss_rate = 0.530, Pending_hits = 2139, Reservation_fails = 7563071
	L1D_cache_core[63]: Access = 252687, Miss = 133896, Miss_rate = 0.530, Pending_hits = 2103, Reservation_fails = 7797253
	L1D_cache_core[64]: Access = 259101, Miss = 137661, Miss_rate = 0.531, Pending_hits = 2239, Reservation_fails = 7551516
	L1D_cache_core[65]: Access = 248671, Miss = 132716, Miss_rate = 0.534, Pending_hits = 2303, Reservation_fails = 7631260
	L1D_cache_core[66]: Access = 251314, Miss = 134474, Miss_rate = 0.535, Pending_hits = 2222, Reservation_fails = 7887019
	L1D_cache_core[67]: Access = 249217, Miss = 132931, Miss_rate = 0.533, Pending_hits = 2239, Reservation_fails = 7988110
	L1D_cache_core[68]: Access = 251757, Miss = 133994, Miss_rate = 0.532, Pending_hits = 2151, Reservation_fails = 7844210
	L1D_cache_core[69]: Access = 259237, Miss = 137399, Miss_rate = 0.530, Pending_hits = 2150, Reservation_fails = 7863312
	L1D_cache_core[70]: Access = 269430, Miss = 142572, Miss_rate = 0.529, Pending_hits = 2283, Reservation_fails = 7918009
	L1D_cache_core[71]: Access = 268663, Miss = 142203, Miss_rate = 0.529, Pending_hits = 2367, Reservation_fails = 8157286
	L1D_cache_core[72]: Access = 270882, Miss = 143232, Miss_rate = 0.529, Pending_hits = 2327, Reservation_fails = 8240254
	L1D_cache_core[73]: Access = 259629, Miss = 136960, Miss_rate = 0.528, Pending_hits = 2105, Reservation_fails = 8010399
	L1D_cache_core[74]: Access = 250289, Miss = 133132, Miss_rate = 0.532, Pending_hits = 2231, Reservation_fails = 8076591
	L1D_cache_core[75]: Access = 250047, Miss = 133142, Miss_rate = 0.532, Pending_hits = 2132, Reservation_fails = 7770835
	L1D_cache_core[76]: Access = 252445, Miss = 134874, Miss_rate = 0.534, Pending_hits = 2237, Reservation_fails = 7892486
	L1D_cache_core[77]: Access = 251622, Miss = 134027, Miss_rate = 0.533, Pending_hits = 2214, Reservation_fails = 7821026
	L1D_cache_core[78]: Access = 288674, Miss = 155698, Miss_rate = 0.539, Pending_hits = 3518, Reservation_fails = 7898515
	L1D_cache_core[79]: Access = 289945, Miss = 155183, Miss_rate = 0.535, Pending_hits = 3379, Reservation_fails = 7787280
	L1D_total_cache_accesses = 20451745
	L1D_total_cache_misses = 10883062
	L1D_total_cache_miss_rate = 0.5321
	L1D_total_cache_pending_hits = 179507
	L1D_total_cache_reservation_fails = 617013235
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8709920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5105419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 526065825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2586716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177564
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 679256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3167234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90947410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16757183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 526065825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 90947410
ctas_completed 44942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1643, 1588, 1339, 1485, 1450, 1304, 1379, 1422, 1576, 1431, 1549, 1622, 1368, 1495, 1423, 1578, 1029, 1116, 1197, 842, 1006, 968, 1241, 957, 1123, 1092, 1083, 1019, 1112, 1062, 1039, 883, 1117, 1077, 785, 806, 940, 902, 816, 991, 840, 1035, 1026, 910, 1088, 848, 901, 1057, 282, 239, 229, 239, 218, 239, 240, 272, 228, 239, 239, 229, 249, 208, 250, 228, 
gpgpu_n_tot_thrd_icount = 1150248608
gpgpu_n_tot_w_icount = 35945269
gpgpu_n_stall_shd_mem = 196355826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7692135
gpgpu_n_mem_write_global = 3872126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 42792049
gpgpu_n_store_insn = 8861402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139062272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195913375
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:607577210	W0_Idle:217734841	W0_Scoreboard:574680452	W1:6438544	W2:3187173	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13691700
single_issue_nums: WS0:8989101	WS1:8981938	WS2:8992664	WS3:8981566	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61537080 {8:7692135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154885040 {40:3872126,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 307685400 {40:7692135,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30977008 {8:3872126,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2933 
max_icnt2sh_latency = 3227 
averagemflatency = 3036 
avg_icnt2mem_latency = 2594 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 27 
mrq_lat_table:466979 	243558 	115033 	139283 	250450 	427270 	624623 	815424 	634008 	198467 	12275 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	403310 	613430 	615935 	4719283 	2791111 	1489451 	852156 	79585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	559127 	326222 	204211 	134340 	350799 	607446 	5088339 	2236098 	1378834 	607468 	71377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5726089 	2450064 	1502221 	700823 	442475 	403125 	150396 	63120 	52847 	65255 	7846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	93 	81 	258 	261 	308 	184 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        64        65        64        64        64        64        64        64        65        64        64        64        65 
dram[1]:        64        64        64        64        64        66        64        64        64        64        65        64        64        64        64        65 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        65 
dram[3]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[4]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        64        65        65        64        58        64        64        64        65        64        64        64        64        64 
dram[6]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[8]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        65        65        64        64        64        64        64        64        64        64        65        64        65 
dram[12]:        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[16]:        64        64        64        64        66        65        64        64        64        64        64        64        64        65        64        64 
dram[17]:        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65        65 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[19]:        64        64        65        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[20]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        65 
dram[21]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[23]:        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        65 
dram[25]:        64        64        64        65        64        66        64        64        64        64        64        64        64        64        64        66 
dram[26]:        64        64        64        65        64        65        64        64        64        64        65        64        64        64        64        65 
dram[27]:        64        65        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[28]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[29]:        65        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[30]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        65 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      9938      7482     15195     11287     12214     14180     11110     15114      8779     12085      9803 
dram[1]:     10932      7034     14175      9345      9055      8081     10123     10158     11783     11331     10145     14913      5934     10995     10953     15597 
dram[2]:     15202     11813     13194     14251     19251     11144     14556     13002     11852     12713     15179     11798      9582     10802      9407      7862 
dram[3]:     13794      8810     17987      7641      8840     10548     10173      9876     17265     12857     17457     14733     10525     14554     11647     14339 
dram[4]:      9501     12788      7923     12023      9762      9705     10879     10710     11412     14460     12574     23223     12375     12143     10885      8650 
dram[5]:     12306      8764      6733     14184     10429      9051     11897      9466      8545     10785     12057     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     11148     14696     13251      9534     10854      6780     14992     11367     13471     10189     11853     11878 
dram[7]:      9093     11314      9806     10870     16611     14619     14139     11862     14407     16343     15362     19304     17366     13153      9854      9594 
dram[8]:     17150     12178     12928      8281     16192     10373     11706     11415     10196     15163     14604     16238     10132     14467     11529     11693 
dram[9]:      8668      8180      9530      9433     16667     11596     12618      8334     11377      7552     15213     14938     14761      8297     13166      8103 
dram[10]:      8431     17243     13908     14642      9982     18729     15245      7790      9207      8054     15696     12478     15341     17202     10808     16391 
dram[11]:     14249      8087      9986     11734      9051     16934     11762     17748     14301     15032     12946     15386     11531     16213     18797     11357 
dram[12]:     10584      7836      9649      8325     17205     10705     14555     10877     11834     10021     11151     11589     15866     19833     13411      8063 
dram[13]:      7936     11397     10546      9467     10467     12204     11573      9517     11857     10212      8069     11596      8958     10528      9136     13138 
dram[14]:     10401      9711     18151      8541     14937     15452      7205      9498     10723     12188     14382     12501      9755     11086      6960      9500 
dram[15]:     10461     10280      9494     10569      9234     10640     10929      9204     13476     16414      9196     15280     12317     13501     11626     10782 
dram[16]:      6985     12738      9412      9336     10399     11629      7208      7586     15103     11574     17898     15511     11374     11223      9124     10967 
dram[17]:      8365      7868      7230     10438     10263     12760      9357      8916     14967     10596     14550     13342     17257     10188     15517     17449 
dram[18]:      7753     11382     12200      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928     11867      9065      9638 
dram[19]:     10767      9145      6711      9525     11801     15552     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      9609     14556      7213     12625     11421     10310     13096     11623      9732     11788     16310      9333 
dram[21]:      8035     15714      9064     10838      9553     12045     11091     10103     20187     13437     16190     10743     16289      8818      8612     12159 
dram[22]:     11240     12187     20667     12902     12244     10200     11319     11023     10809     11399      9601     11737      9284      8622     13225     13050 
dram[23]:     11968     11164      9456     12440      8767     11167     11409      9899     13335     10677     11528     12645     12116     11875     10285      6442 
dram[24]:     11416     10416     13274      7988     11125     12428     11917     13250     10012     13182     10461     10946     11614     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     11628     10925      7459      9645     13084     10757     11525     11025     11511      8555      8481     10783 
dram[26]:      9090      8480      9854     14426     10838     13762     12987      9301      9645     10011     22158     15940     11324     12486     10738     10712 
dram[27]:      9014      7259     16752      9347     12629      9298     10915      9416      6924     11963     13122     12858     12116      7506     10205      9452 
dram[28]:     11191      9450     20581     10957      9635     17029     12787     12784     13707     15431     15114     21269      8720     13226      9234     12733 
dram[29]:      9812     11772      9768     12778     10584     16554     11324      9205     14467     17973     18222     13990     11834     16883     10710     10276 
dram[30]:     15652     14178     12713     11662     14118     13159     12400     10312     14129     13324      9199     13049     10585      7089     11773      7655 
dram[31]:      9360      9486     11145     16430     10334     13347     11161      9167     14689     16241     17854     17460      9349      9277     13742     14013 
average row accesses per activate:
dram[0]:  1.890176  1.931547  1.902207  1.923077  1.933789  1.893051  1.831705  1.883581  1.923454  1.892532  1.919252  1.886618  1.912710  1.938689  1.927174  1.907635 
dram[1]:  1.932804  1.919105  1.907855  1.897632  1.985163  1.886506  1.828670  1.847085  1.924295  1.924818  1.918699  1.912264  1.905359  1.892787  1.940804  1.898455 
dram[2]:  1.950931  1.918337  1.918770  1.882662  1.925624  1.910645  1.881797  1.857178  1.938659  1.923743  1.918509  1.935135  1.900470  1.913459  1.906019  1.871776 
dram[3]:  1.932728  1.944581  1.913131  1.916189  1.932842  1.922555  1.816736  1.862528  1.941997  1.893680  1.933798  1.910216  1.930948  1.945391  1.891819  1.911150 
dram[4]:  1.926236  1.915113  1.921519  1.941356  1.887397  1.892200  1.849295  1.887703  1.930559  1.914216  1.915221  1.895148  1.918286  1.908665  1.899853  1.905725 
dram[5]:  1.925561  1.940412  1.902136  1.938006  1.970676  1.908808  1.837824  1.880201  1.951201  1.926610  1.937082  1.904680  1.894343  1.870460  1.902891  1.882066 
dram[6]:  1.920107  1.892424  1.920429  1.893739  1.908592  1.905091  1.824365  1.895308  1.919148  1.949442  1.930044  1.926937  1.890958  1.930765  1.938106  1.891156 
dram[7]:  1.950269  1.930051  1.892619  1.962303  1.905186  1.903083  1.840040  1.882885  1.957871  1.936793  1.936963  1.940943  1.901980  1.921033  1.868667  1.917600 
dram[8]:  1.912205  1.925735  1.859474  1.912602  1.901661  1.913883  1.872261  1.867377  1.907707  1.948522  1.887944  1.903163  1.905877  1.918799  1.912829  1.916273 
dram[9]:  1.931979  1.956565  1.900573  1.885137  1.980392  1.907476  1.875637  1.871057  1.966029  1.949420  1.886563  1.904856  1.866747  1.917347  1.903234  1.882339 
dram[10]:  1.947627  1.931706  1.921622  1.911891  1.931610  1.943092  1.865060  1.871153  1.894930  1.923322  1.908955  1.900198  1.884701  1.927874  1.890208  1.888586 
dram[11]:  1.957594  1.928536  1.890113  1.908977  1.928648  1.942993  1.900076  1.890769  1.917018  1.965940  1.887586  1.922792  1.926310  1.921079  1.929450  1.917193 
dram[12]:  1.947030  1.901904  1.887463  1.880291  1.922318  1.925849  1.858994  1.851321  1.914342  1.914112  1.894916  1.905032  1.927994  1.901824  1.912294  1.871589 
dram[13]:  1.908739  1.932626  1.891223  1.934760  1.903294  1.887500  1.868349  1.869543  1.905323  1.893324  1.931060  1.893777  1.906039  1.897367  1.902039  1.874535 
dram[14]:  1.929669  1.920019  1.905274  1.923658  1.916838  1.909634  1.835132  1.897051  1.882183  1.910498  1.902711  1.909333  1.897663  1.922525  1.893482  1.902685 
dram[15]:  1.901722  1.881186  1.871764  1.891219  1.890726  1.840846  1.813852  1.831106  1.863853  1.883080  1.862932  1.863437  1.902970  1.875030  1.879281  1.852275 
dram[16]:  1.937914  1.958806  1.949975  1.906860  1.897134  1.938550  1.847508  1.856161  1.935771  1.918515  1.912350  1.909068  1.882971  1.917333  1.886183  1.899660 
dram[17]:  1.945625  1.931309  1.933266  1.911206  1.912975  1.914331  1.824489  1.885435  1.874193  1.900122  1.907249  1.913065  1.858881  1.873985  1.900804  1.901764 
dram[18]:  1.934071  1.931077  1.902220  1.923385  1.900467  1.925702  1.842699  1.865380  1.878250  1.921468  1.920561  1.896300  1.877764  1.879319  1.901115  1.913087 
dram[19]:  1.947680  1.921616  1.910228  1.921479  1.919917  1.923158  1.877373  1.927951  1.879113  1.899879  1.889590  1.920059  1.855407  1.898594  1.879562  1.907168 
dram[20]:  1.908893  1.962481  1.877789  1.903266  1.931860  1.896057  1.846569  1.858661  1.902427  1.908104  1.898387  1.900096  1.930552  1.900841  1.907159  1.929811 
dram[21]:  1.932063  1.923284  1.918581  1.921146  1.926656  1.930123  1.859218  1.874026  1.943665  1.900908  1.896610  1.929109  1.873236  1.896439  1.898910  1.895596 
dram[22]:  1.897140  1.911198  1.902287  1.881302  1.913134  1.896907  1.854935  1.834751  1.913898  1.887108  1.906204  1.912195  1.856729  1.879492  1.866618  1.881560 
dram[23]:  1.891200  1.876798  1.955924  1.868936  1.873917  1.860600  1.842092  1.828822  1.904417  1.879515  1.895095  1.872633  1.913022  1.854722  1.862552  1.913687 
dram[24]:  1.945548  1.954026  1.889856  1.890456  1.957533  1.908016  1.868066  1.867901  1.939364  1.929699  1.896485  1.875666  1.937943  1.907496  1.914904  1.914925 
dram[25]:  1.922418  1.917650  1.863227  1.906133  1.925975  1.922795  1.864010  1.852658  1.941777  1.935262  1.899732  1.910908  1.875091  1.891578  1.901088  1.872678 
dram[26]:  1.900048  1.915469  1.921914  1.888998  1.911795  1.956920  1.866650  1.868408  1.920010  1.951645  1.930047  1.914244  1.909205  1.913174  1.894788  1.903409 
dram[27]:  1.953199  1.936601  1.885473  1.856196  1.885267  1.921962  1.865289  1.894071  1.906746  1.915514  1.890773  1.917561  1.886613  1.873770  1.929228  1.901913 
dram[28]:  1.918417  1.937744  1.899256  1.898258  1.930453  1.928329  1.881694  1.880462  1.927336  1.918747  1.942949  1.895595  1.927425  1.908080  1.901235  1.885341 
dram[29]:  1.955578  1.953227  1.908077  1.925335  1.915515  1.907672  1.905066  1.893932  1.914894  1.953324  1.952097  1.873798  1.856757  1.918132  1.939109  1.920666 
dram[30]:  1.886070  1.913918  1.881712  1.876435  1.930745  1.907974  1.905665  1.875157  1.902469  1.954365  1.881279  1.910631  1.886369  1.950417  1.916521  1.890783 
dram[31]:  1.927676  1.905108  1.911904  1.881339  1.911479  1.891949  1.887299  1.892641  1.919520  1.940927  1.936429  1.902563  1.930343  1.880029  1.912631  1.910107 
average row locality = 3927579/2062001 = 1.904742
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6606      6680      6458      6580      6330      6303      6352      6297      6545      6585      6490      6493      6498      6491      6493      6484 
dram[1]:      6568      6550      6445      6544      6324      6187      6282      6254      6535      6593      6512      6592      6544      6443      6422      6467 
dram[2]:      6514      6624      6572      6435      6305      6349      6239      6321      6556      6525      6421      6551      6453      6408      6472      6448 
dram[3]:      6622      6681      6452      6548      6326      6309      6288      6206      6533      6461      6461      6605      6457      6499      6466      6447 
dram[4]:      6637      6572      6461      6498      6275      6276      6318      6228      6572      6544      6546      6462      6415      6490      6478      6546 
dram[5]:      6567      6659      6539      6487      6228      6332      6183      6331      6583      6651      6536      6456      6383      6476      6446      6476 
dram[6]:      6602      6562      6530      6488      6295      6390      6163      6301      6635      6582      6602      6535      6485      6457      6532      6475 
dram[7]:      6714      6631      6510      6549      6247      6250      6243      6277      6618      6611      6563      6526      6545      6484      6539      6457 
dram[8]:      6692      6583      6468      6359      6298      6287      6348      6320      6530      6612      6470      6468      6430      6498      6507      6441 
dram[9]:      6698      6650      6472      6514      6332      6183      6228      6301      6545      6615      6470      6468      6468      6475      6492      6511 
dram[10]:      6691      6585      6550      6484      6183      6295      6307      6270      6491      6572      6403      6415      6350      6455      6412      6385 
dram[11]:      6730      6601      6584      6456      6191      6304      6324      6430      6466      6564      6472      6529      6367      6411      6439      6378 
dram[12]:      6622      6665      6505      6394      6327      6340      6288      6303      6547      6635      6528      6457      6397      6388      6410      6414 
dram[13]:      6639      6599      6431      6468      6213      6213      6379      6290      6551      6542      6442      6534      6429      6456      6375      6325 
dram[14]:      6808      6755      6482      6487      6382      6335      6313      6400      6562      6646      6564      6571      6456      6494      6506      6486 
dram[15]:      6689      6605      6486      6524      6275      6281      6292      6361      6561      6622      6521      6399      6417      6461      6519      6407 
dram[16]:      6624      6702      6494      6494      6378      6325      6295      6403      6533      6661      6503      6473      6476      6452      6566      6543 
dram[17]:      6626      6731      6551      6533      6229      6293      6278      6347      6558      6500      6539      6465      6395      6376      6550      6506 
dram[18]:      6619      6668      6458      6536      6320      6304      6178      6244      6470      6606      6541      6505      6479      6371      6410      6426 
dram[19]:      6670      6650      6494      6471      6358      6261      6331      6333      6609      6547      6482      6551      6414      6436      6487      6419 
dram[20]:      6643      6593      6541      6511      6377      6358      6325      6342      6656      6607      6585      6667      6479      6430      6512      6534 
dram[21]:      6660      6632      6512      6470      6305      6336      6228      6269      6565      6474      6524      6620      6453      6304      6417      6410 
dram[22]:      6663      6579      6460      6596      6268      6307      6250      6364      6596      6624      6458      6542      6473      6443      6386      6447 
dram[23]:      6636      6594      6507      6600      6311      6311      6377      6336      6580      6624      6545      6601      6528      6464      6364      6470 
dram[24]:      6695      6616      6457      6392      6202      6201      6288      6380      6583      6570      6534      6470      6441      6374      6449      6454 
dram[25]:      6608      6559      6515      6503      6267      6310      6290      6292      6559      6608      6492      6481      6509      6413      6436      6421 
dram[26]:      6614      6745      6454      6553      6279      6248      6322      6332      6549      6670      6459      6551      6397      6407      6507      6461 
dram[27]:      6596      6694      6451      6413      6199      6277      6333      6404      6460      6509      6536      6566      6455      6374      6496      6493 
dram[28]:      6704      6699      6476      6405      6277      6333      6344      6320      6558      6561      6552      6506      6532      6481      6473      6536 
dram[29]:      6528      6614      6512      6390      6212      6201      6244      6349      6545      6709      6575      6496      6344      6395      6561      6451 
dram[30]:      6653      6649      6453      6379      6333      6259      6353      6280      6517      6613      6547      6493      6424      6466      6450      6436 
dram[31]:      6754      6607      6502      6376      6254      6190      6347      6314      6572      6507      6511      6588      6462      6475      6436      6439 
total dram reads = 3309535
bank skew: 6808/6163 = 1.10
chip skew: 104247/102848 = 1.01
number of total write accesses:
dram[0]:      3008      3130      2809      2885      2639      2657      2822      2821      3136      3237      3154      3148      2985      3075      3189      3126 
dram[1]:      3087      3053      2825      2867      2663      2629      2813      2908      3079      3178      3156      3228      3035      3103      3103      3101 
dram[2]:      3133      3055      2748      2743      2637      2567      2804      2839      3109      3114      3198      3200      3058      3060      3165      3116 
dram[3]:      3131      3081      2820      2827      2575      2685      2801      2920      3113      3162      3108      3169      3119      3139      3172      3050 
dram[4]:      3044      3084      2810      2883      2605      2632      2815      2837      3114      3138      3174      3139      3122      3141      3075      3150 
dram[5]:      3082      3133      2830      2937      2581      2591      2664      2819      3149      3104      3115      3154      3013      3050      3107      3083 
dram[6]:      3098      3106      2899      2821      2632      2655      2742      2870      3209      3174      3207      3195      3072      3031      3112      3202 
dram[7]:      3172      3202      2908      2900      2721      2620      2803      2905      3188      3101      3272      3206      3132      3068      3125      3119 
dram[8]:      3056      3157      2924      2880      2599      2634      2790      2911      3104      3185      3156      3171      3042      3150      3157      3102 
dram[9]:      3015      3065      2883      2837      2684      2569      2724      2796      3180      3148      3137      3122      3172      3128      3024      3127 
dram[10]:      3066      3096      2972      2795      2547      2647      2868      2858      3053      3171      3108      3124      3067      3084      3079      3081 
dram[11]:      3038      3060      2878      2831      2606      2676      2849      2884      3109      3179      3107      3124      3056      3164      3115      3035 
dram[12]:      3127      3141      2874      2729      2678      2645      2801      2841      3158      3021      3126      3167      3062      3046      3082      3072 
dram[13]:      3028      3121      2853      2818      2590      2645      2852      2773      2978      3143      3191      3124      3003      3111      3211      3057 
dram[14]:      3099      3125      2901      2850      2695      2687      2848      2864      3051      3145      3160      3200      3080      3179      3129      3133 
dram[15]:      3118      3113      2939      2906      2641      2638      2863      2859      3107      3135      3213      3100      3098      3165      3061      3049 
dram[16]:      3202      3123      2926      2789      2573      2645      2836      2834      3153      3146      3108      3110      3150      3024      3112      3176 
dram[17]:      3156      3154      2942      2762      2643      2619      2870      2787      3207      3125      3181      3286      3080      3057      3089      3151 
dram[18]:      3086      3099      2874      2857      2622      2622      2772      2883      3124      3153      3156      3185      3102      3079      3116      3003 
dram[19]:      3016      3059      2924      2820      2589      2683      2892      2923      3089      3141      3175      3138      3057      3129      3070      3161 
dram[20]:      3013      3106      2964      2767      2699      2648      2944      2853      3097      3164      3209      3210      3129      3094      3153      3189 
dram[21]:      3080      3113      2927      2812      2656      2659      2889      2893      3224      3138      3162      3252      3067      3058      3102      3092 
dram[22]:      3106      3103      2993      2746      2640      2652      2876      2799      3216      3069      3148      3193      3037      3099      3110      3070 
dram[23]:      3110      3066      2922      2845      2682      2701      2813      2831      3176      3144      3127      3200      3091      3023      3063      3203 
dram[24]:      3120      3113      2824      2819      2644      2687      2889      2872      3036      3089      3161      3114      3064      3112      3026      3044 
dram[25]:      3076      3145      2881      2817      2588      2662      2808      2866      3076      3120      3211      3132      3059      3033      3135      3085 
dram[26]:      3018      3171      2904      2922      2721      2637      2778      2822      3148      3183      3216      3204      3146      3089      3047      3067 
dram[27]:      3138      3138      2887      2845      2615      2617      2765      2873      3028      3102      3142      3175      3139      3066      3221      3216 
dram[28]:      3122      3102      2929      2799      2622      2687      2905      2854      3058      3173      3194      3158      3142      3106      3089      3154 
dram[29]:      3055      3039      2925      2772      2560      2599      2850      2821      3153      3221      3191      3230      3001      3066      3188      3127 
dram[30]:      3008      3042      2845      2858      2627      2645      2918      2822      3122      3102      3160      3168      3066      3079      3085      3048 
dram[31]:      3129      3160      2900      2869      2647      2645      2873      2899      3185      3170      3145      3184      3087      3079      3063      3138 
total dram writes = 1531724
bank skew: 3286/2547 = 1.29
chip skew: 48442/47412 = 1.02
average mf latency per bank:
dram[0]:       7341      7272      7560      7544      7717      7781      6602      6508      6618      6553      6538      6410      6974      7046      7086      7200
dram[1]:       7210      7255      7468      7475      7595      7823      6513      6483      6605      6516      6459      6363      6769      6949      7150      7219
dram[2]:       7289      7275      7545      7529      7699      7756      6626      6443      6591      6651      6579      6444      6915      6988      7123      7183
dram[3]:       7175      7277      7581      7515      7702      7801      6593      6488      6520      6536      6460      6421      6837      6968      7040      7237
dram[4]:       7168      7204      7572      7388      7698      7658      6540      6327      6430      6538      6357      6399      6816      6843      7154      7068
dram[5]:       7185      7085    111976      7428      7802      7790      6619      6412      6458      6479      6412      6409      6830      6873      7049      7153
dram[6]:       7256      7294      7537      7570      7741      7717      6682      6444      6506      6616      6461      6452      6809      6990      7227      7199
dram[7]:       7150      7184      7539      7553      7745      7805      6692      6427      6488      6550      6350      6362      6879      6848      7058      7138
dram[8]:       7090      7059      7518      7735      7763      7785      6512      6285      6430      6396      6470      6444      6994      6819      7133      7107
dram[9]:       7103      7089      7530      7595      7720      7936      6478      6368      6276      6320      6383      6432      6724      6799      7070      7020
dram[10]:       7102      7152      7415      7623      7936      7788      6531      6334      6494      6362      6505      6503      6905      6855      7150      7169
dram[11]:       7073      7135      7505      7544      7844      7722      6470      6312      6499      6348      6407      6428      6924      6919      7020      7150
dram[12]:       7161      7126      7662      7780      7798      7709      6598      6375      6566      6535      6641      6640      7019      7069      7182      7259
dram[13]:       7284      7153      7709      7745      7964      7901      6624      6475      6760      6507      6619      6678      7099      7040      7075      7363
dram[14]:       7382      7317      7848      7969      7981      7990      6789      6582      6796      6694      6725      6721      7212      7194      7330      7421
dram[15]:       7476      7546      7938      8083      8179      8249      6935      6754      6900      6781      6874      7026      7300      7368      7575      7689
dram[16]:       7208      7279      7435      7641      7792      7705      6514      6464      6612      6583      6498      6494      6944      7053      7053      7144
dram[17]:       7269      7262      7446      7621      7886      7811      6497      6521      6577      6644      6498      6396      6970      7000      7113      7113
dram[18]:       7130      7173      7425      7410      7772      7806      6490      6412      6604      6580      6474      6514      6844      6904      7124      7226
dram[19]:       7157      7233      7401      7558      7837      7840      6452      6395      6574      6562      6601      6489      7009      6865      7148      7267
dram[20]:       7308      7276      7436      7543      7729      7828      6404      6441      6593      6685      6496      6410      6919      7060      7110      7038
dram[21]:       7066      7125      7374      7438      7721      7666      6330      6325      6358      6539      6368      6217      6727      6958      7024      7028
dram[22]:       7260      7336      7535      7569      7914      7805      6499      6569      6511      6696      6549      6431      6953      6941      7162      7234
dram[23]:       8101      8229      8313      8317      8622      8639      7350      7440      7520      7465      7432      7365      7851      7943      8098      8050
dram[24]:       7078      7137      7669      7577      7829      7944      6380      6470      6623      6547      6445      6571      6927      7020      7246      7220
dram[25]:       7174      7169      7568      7665      7753      7807      6431      6523      6572      6506      6428      6436      6904      7043      7164      7175
dram[26]:       7160      7068      7486      7455      7749      7896      6393      6522      6483      6512      6452      6444      6904      6949      7194      7178
dram[27]:       7223      7113      7697      7659      7839      8014      6548      6505      6642      6577      6457      6486      6859      7125      7027      7093
dram[28]:       7149      7256      7572      7765      7943      7868      6435      6485      6562      6608      6459      6603      6931      7151      7224      7220
dram[29]:       7145      7187      7441      7726      7896      7861      6342      6465      6459      6310      6394      6390      6909      6965      7057      7102
dram[30]:       7103      7172      7533      7676      7790      7894      6353      6464      6420      6436      6426      6457      6850      6934      7027      7221
dram[31]:       7168      7178      7463      7681      7864      7836      6309      6477      6426      6469      6513      6443      6907      7010      7317      7187
maximum mf latency per bank:
dram[0]:      23558     23452     24639     23279     30113     23695     24724     22931     21868     19937     22010     23919     24587     23185     23064     21253
dram[1]:      23543     23527     24566     22994     29883     23731     24755     23007     19636     19710     20673     23850     20727     23277     21425     21119
dram[2]:      23667     23528     24553     22905     20975     23631     30071     22631     22529     19306     22403     23646     21180     23273     22696     22459
dram[3]:      23740     23587     24418     23154     21391     23565     24781     22947     21753     20075     28122     23605     20892     23163     22080     20874
dram[4]:      24533     23608     23605     23452     28895     23442     30041     22972     19616     19332     18443     23459     22364     23141     21577     21224
dram[5]:      24607     30105     26975     23515     28905     23775     25099     23514     19016     18975     20513     24041     23956     23477     21897     21512
dram[6]:      23788     23373     23314     23448     28050     23705     30056     23019     19935     21177     23049     23512     21687     23092     22375     21466
dram[7]:      23841     23495     23492     23401     27694     23874     30079     22965     19769     20092     20430     23419     23385     23313     22385     22011
dram[8]:      24447     25515     23761     23284     24630     22573     28039     23437     19607     19549     19734     22689     23716     23581     21571     21091
dram[9]:      24442     25518     23777     23509     25924     22487     28893     23446     18479     21648     20101     22851     23771     23508     21518     20524
dram[10]:      24528     24623     23613     23511     29785     22658     30124     23667     20649     20588     22108     22776     23740     23565     21284     20900
dram[11]:      24542     25522     23596     23568     23601     23565     27231     23922     20589     18149     19860     22903     23600     23510     21085     20947
dram[12]:      29818     22929     23871     27695     24750     22888     29770     23442     20139     23449     29314     23654     23870     23441     21446     21153
dram[13]:      29697     23024     23947     28069     25403     22947     28919     23443     19808     24139     29775     23647     23921     21441     21429     21117
dram[14]:      24528     24652     23839     30116     24702     22912     29789     23554     20692     19740     30076     19846     23553     23504     21403     20820
dram[15]:      23992     24638     23797     29961     24687     22829     27987     23563     21879     24889     30062     22562     23418     23498     21513     21146
dram[16]:      29861     24261     29623     23678     24370     22527     23717     29881     19173     19743     18625     23166     29058     23666     21021     20892
dram[17]:      24749     24268     29384     23682     24366     23016     23760     30119     19397     19752     19157     23165     29779     23673     21016     20832
dram[18]:      24759     22932     28959     23532     30050     22976     23744     28029     20979     18398     19748     22536     29765     23665     21305     20909
dram[19]:      24799     22968     28906     23572     29802     23020     23905     28055     19242     20874     19118     23190     30044     23622     21833     20883
dram[20]:      28947     23656     24712     22899     24371     23084     23566     23048     18724     19626     22331     22887     23517     23381     21663     20780
dram[21]:      29727     24661     24703     24271     24477     23080     23711     23098     18173     19083     23101     23036     23550     23903     21688     20945
dram[22]:      30081     23024     29815     22607     24021     23586     23795     22990     21484     20487     20819     23066     30062     23893     20568     21716
dram[23]:      29697     23139     29825     22564     24420     23966     23630     29723     21981     21647     20775     23121     30075     23617     21287     21863
dram[24]:      30118     23933     30003     22917     23794     23286     23987     23196     20531     20503     21492     18897     22418     22909     20241     21336
dram[25]:      28087     23929     29701     23023     23641     23224     24383     23215     19560     19805     23520     23544     30081     23033     21485     21252
dram[26]:      28953     23853     25053     22947     24556     22438     23910     23046     20228     19414     19849     18876     29623     22986     20629     20905
dram[27]:      28900     23541     25048     22950     24129     23086     24092     23075     21736     20400     23643     23504     22157     23204     20914     21416
dram[28]:      28941     23693     24451     23182     24223     23218     24576     22444     18277     19819     18600     23264     30032     23209     20863     21113
dram[29]:      28940     23744     24373     25479     23540     23143     24444     23229     21920     18833     18529     23287     21825     23108     21238     21414
dram[30]:      30015     23918     24347     24655     23383     23036     24571     22443     18571     20485     20618     19350     22379     23093     21168     21095
dram[31]:      30118     23877     23960     24642     24010     23088     24126     22000     18632     18255     23352     23383     22759     23170     21256     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360838 n_act=64564 n_pre=64548 n_ref_event=0 n_req=123053 n_rd=103685 n_rd_L2_A=0 n_write=0 n_wr_bk=47821 bw_util=0.2607
n_activity=356034 dram_eff=0.4255
bk0: 6606a 355651i bk1: 6680a 352355i bk2: 6458a 363943i bk3: 6580a 360738i bk4: 6330a 371697i bk5: 6303a 373689i bk6: 6352a 358591i bk7: 6297a 356664i bk8: 6545a 353919i bk9: 6585a 352450i bk10: 6490a 359214i bk11: 6493a 362506i bk12: 6498a 356126i bk13: 6491a 357354i bk14: 6493a 356543i bk15: 6484a 355746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475316
Row_Buffer_Locality_read = 0.509669
Row_Buffer_Locality_write = 0.291409
Bank_Level_Parallism = 10.943065
Bank_Level_Parallism_Col = 6.204574
Bank_Level_Parallism_Ready = 2.129117
write_to_read_ratio_blp_rw_average = 0.456059
GrpLevelPara = 3.175554 

BW Util details:
bwutil = 0.260704 
total_CMD = 581141 
util_bw = 151506 
Wasted_Col = 171075 
Wasted_Row = 13168 
Idle = 245392 

BW Util Bottlenecks: 
RCDc_limit = 330651 
RCDWRc_limit = 69329 
WTRc_limit = 95660 
RTWc_limit = 514924 
CCDLc_limit = 103476 
rwq = 0 
CCDLc_limit_alone = 62777 
WTRc_limit_alone = 87522 
RTWc_limit_alone = 482363 

Commands details: 
total_CMD = 581141 
n_nop = 360838 
Read = 103685 
Write = 0 
L2_Alloc = 0 
L2_WB = 47821 
n_act = 64564 
n_pre = 64548 
n_ref = 0 
n_req = 123053 
total_req = 151506 

Dual Bus Interface Util: 
issued_total_row = 129112 
issued_total_col = 151506 
Row_Bus_Util =  0.222170 
CoL_Bus_Util = 0.260704 
Either_Row_CoL_Bus_Util = 0.379087 
Issued_on_Two_Bus_Simul_Util = 0.103787 
issued_two_Eff = 0.273782 
queue_avg = 24.450317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361448 n_act=64262 n_pre=64246 n_ref_event=0 n_req=122563 n_rd=103262 n_rd_L2_A=0 n_write=0 n_wr_bk=47828 bw_util=0.26
n_activity=355966 dram_eff=0.4245
bk0: 6568a 357852i bk1: 6550a 354281i bk2: 6445a 366298i bk3: 6544a 360376i bk4: 6324a 376310i bk5: 6187a 375257i bk6: 6282a 359652i bk7: 6254a 352835i bk8: 6535a 361950i bk9: 6593a 354513i bk10: 6512a 359380i bk11: 6592a 354999i bk12: 6544a 356630i bk13: 6443a 359506i bk14: 6422a 358537i bk15: 6467a 354505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475682
Row_Buffer_Locality_read = 0.510430
Row_Buffer_Locality_write = 0.289778
Bank_Level_Parallism = 10.863894
Bank_Level_Parallism_Col = 6.169558
Bank_Level_Parallism_Ready = 2.134132
write_to_read_ratio_blp_rw_average = 0.456183
GrpLevelPara = 3.162231 

BW Util details:
bwutil = 0.259989 
total_CMD = 581141 
util_bw = 151090 
Wasted_Col = 172143 
Wasted_Row = 13473 
Idle = 244435 

BW Util Bottlenecks: 
RCDc_limit = 329811 
RCDWRc_limit = 69829 
WTRc_limit = 96834 
RTWc_limit = 512261 
CCDLc_limit = 104544 
rwq = 0 
CCDLc_limit_alone = 63185 
WTRc_limit_alone = 88536 
RTWc_limit_alone = 479200 

Commands details: 
total_CMD = 581141 
n_nop = 361448 
Read = 103262 
Write = 0 
L2_Alloc = 0 
L2_WB = 47828 
n_act = 64262 
n_pre = 64246 
n_ref = 0 
n_req = 122563 
total_req = 151090 

Dual Bus Interface Util: 
issued_total_row = 128508 
issued_total_col = 151090 
Row_Bus_Util =  0.221131 
CoL_Bus_Util = 0.259989 
Either_Row_CoL_Bus_Util = 0.378037 
Issued_on_Two_Bus_Simul_Util = 0.103082 
issued_two_Eff = 0.272676 
queue_avg = 23.777132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361364 n_act=64054 n_pre=64038 n_ref_event=0 n_req=122313 n_rd=103193 n_rd_L2_A=0 n_write=0 n_wr_bk=47546 bw_util=0.2594
n_activity=355000 dram_eff=0.4246
bk0: 6514a 361503i bk1: 6624a 355056i bk2: 6572a 362171i bk3: 6435a 363901i bk4: 6305a 370367i bk5: 6349a 370687i bk6: 6239a 360295i bk7: 6321a 353534i bk8: 6556a 353905i bk9: 6525a 358917i bk10: 6421a 357961i bk11: 6551a 352202i bk12: 6453a 361134i bk13: 6408a 362044i bk14: 6472a 357820i bk15: 6448a 355898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476311
Row_Buffer_Locality_read = 0.510994
Row_Buffer_Locality_write = 0.289121
Bank_Level_Parallism = 10.895591
Bank_Level_Parallism_Col = 6.211951
Bank_Level_Parallism_Ready = 2.130948
write_to_read_ratio_blp_rw_average = 0.462285
GrpLevelPara = 3.187584 

BW Util details:
bwutil = 0.259385 
total_CMD = 581141 
util_bw = 150739 
Wasted_Col = 172660 
Wasted_Row = 12808 
Idle = 244934 

BW Util Bottlenecks: 
RCDc_limit = 331907 
RCDWRc_limit = 68976 
WTRc_limit = 92666 
RTWc_limit = 529545 
CCDLc_limit = 104557 
rwq = 0 
CCDLc_limit_alone = 62327 
WTRc_limit_alone = 84596 
RTWc_limit_alone = 495385 

Commands details: 
total_CMD = 581141 
n_nop = 361364 
Read = 103193 
Write = 0 
L2_Alloc = 0 
L2_WB = 47546 
n_act = 64054 
n_pre = 64038 
n_ref = 0 
n_req = 122313 
total_req = 150739 

Dual Bus Interface Util: 
issued_total_row = 128092 
issued_total_col = 150739 
Row_Bus_Util =  0.220415 
CoL_Bus_Util = 0.259385 
Either_Row_CoL_Bus_Util = 0.378182 
Issued_on_Two_Bus_Simul_Util = 0.101617 
issued_two_Eff = 0.268700 
queue_avg = 24.404718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4047
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361517 n_act=64158 n_pre=64142 n_ref_event=0 n_req=122691 n_rd=103361 n_rd_L2_A=0 n_write=0 n_wr_bk=47872 bw_util=0.2602
n_activity=356086 dram_eff=0.4247
bk0: 6622a 355007i bk1: 6681a 356058i bk2: 6452a 368405i bk3: 6548a 364385i bk4: 6326a 373743i bk5: 6309a 371888i bk6: 6288a 361842i bk7: 6206a 355985i bk8: 6533a 359255i bk9: 6461a 356348i bk10: 6461a 357390i bk11: 6605a 356381i bk12: 6457a 359388i bk13: 6499a 359399i bk14: 6466a 357433i bk15: 6447a 358504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477077
Row_Buffer_Locality_read = 0.511344
Row_Buffer_Locality_write = 0.293844
Bank_Level_Parallism = 10.873429
Bank_Level_Parallism_Col = 6.178493
Bank_Level_Parallism_Ready = 2.159687
write_to_read_ratio_blp_rw_average = 0.453746
GrpLevelPara = 3.167617 

BW Util details:
bwutil = 0.260235 
total_CMD = 581141 
util_bw = 151233 
Wasted_Col = 170907 
Wasted_Row = 13498 
Idle = 245503 

BW Util Bottlenecks: 
RCDc_limit = 328207 
RCDWRc_limit = 69877 
WTRc_limit = 92525 
RTWc_limit = 511977 
CCDLc_limit = 102839 
rwq = 0 
CCDLc_limit_alone = 62529 
WTRc_limit_alone = 84816 
RTWc_limit_alone = 479376 

Commands details: 
total_CMD = 581141 
n_nop = 361517 
Read = 103361 
Write = 0 
L2_Alloc = 0 
L2_WB = 47872 
n_act = 64158 
n_pre = 64142 
n_ref = 0 
n_req = 122691 
total_req = 151233 

Dual Bus Interface Util: 
issued_total_row = 128300 
issued_total_col = 151233 
Row_Bus_Util =  0.220773 
CoL_Bus_Util = 0.260235 
Either_Row_CoL_Bus_Util = 0.377919 
Issued_on_Two_Bus_Simul_Util = 0.103089 
issued_two_Eff = 0.272780 
queue_avg = 24.057684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361036 n_act=64319 n_pre=64303 n_ref_event=0 n_req=122646 n_rd=103318 n_rd_L2_A=0 n_write=0 n_wr_bk=47763 bw_util=0.26
n_activity=355752 dram_eff=0.4247
bk0: 6637a 360382i bk1: 6572a 357213i bk2: 6461a 363751i bk3: 6498a 363388i bk4: 6275a 373485i bk5: 6276a 375086i bk6: 6318a 360218i bk7: 6228a 360850i bk8: 6572a 360142i bk9: 6544a 358055i bk10: 6546a 358825i bk11: 6462a 358118i bk12: 6415a 357756i bk13: 6490a 360334i bk14: 6478a 355516i bk15: 6546a 355867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475572
Row_Buffer_Locality_read = 0.509863
Row_Buffer_Locality_write = 0.292270
Bank_Level_Parallism = 10.830204
Bank_Level_Parallism_Col = 6.137972
Bank_Level_Parallism_Ready = 2.121293
write_to_read_ratio_blp_rw_average = 0.454083
GrpLevelPara = 3.172772 

BW Util details:
bwutil = 0.259973 
total_CMD = 581141 
util_bw = 151081 
Wasted_Col = 171848 
Wasted_Row = 13345 
Idle = 244867 

BW Util Bottlenecks: 
RCDc_limit = 330918 
RCDWRc_limit = 69282 
WTRc_limit = 92593 
RTWc_limit = 507293 
CCDLc_limit = 102596 
rwq = 0 
CCDLc_limit_alone = 62315 
WTRc_limit_alone = 84866 
RTWc_limit_alone = 474739 

Commands details: 
total_CMD = 581141 
n_nop = 361036 
Read = 103318 
Write = 0 
L2_Alloc = 0 
L2_WB = 47763 
n_act = 64319 
n_pre = 64303 
n_ref = 0 
n_req = 122646 
total_req = 151081 

Dual Bus Interface Util: 
issued_total_row = 128622 
issued_total_col = 151081 
Row_Bus_Util =  0.221327 
CoL_Bus_Util = 0.259973 
Either_Row_CoL_Bus_Util = 0.378746 
Issued_on_Two_Bus_Simul_Util = 0.102553 
issued_two_Eff = 0.270771 
queue_avg = 23.721165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361777 n_act=64149 n_pre=64133 n_ref_event=0 n_req=122557 n_rd=103333 n_rd_L2_A=0 n_write=0 n_wr_bk=47412 bw_util=0.2594
n_activity=358631 dram_eff=0.4203
bk0: 6567a 361748i bk1: 6659a 354212i bk2: 6539a 359518i bk3: 6487a 359786i bk4: 6228a 376990i bk5: 6332a 373507i bk6: 6183a 361116i bk7: 6331a 360840i bk8: 6583a 356399i bk9: 6651a 352141i bk10: 6536a 364747i bk11: 6456a 357980i bk12: 6383a 359278i bk13: 6476a 355748i bk14: 6446a 360258i bk15: 6476a 357197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476578
Row_Buffer_Locality_read = 0.510940
Row_Buffer_Locality_write = 0.291875
Bank_Level_Parallism = 10.807727
Bank_Level_Parallism_Col = 6.151431
Bank_Level_Parallism_Ready = 2.124893
write_to_read_ratio_blp_rw_average = 0.456712
GrpLevelPara = 3.166951 

BW Util details:
bwutil = 0.259395 
total_CMD = 581141 
util_bw = 150745 
Wasted_Col = 173208 
Wasted_Row = 13708 
Idle = 243480 

BW Util Bottlenecks: 
RCDc_limit = 331324 
RCDWRc_limit = 69479 
WTRc_limit = 92444 
RTWc_limit = 515982 
CCDLc_limit = 102799 
rwq = 0 
CCDLc_limit_alone = 61907 
WTRc_limit_alone = 84549 
RTWc_limit_alone = 482985 

Commands details: 
total_CMD = 581141 
n_nop = 361777 
Read = 103333 
Write = 0 
L2_Alloc = 0 
L2_WB = 47412 
n_act = 64149 
n_pre = 64133 
n_ref = 0 
n_req = 122557 
total_req = 150745 

Dual Bus Interface Util: 
issued_total_row = 128282 
issued_total_col = 150745 
Row_Bus_Util =  0.220742 
CoL_Bus_Util = 0.259395 
Either_Row_CoL_Bus_Util = 0.377471 
Issued_on_Two_Bus_Simul_Util = 0.102665 
issued_two_Eff = 0.271982 
queue_avg = 24.141628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1416
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360994 n_act=64442 n_pre=64426 n_ref_event=0 n_req=122991 n_rd=103634 n_rd_L2_A=0 n_write=0 n_wr_bk=48025 bw_util=0.261
n_activity=356542 dram_eff=0.4254
bk0: 6602a 353008i bk1: 6562a 358551i bk2: 6530a 361280i bk3: 6488a 362529i bk4: 6295a 373819i bk5: 6390a 370699i bk6: 6163a 358552i bk7: 6301a 353254i bk8: 6635a 352724i bk9: 6582a 356341i bk10: 6602a 358233i bk11: 6535a 359136i bk12: 6485a 359715i bk13: 6457a 360363i bk14: 6532a 356963i bk15: 6475a 353337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476043
Row_Buffer_Locality_read = 0.510402
Row_Buffer_Locality_write = 0.292091
Bank_Level_Parallism = 10.901517
Bank_Level_Parallism_Col = 6.191648
Bank_Level_Parallism_Ready = 2.145451
write_to_read_ratio_blp_rw_average = 0.455079
GrpLevelPara = 3.171119 

BW Util details:
bwutil = 0.260968 
total_CMD = 581141 
util_bw = 151659 
Wasted_Col = 171874 
Wasted_Row = 13369 
Idle = 244239 

BW Util Bottlenecks: 
RCDc_limit = 328571 
RCDWRc_limit = 69822 
WTRc_limit = 96193 
RTWc_limit = 515287 
CCDLc_limit = 103777 
rwq = 0 
CCDLc_limit_alone = 62779 
WTRc_limit_alone = 88014 
RTWc_limit_alone = 482468 

Commands details: 
total_CMD = 581141 
n_nop = 360994 
Read = 103634 
Write = 0 
L2_Alloc = 0 
L2_WB = 48025 
n_act = 64442 
n_pre = 64426 
n_ref = 0 
n_req = 122991 
total_req = 151659 

Dual Bus Interface Util: 
issued_total_row = 128868 
issued_total_col = 151659 
Row_Bus_Util =  0.221750 
CoL_Bus_Util = 0.260968 
Either_Row_CoL_Bus_Util = 0.378819 
Issued_on_Two_Bus_Simul_Util = 0.103899 
issued_two_Eff = 0.274271 
queue_avg = 24.432827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4328
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360441 n_act=64345 n_pre=64329 n_ref_event=0 n_req=123254 n_rd=103764 n_rd_L2_A=0 n_write=0 n_wr_bk=48442 bw_util=0.2619
n_activity=356553 dram_eff=0.4269
bk0: 6714a 353139i bk1: 6631a 352972i bk2: 6510a 358287i bk3: 6549a 362125i bk4: 6247a 372087i bk5: 6250a 372509i bk6: 6243a 356219i bk7: 6277a 354693i bk8: 6618a 349167i bk9: 6611a 354395i bk10: 6563a 354863i bk11: 6526a 358705i bk12: 6545a 357617i bk13: 6484a 361341i bk14: 6539a 355791i bk15: 6457a 358539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477948
Row_Buffer_Locality_read = 0.510697
Row_Buffer_Locality_write = 0.303592
Bank_Level_Parallism = 10.956522
Bank_Level_Parallism_Col = 6.259176
Bank_Level_Parallism_Ready = 2.167004
write_to_read_ratio_blp_rw_average = 0.456566
GrpLevelPara = 3.188941 

BW Util details:
bwutil = 0.261909 
total_CMD = 581141 
util_bw = 152206 
Wasted_Col = 170843 
Wasted_Row = 13651 
Idle = 244441 

BW Util Bottlenecks: 
RCDc_limit = 330030 
RCDWRc_limit = 68469 
WTRc_limit = 93163 
RTWc_limit = 523230 
CCDLc_limit = 102908 
rwq = 0 
CCDLc_limit_alone = 62385 
WTRc_limit_alone = 85364 
RTWc_limit_alone = 490506 

Commands details: 
total_CMD = 581141 
n_nop = 360441 
Read = 103764 
Write = 0 
L2_Alloc = 0 
L2_WB = 48442 
n_act = 64345 
n_pre = 64329 
n_ref = 0 
n_req = 123254 
total_req = 152206 

Dual Bus Interface Util: 
issued_total_row = 128674 
issued_total_col = 152206 
Row_Bus_Util =  0.221416 
CoL_Bus_Util = 0.261909 
Either_Row_CoL_Bus_Util = 0.379770 
Issued_on_Two_Bus_Simul_Util = 0.103555 
issued_two_Eff = 0.272678 
queue_avg = 24.895414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8954
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360933 n_act=64497 n_pre=64481 n_ref_event=0 n_req=122809 n_rd=103311 n_rd_L2_A=0 n_write=0 n_wr_bk=48018 bw_util=0.2604
n_activity=356702 dram_eff=0.4242
bk0: 6692a 355727i bk1: 6583a 355850i bk2: 6468a 358359i bk3: 6359a 363163i bk4: 6298a 371270i bk5: 6287a 373605i bk6: 6348a 358769i bk7: 6320a 356848i bk8: 6530a 356062i bk9: 6612a 354521i bk10: 6470a 357901i bk11: 6468a 359157i bk12: 6430a 364243i bk13: 6498a 356856i bk14: 6507a 355584i bk15: 6441a 356922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474819
Row_Buffer_Locality_read = 0.510042
Row_Buffer_Locality_write = 0.288183
Bank_Level_Parallism = 10.881953
Bank_Level_Parallism_Col = 6.177857
Bank_Level_Parallism_Ready = 2.144176
write_to_read_ratio_blp_rw_average = 0.456955
GrpLevelPara = 3.167130 

BW Util details:
bwutil = 0.260400 
total_CMD = 581141 
util_bw = 151329 
Wasted_Col = 172083 
Wasted_Row = 13497 
Idle = 244232 

BW Util Bottlenecks: 
RCDc_limit = 329259 
RCDWRc_limit = 70246 
WTRc_limit = 92361 
RTWc_limit = 515238 
CCDLc_limit = 103067 
rwq = 0 
CCDLc_limit_alone = 62031 
WTRc_limit_alone = 84603 
RTWc_limit_alone = 481960 

Commands details: 
total_CMD = 581141 
n_nop = 360933 
Read = 103311 
Write = 0 
L2_Alloc = 0 
L2_WB = 48018 
n_act = 64497 
n_pre = 64481 
n_ref = 0 
n_req = 122809 
total_req = 151329 

Dual Bus Interface Util: 
issued_total_row = 128978 
issued_total_col = 151329 
Row_Bus_Util =  0.221939 
CoL_Bus_Util = 0.260400 
Either_Row_CoL_Bus_Util = 0.378924 
Issued_on_Two_Bus_Simul_Util = 0.103416 
issued_two_Eff = 0.272919 
queue_avg = 24.096710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0967
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361441 n_act=64157 n_pre=64141 n_ref_event=0 n_req=122615 n_rd=103422 n_rd_L2_A=0 n_write=0 n_wr_bk=47611 bw_util=0.2599
n_activity=356728 dram_eff=0.4234
bk0: 6698a 364257i bk1: 6650a 357548i bk2: 6472a 359988i bk3: 6514a 357304i bk4: 6332a 373838i bk5: 6183a 374661i bk6: 6228a 361712i bk7: 6301a 358545i bk8: 6545a 361517i bk9: 6615a 357287i bk10: 6470a 356720i bk11: 6468a 360364i bk12: 6468a 359145i bk13: 6475a 358019i bk14: 6492a 359321i bk15: 6511a 351927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476761
Row_Buffer_Locality_read = 0.511371
Row_Buffer_Locality_write = 0.290262
Bank_Level_Parallism = 10.846560
Bank_Level_Parallism_Col = 6.183918
Bank_Level_Parallism_Ready = 2.128760
write_to_read_ratio_blp_rw_average = 0.455120
GrpLevelPara = 3.169179 

BW Util details:
bwutil = 0.259890 
total_CMD = 581141 
util_bw = 151033 
Wasted_Col = 171638 
Wasted_Row = 13723 
Idle = 244747 

BW Util Bottlenecks: 
RCDc_limit = 330879 
RCDWRc_limit = 68576 
WTRc_limit = 94159 
RTWc_limit = 514936 
CCDLc_limit = 103377 
rwq = 0 
CCDLc_limit_alone = 62306 
WTRc_limit_alone = 86208 
RTWc_limit_alone = 481816 

Commands details: 
total_CMD = 581141 
n_nop = 361441 
Read = 103422 
Write = 0 
L2_Alloc = 0 
L2_WB = 47611 
n_act = 64157 
n_pre = 64141 
n_ref = 0 
n_req = 122615 
total_req = 151033 

Dual Bus Interface Util: 
issued_total_row = 128298 
issued_total_col = 151033 
Row_Bus_Util =  0.220769 
CoL_Bus_Util = 0.259890 
Either_Row_CoL_Bus_Util = 0.378049 
Issued_on_Two_Bus_Simul_Util = 0.102610 
issued_two_Eff = 0.271420 
queue_avg = 24.302444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3024
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=362166 n_act=63928 n_pre=63912 n_ref_event=0 n_req=122019 n_rd=102848 n_rd_L2_A=0 n_write=0 n_wr_bk=47616 bw_util=0.2589
n_activity=354752 dram_eff=0.4241
bk0: 6691a 360315i bk1: 6585a 357322i bk2: 6550a 360759i bk3: 6484a 365316i bk4: 6183a 378335i bk5: 6295a 374239i bk6: 6307a 358467i bk7: 6270a 357676i bk8: 6491a 358038i bk9: 6572a 358116i bk10: 6403a 360248i bk11: 6415a 361636i bk12: 6350a 361323i bk13: 6455a 359510i bk14: 6412a 358878i bk15: 6385a 364056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476082
Row_Buffer_Locality_read = 0.510656
Row_Buffer_Locality_write = 0.290595
Bank_Level_Parallism = 10.815351
Bank_Level_Parallism_Col = 6.143092
Bank_Level_Parallism_Ready = 2.104317
write_to_read_ratio_blp_rw_average = 0.455367
GrpLevelPara = 3.166805 

BW Util details:
bwutil = 0.258911 
total_CMD = 581141 
util_bw = 150464 
Wasted_Col = 171372 
Wasted_Row = 13432 
Idle = 245873 

BW Util Bottlenecks: 
RCDc_limit = 329028 
RCDWRc_limit = 68949 
WTRc_limit = 93022 
RTWc_limit = 507091 
CCDLc_limit = 102901 
rwq = 0 
CCDLc_limit_alone = 62446 
WTRc_limit_alone = 85375 
RTWc_limit_alone = 474283 

Commands details: 
total_CMD = 581141 
n_nop = 362166 
Read = 102848 
Write = 0 
L2_Alloc = 0 
L2_WB = 47616 
n_act = 63928 
n_pre = 63912 
n_ref = 0 
n_req = 122019 
total_req = 150464 

Dual Bus Interface Util: 
issued_total_row = 127840 
issued_total_col = 150464 
Row_Bus_Util =  0.219981 
CoL_Bus_Util = 0.258911 
Either_Row_CoL_Bus_Util = 0.376802 
Issued_on_Two_Bus_Simul_Util = 0.102091 
issued_two_Eff = 0.270940 
queue_avg = 23.969250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9692
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=362339 n_act=63743 n_pre=63727 n_ref_event=0 n_req=122437 n_rd=103246 n_rd_L2_A=0 n_write=0 n_wr_bk=47711 bw_util=0.2598
n_activity=354712 dram_eff=0.4256
bk0: 6730a 357693i bk1: 6601a 358576i bk2: 6584a 359851i bk3: 6456a 362609i bk4: 6191a 377560i bk5: 6304a 372990i bk6: 6324a 358172i bk7: 6430a 354838i bk8: 6466a 360460i bk9: 6564a 359098i bk10: 6472a 361133i bk11: 6529a 357257i bk12: 6367a 362699i bk13: 6411a 360204i bk14: 6439a 361437i bk15: 6378a 365105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479381
Row_Buffer_Locality_read = 0.512194
Row_Buffer_Locality_write = 0.302850
Bank_Level_Parallism = 10.849105
Bank_Level_Parallism_Col = 6.176633
Bank_Level_Parallism_Ready = 2.141696
write_to_read_ratio_blp_rw_average = 0.449589
GrpLevelPara = 3.162448 

BW Util details:
bwutil = 0.259760 
total_CMD = 581141 
util_bw = 150957 
Wasted_Col = 170038 
Wasted_Row = 13688 
Idle = 246458 

BW Util Bottlenecks: 
RCDc_limit = 327153 
RCDWRc_limit = 67551 
WTRc_limit = 94089 
RTWc_limit = 503838 
CCDLc_limit = 102637 
rwq = 0 
CCDLc_limit_alone = 61982 
WTRc_limit_alone = 85792 
RTWc_limit_alone = 471480 

Commands details: 
total_CMD = 581141 
n_nop = 362339 
Read = 103246 
Write = 0 
L2_Alloc = 0 
L2_WB = 47711 
n_act = 63743 
n_pre = 63727 
n_ref = 0 
n_req = 122437 
total_req = 150957 

Dual Bus Interface Util: 
issued_total_row = 127470 
issued_total_col = 150957 
Row_Bus_Util =  0.219344 
CoL_Bus_Util = 0.259760 
Either_Row_CoL_Bus_Util = 0.376504 
Issued_on_Two_Bus_Simul_Util = 0.102600 
issued_two_Eff = 0.272507 
queue_avg = 24.229685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2297
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361218 n_act=64404 n_pre=64388 n_ref_event=0 n_req=122426 n_rd=103220 n_rd_L2_A=0 n_write=0 n_wr_bk=47570 bw_util=0.2595
n_activity=358264 dram_eff=0.4209
bk0: 6622a 361464i bk1: 6665a 358875i bk2: 6505a 359306i bk3: 6394a 362437i bk4: 6327a 366482i bk5: 6340a 372060i bk6: 6288a 356807i bk7: 6303a 360211i bk8: 6547a 354457i bk9: 6635a 358513i bk10: 6528a 358866i bk11: 6457a 360482i bk12: 6397a 360399i bk13: 6388a 361950i bk14: 6410a 357487i bk15: 6414a 355109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473935
Row_Buffer_Locality_read = 0.508351
Row_Buffer_Locality_write = 0.288972
Bank_Level_Parallism = 10.805231
Bank_Level_Parallism_Col = 6.164707
Bank_Level_Parallism_Ready = 2.125486
write_to_read_ratio_blp_rw_average = 0.457442
GrpLevelPara = 3.166959 

BW Util details:
bwutil = 0.259472 
total_CMD = 581141 
util_bw = 150790 
Wasted_Col = 173011 
Wasted_Row = 14533 
Idle = 242807 

BW Util Bottlenecks: 
RCDc_limit = 333084 
RCDWRc_limit = 69497 
WTRc_limit = 92511 
RTWc_limit = 518630 
CCDLc_limit = 104043 
rwq = 0 
CCDLc_limit_alone = 62907 
WTRc_limit_alone = 84903 
RTWc_limit_alone = 485102 

Commands details: 
total_CMD = 581141 
n_nop = 361218 
Read = 103220 
Write = 0 
L2_Alloc = 0 
L2_WB = 47570 
n_act = 64404 
n_pre = 64388 
n_ref = 0 
n_req = 122426 
total_req = 150790 

Dual Bus Interface Util: 
issued_total_row = 128792 
issued_total_col = 150790 
Row_Bus_Util =  0.221619 
CoL_Bus_Util = 0.259472 
Either_Row_CoL_Bus_Util = 0.378433 
Issued_on_Two_Bus_Simul_Util = 0.102658 
issued_two_Eff = 0.271272 
queue_avg = 24.288664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2887
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361681 n_act=64191 n_pre=64175 n_ref_event=0 n_req=121959 n_rd=102886 n_rd_L2_A=0 n_write=0 n_wr_bk=47498 bw_util=0.2588
n_activity=355695 dram_eff=0.4228
bk0: 6639a 356780i bk1: 6599a 357502i bk2: 6431a 361902i bk3: 6468a 361224i bk4: 6213a 371836i bk5: 6213a 371994i bk6: 6379a 356879i bk7: 6290a 355785i bk8: 6551a 356820i bk9: 6542a 355471i bk10: 6442a 358700i bk11: 6534a 356135i bk12: 6429a 362184i bk13: 6456a 359073i bk14: 6375a 354943i bk15: 6325a 353843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473667
Row_Buffer_Locality_read = 0.507630
Row_Buffer_Locality_write = 0.290463
Bank_Level_Parallism = 10.911109
Bank_Level_Parallism_Col = 6.228639
Bank_Level_Parallism_Ready = 2.123710
write_to_read_ratio_blp_rw_average = 0.462065
GrpLevelPara = 3.188341 

BW Util details:
bwutil = 0.258774 
total_CMD = 581141 
util_bw = 150384 
Wasted_Col = 172716 
Wasted_Row = 13176 
Idle = 244865 

BW Util Bottlenecks: 
RCDc_limit = 333166 
RCDWRc_limit = 69092 
WTRc_limit = 92952 
RTWc_limit = 528478 
CCDLc_limit = 104679 
rwq = 0 
CCDLc_limit_alone = 63021 
WTRc_limit_alone = 85057 
RTWc_limit_alone = 494715 

Commands details: 
total_CMD = 581141 
n_nop = 361681 
Read = 102886 
Write = 0 
L2_Alloc = 0 
L2_WB = 47498 
n_act = 64191 
n_pre = 64175 
n_ref = 0 
n_req = 121959 
total_req = 150384 

Dual Bus Interface Util: 
issued_total_row = 128366 
issued_total_col = 150384 
Row_Bus_Util =  0.220886 
CoL_Bus_Util = 0.258774 
Either_Row_CoL_Bus_Util = 0.377636 
Issued_on_Two_Bus_Simul_Util = 0.102023 
issued_two_Eff = 0.270163 
queue_avg = 24.222252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2223
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=359582 n_act=64962 n_pre=64946 n_ref_event=0 n_req=123661 n_rd=104247 n_rd_L2_A=0 n_write=0 n_wr_bk=48146 bw_util=0.2622
n_activity=355927 dram_eff=0.4282
bk0: 6808a 353575i bk1: 6755a 350220i bk2: 6482a 357419i bk3: 6487a 360589i bk4: 6382a 363993i bk5: 6335a 366021i bk6: 6313a 353581i bk7: 6400a 349091i bk8: 6562a 350926i bk9: 6646a 348238i bk10: 6564a 352957i bk11: 6571a 350178i bk12: 6456a 353266i bk13: 6494a 354305i bk14: 6506a 351612i bk15: 6486a 353674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474677
Row_Buffer_Locality_read = 0.508379
Row_Buffer_Locality_write = 0.293706
Bank_Level_Parallism = 11.164585
Bank_Level_Parallism_Col = 6.367215
Bank_Level_Parallism_Ready = 2.173538
write_to_read_ratio_blp_rw_average = 0.464547
GrpLevelPara = 3.228325 

BW Util details:
bwutil = 0.262231 
total_CMD = 581141 
util_bw = 152393 
Wasted_Col = 170863 
Wasted_Row = 12831 
Idle = 245054 

BW Util Bottlenecks: 
RCDc_limit = 334632 
RCDWRc_limit = 69447 
WTRc_limit = 95114 
RTWc_limit = 543027 
CCDLc_limit = 105754 
rwq = 0 
CCDLc_limit_alone = 62578 
WTRc_limit_alone = 86836 
RTWc_limit_alone = 508129 

Commands details: 
total_CMD = 581141 
n_nop = 359582 
Read = 104247 
Write = 0 
L2_Alloc = 0 
L2_WB = 48146 
n_act = 64962 
n_pre = 64946 
n_ref = 0 
n_req = 123661 
total_req = 152393 

Dual Bus Interface Util: 
issued_total_row = 129908 
issued_total_col = 152393 
Row_Bus_Util =  0.223540 
CoL_Bus_Util = 0.262231 
Either_Row_CoL_Bus_Util = 0.381248 
Issued_on_Two_Bus_Simul_Util = 0.104522 
issued_two_Eff = 0.274157 
queue_avg = 25.561125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5611
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=359142 n_act=65685 n_pre=65669 n_ref_event=0 n_req=122769 n_rd=103420 n_rd_L2_A=0 n_write=0 n_wr_bk=48005 bw_util=0.2606
n_activity=354924 dram_eff=0.4266
bk0: 6689a 350645i bk1: 6605a 352600i bk2: 6486a 358029i bk3: 6524a 353727i bk4: 6275a 365027i bk5: 6281a 367544i bk6: 6292a 350343i bk7: 6361a 352922i bk8: 6561a 352477i bk9: 6622a 347127i bk10: 6521a 350547i bk11: 6399a 359222i bk12: 6417a 353032i bk13: 6461a 353626i bk14: 6519a 350751i bk15: 6407a 358028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464971
Row_Buffer_Locality_read = 0.496906
Row_Buffer_Locality_write = 0.294279
Bank_Level_Parallism = 11.144935
Bank_Level_Parallism_Col = 6.251670
Bank_Level_Parallism_Ready = 2.122331
write_to_read_ratio_blp_rw_average = 0.461455
GrpLevelPara = 3.211734 

BW Util details:
bwutil = 0.260565 
total_CMD = 581141 
util_bw = 151425 
Wasted_Col = 173109 
Wasted_Row = 11527 
Idle = 245080 

BW Util Bottlenecks: 
RCDc_limit = 342280 
RCDWRc_limit = 70462 
WTRc_limit = 94029 
RTWc_limit = 536501 
CCDLc_limit = 105509 
rwq = 0 
CCDLc_limit_alone = 63778 
WTRc_limit_alone = 86252 
RTWc_limit_alone = 502547 

Commands details: 
total_CMD = 581141 
n_nop = 359142 
Read = 103420 
Write = 0 
L2_Alloc = 0 
L2_WB = 48005 
n_act = 65685 
n_pre = 65669 
n_ref = 0 
n_req = 122769 
total_req = 151425 

Dual Bus Interface Util: 
issued_total_row = 131354 
issued_total_col = 151425 
Row_Bus_Util =  0.226028 
CoL_Bus_Util = 0.260565 
Either_Row_CoL_Bus_Util = 0.382005 
Issued_on_Two_Bus_Simul_Util = 0.104587 
issued_two_Eff = 0.273785 
queue_avg = 25.105570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1056
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360576 n_act=64571 n_pre=64555 n_ref_event=0 n_req=123297 n_rd=103922 n_rd_L2_A=0 n_write=0 n_wr_bk=47907 bw_util=0.2613
n_activity=355210 dram_eff=0.4274
bk0: 6624a 356060i bk1: 6702a 357086i bk2: 6494a 362937i bk3: 6494a 363750i bk4: 6378a 367658i bk5: 6325a 370703i bk6: 6295a 358273i bk7: 6403a 355057i bk8: 6533a 355699i bk9: 6661a 353517i bk10: 6503a 356695i bk11: 6473a 356766i bk12: 6476a 356762i bk13: 6452a 360286i bk14: 6566a 353807i bk15: 6543a 355658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476297
Row_Buffer_Locality_read = 0.511056
Row_Buffer_Locality_write = 0.289858
Bank_Level_Parallism = 10.973036
Bank_Level_Parallism_Col = 6.245630
Bank_Level_Parallism_Ready = 2.143833
write_to_read_ratio_blp_rw_average = 0.458321
GrpLevelPara = 3.195839 

BW Util details:
bwutil = 0.261260 
total_CMD = 581141 
util_bw = 151829 
Wasted_Col = 170576 
Wasted_Row = 13039 
Idle = 245697 

BW Util Bottlenecks: 
RCDc_limit = 331453 
RCDWRc_limit = 69309 
WTRc_limit = 94160 
RTWc_limit = 522685 
CCDLc_limit = 103929 
rwq = 0 
CCDLc_limit_alone = 62467 
WTRc_limit_alone = 86223 
RTWc_limit_alone = 489160 

Commands details: 
total_CMD = 581141 
n_nop = 360576 
Read = 103922 
Write = 0 
L2_Alloc = 0 
L2_WB = 47907 
n_act = 64571 
n_pre = 64555 
n_ref = 0 
n_req = 123297 
total_req = 151829 

Dual Bus Interface Util: 
issued_total_row = 129126 
issued_total_col = 151829 
Row_Bus_Util =  0.222194 
CoL_Bus_Util = 0.261260 
Either_Row_CoL_Bus_Util = 0.379538 
Issued_on_Two_Bus_Simul_Util = 0.103916 
issued_two_Eff = 0.273797 
queue_avg = 24.698904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6989
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360406 n_act=64688 n_pre=64672 n_ref_event=0 n_req=122846 n_rd=103477 n_rd_L2_A=0 n_write=0 n_wr_bk=48109 bw_util=0.2608
n_activity=356973 dram_eff=0.4246
bk0: 6626a 355353i bk1: 6731a 353645i bk2: 6551a 361508i bk3: 6533a 364404i bk4: 6229a 374729i bk5: 6293a 375275i bk6: 6278a 354091i bk7: 6347a 359398i bk8: 6558a 352231i bk9: 6500a 354677i bk10: 6539a 358608i bk11: 6465a 355487i bk12: 6395a 357916i bk13: 6376a 359973i bk14: 6550a 356446i bk15: 6506a 355933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473422
Row_Buffer_Locality_read = 0.507021
Row_Buffer_Locality_write = 0.293923
Bank_Level_Parallism = 10.913877
Bank_Level_Parallism_Col = 6.173775
Bank_Level_Parallism_Ready = 2.126575
write_to_read_ratio_blp_rw_average = 0.451812
GrpLevelPara = 3.178071 

BW Util details:
bwutil = 0.260842 
total_CMD = 581141 
util_bw = 151586 
Wasted_Col = 171146 
Wasted_Row = 13668 
Idle = 244741 

BW Util Bottlenecks: 
RCDc_limit = 332493 
RCDWRc_limit = 69679 
WTRc_limit = 92300 
RTWc_limit = 513775 
CCDLc_limit = 103321 
rwq = 0 
CCDLc_limit_alone = 62411 
WTRc_limit_alone = 84127 
RTWc_limit_alone = 481038 

Commands details: 
total_CMD = 581141 
n_nop = 360406 
Read = 103477 
Write = 0 
L2_Alloc = 0 
L2_WB = 48109 
n_act = 64688 
n_pre = 64672 
n_ref = 0 
n_req = 122846 
total_req = 151586 

Dual Bus Interface Util: 
issued_total_row = 129360 
issued_total_col = 151586 
Row_Bus_Util =  0.222597 
CoL_Bus_Util = 0.260842 
Either_Row_CoL_Bus_Util = 0.379830 
Issued_on_Two_Bus_Simul_Util = 0.103608 
issued_two_Eff = 0.272775 
queue_avg = 24.644470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6445
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361323 n_act=64424 n_pre=64408 n_ref_event=0 n_req=122456 n_rd=103135 n_rd_L2_A=0 n_write=0 n_wr_bk=47733 bw_util=0.2596
n_activity=355729 dram_eff=0.4241
bk0: 6619a 358176i bk1: 6668a 355251i bk2: 6458a 362351i bk3: 6536a 363960i bk4: 6320a 372094i bk5: 6304a 372548i bk6: 6178a 360761i bk7: 6244a 356183i bk8: 6470a 355372i bk9: 6606a 356545i bk10: 6541a 360889i bk11: 6505a 355753i bk12: 6479a 360397i bk13: 6371a 359836i bk14: 6410a 357711i bk15: 6426a 357588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473901
Row_Buffer_Locality_read = 0.508663
Row_Buffer_Locality_write = 0.288339
Bank_Level_Parallism = 10.870998
Bank_Level_Parallism_Col = 6.163725
Bank_Level_Parallism_Ready = 2.132301
write_to_read_ratio_blp_rw_average = 0.453110
GrpLevelPara = 3.161074 

BW Util details:
bwutil = 0.259607 
total_CMD = 581141 
util_bw = 150868 
Wasted_Col = 171927 
Wasted_Row = 13448 
Idle = 244898 

BW Util Bottlenecks: 
RCDc_limit = 330619 
RCDWRc_limit = 70027 
WTRc_limit = 94569 
RTWc_limit = 510367 
CCDLc_limit = 103743 
rwq = 0 
CCDLc_limit_alone = 63020 
WTRc_limit_alone = 86290 
RTWc_limit_alone = 477923 

Commands details: 
total_CMD = 581141 
n_nop = 361323 
Read = 103135 
Write = 0 
L2_Alloc = 0 
L2_WB = 47733 
n_act = 64424 
n_pre = 64408 
n_ref = 0 
n_req = 122456 
total_req = 150868 

Dual Bus Interface Util: 
issued_total_row = 128832 
issued_total_col = 150868 
Row_Bus_Util =  0.221688 
CoL_Bus_Util = 0.259607 
Either_Row_CoL_Bus_Util = 0.378252 
Issued_on_Two_Bus_Simul_Util = 0.103042 
issued_two_Eff = 0.272416 
queue_avg = 24.156246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1562
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360828 n_act=64485 n_pre=64469 n_ref_event=0 n_req=122819 n_rd=103513 n_rd_L2_A=0 n_write=0 n_wr_bk=47866 bw_util=0.2605
n_activity=356162 dram_eff=0.425
bk0: 6670a 362351i bk1: 6650a 355492i bk2: 6494a 362890i bk3: 6471a 361424i bk4: 6358a 375130i bk5: 6261a 369347i bk6: 6331a 359044i bk7: 6333a 357240i bk8: 6609a 350929i bk9: 6547a 352419i bk10: 6482a 356676i bk11: 6551a 357799i bk12: 6414a 357349i bk13: 6436a 360493i bk14: 6487a 358639i bk15: 6419a 358079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474959
Row_Buffer_Locality_read = 0.508680
Row_Buffer_Locality_write = 0.294157
Bank_Level_Parallism = 10.904265
Bank_Level_Parallism_Col = 6.193027
Bank_Level_Parallism_Ready = 2.125209
write_to_read_ratio_blp_rw_average = 0.459473
GrpLevelPara = 3.182156 

BW Util details:
bwutil = 0.260486 
total_CMD = 581141 
util_bw = 151379 
Wasted_Col = 171552 
Wasted_Row = 13247 
Idle = 244963 

BW Util Bottlenecks: 
RCDc_limit = 331505 
RCDWRc_limit = 69052 
WTRc_limit = 93810 
RTWc_limit = 517677 
CCDLc_limit = 104298 
rwq = 0 
CCDLc_limit_alone = 62485 
WTRc_limit_alone = 85927 
RTWc_limit_alone = 483747 

Commands details: 
total_CMD = 581141 
n_nop = 360828 
Read = 103513 
Write = 0 
L2_Alloc = 0 
L2_WB = 47866 
n_act = 64485 
n_pre = 64469 
n_ref = 0 
n_req = 122819 
total_req = 151379 

Dual Bus Interface Util: 
issued_total_row = 128954 
issued_total_col = 151379 
Row_Bus_Util =  0.221898 
CoL_Bus_Util = 0.260486 
Either_Row_CoL_Bus_Util = 0.379104 
Issued_on_Two_Bus_Simul_Util = 0.103280 
issued_two_Eff = 0.272431 
queue_avg = 24.593990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.594
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=359689 n_act=64954 n_pre=64938 n_ref_event=0 n_req=123655 n_rd=104160 n_rd_L2_A=0 n_write=0 n_wr_bk=48239 bw_util=0.2622
n_activity=356192 dram_eff=0.4279
bk0: 6643a 353278i bk1: 6593a 353831i bk2: 6541a 354085i bk3: 6511a 359728i bk4: 6377a 367074i bk5: 6358a 370339i bk6: 6325a 355319i bk7: 6342a 353857i bk8: 6656a 350820i bk9: 6607a 352869i bk10: 6585a 351647i bk11: 6667a 354912i bk12: 6479a 361582i bk13: 6430a 355998i bk14: 6512a 350497i bk15: 6534a 357436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474716
Row_Buffer_Locality_read = 0.507268
Row_Buffer_Locality_write = 0.300795
Bank_Level_Parallism = 11.052279
Bank_Level_Parallism_Col = 6.275145
Bank_Level_Parallism_Ready = 2.146445
write_to_read_ratio_blp_rw_average = 0.455419
GrpLevelPara = 3.196717 

BW Util details:
bwutil = 0.262241 
total_CMD = 581141 
util_bw = 152399 
Wasted_Col = 170957 
Wasted_Row = 13103 
Idle = 244682 

BW Util Bottlenecks: 
RCDc_limit = 334903 
RCDWRc_limit = 68793 
WTRc_limit = 92644 
RTWc_limit = 529201 
CCDLc_limit = 104313 
rwq = 0 
CCDLc_limit_alone = 63124 
WTRc_limit_alone = 84935 
RTWc_limit_alone = 495721 

Commands details: 
total_CMD = 581141 
n_nop = 359689 
Read = 104160 
Write = 0 
L2_Alloc = 0 
L2_WB = 48239 
n_act = 64954 
n_pre = 64938 
n_ref = 0 
n_req = 123655 
total_req = 152399 

Dual Bus Interface Util: 
issued_total_row = 129892 
issued_total_col = 152399 
Row_Bus_Util =  0.223512 
CoL_Bus_Util = 0.262241 
Either_Row_CoL_Bus_Util = 0.381064 
Issued_on_Two_Bus_Simul_Util = 0.104689 
issued_two_Eff = 0.274728 
queue_avg = 25.043924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0439
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361045 n_act=64294 n_pre=64278 n_ref_event=0 n_req=122634 n_rd=103179 n_rd_L2_A=0 n_write=0 n_wr_bk=48124 bw_util=0.2604
n_activity=356346 dram_eff=0.4246
bk0: 6660a 355575i bk1: 6632a 356330i bk2: 6512a 362816i bk3: 6470a 366447i bk4: 6305a 373828i bk5: 6336a 367548i bk6: 6228a 357156i bk7: 6269a 358002i bk8: 6565a 355925i bk9: 6474a 358944i bk10: 6524a 354578i bk11: 6620a 356743i bk12: 6453a 360523i bk13: 6304a 363315i bk14: 6417a 360173i bk15: 6410a 359321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475725
Row_Buffer_Locality_read = 0.510937
Row_Buffer_Locality_write = 0.288975
Bank_Level_Parallism = 10.856364
Bank_Level_Parallism_Col = 6.180973
Bank_Level_Parallism_Ready = 2.125430
write_to_read_ratio_blp_rw_average = 0.455275
GrpLevelPara = 3.175429 

BW Util details:
bwutil = 0.260355 
total_CMD = 581141 
util_bw = 151303 
Wasted_Col = 171225 
Wasted_Row = 14018 
Idle = 244595 

BW Util Bottlenecks: 
RCDc_limit = 328862 
RCDWRc_limit = 70069 
WTRc_limit = 94395 
RTWc_limit = 514487 
CCDLc_limit = 102524 
rwq = 0 
CCDLc_limit_alone = 61833 
WTRc_limit_alone = 86530 
RTWc_limit_alone = 481661 

Commands details: 
total_CMD = 581141 
n_nop = 361045 
Read = 103179 
Write = 0 
L2_Alloc = 0 
L2_WB = 48124 
n_act = 64294 
n_pre = 64278 
n_ref = 0 
n_req = 122634 
total_req = 151303 

Dual Bus Interface Util: 
issued_total_row = 128572 
issued_total_col = 151303 
Row_Bus_Util =  0.221241 
CoL_Bus_Util = 0.260355 
Either_Row_CoL_Bus_Util = 0.378731 
Issued_on_Two_Bus_Simul_Util = 0.102865 
issued_two_Eff = 0.271604 
queue_avg = 23.814707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8147
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=359912 n_act=65079 n_pre=65063 n_ref_event=0 n_req=122809 n_rd=103456 n_rd_L2_A=0 n_write=0 n_wr_bk=47857 bw_util=0.2604
n_activity=357507 dram_eff=0.4232
bk0: 6663a 352361i bk1: 6579a 354371i bk2: 6460a 359450i bk3: 6596a 360472i bk4: 6268a 367601i bk5: 6307a 364169i bk6: 6250a 355583i bk7: 6364a 354909i bk8: 6596a 351817i bk9: 6624a 353313i bk10: 6458a 355101i bk11: 6542a 351829i bk12: 6473a 357044i bk13: 6443a 359269i bk14: 6386a 356533i bk15: 6447a 358407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470080
Row_Buffer_Locality_read = 0.503799
Row_Buffer_Locality_write = 0.289826
Bank_Level_Parallism = 10.976135
Bank_Level_Parallism_Col = 6.216386
Bank_Level_Parallism_Ready = 2.132540
write_to_read_ratio_blp_rw_average = 0.459318
GrpLevelPara = 3.172751 

BW Util details:
bwutil = 0.260372 
total_CMD = 581141 
util_bw = 151313 
Wasted_Col = 173591 
Wasted_Row = 12996 
Idle = 243241 

BW Util Bottlenecks: 
RCDc_limit = 337365 
RCDWRc_limit = 70379 
WTRc_limit = 92058 
RTWc_limit = 531673 
CCDLc_limit = 105505 
rwq = 0 
CCDLc_limit_alone = 63685 
WTRc_limit_alone = 84355 
RTWc_limit_alone = 497556 

Commands details: 
total_CMD = 581141 
n_nop = 359912 
Read = 103456 
Write = 0 
L2_Alloc = 0 
L2_WB = 47857 
n_act = 65079 
n_pre = 65063 
n_ref = 0 
n_req = 122809 
total_req = 151313 

Dual Bus Interface Util: 
issued_total_row = 130142 
issued_total_col = 151313 
Row_Bus_Util =  0.223942 
CoL_Bus_Util = 0.260372 
Either_Row_CoL_Bus_Util = 0.380680 
Issued_on_Two_Bus_Simul_Util = 0.103634 
issued_two_Eff = 0.272234 
queue_avg = 24.544676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5447
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=359624 n_act=65522 n_pre=65506 n_ref_event=0 n_req=123227 n_rd=103848 n_rd_L2_A=0 n_write=0 n_wr_bk=47997 bw_util=0.2613
n_activity=355552 dram_eff=0.4271
bk0: 6636a 347608i bk1: 6594a 346248i bk2: 6507a 354987i bk3: 6600a 353498i bk4: 6311a 359696i bk5: 6311a 359547i bk6: 6377a 353344i bk7: 6336a 351212i bk8: 6580a 345618i bk9: 6624a 349206i bk10: 6545a 352402i bk11: 6601a 348799i bk12: 6528a 352752i bk13: 6464a 351327i bk14: 6364a 353184i bk15: 6470a 350700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468282
Row_Buffer_Locality_read = 0.498767
Row_Buffer_Locality_write = 0.304918
Bank_Level_Parallism = 11.292130
Bank_Level_Parallism_Col = 6.385917
Bank_Level_Parallism_Ready = 2.171201
write_to_read_ratio_blp_rw_average = 0.456510
GrpLevelPara = 3.218270 

BW Util details:
bwutil = 0.261288 
total_CMD = 581141 
util_bw = 151845 
Wasted_Col = 170846 
Wasted_Row = 13061 
Idle = 245389 

BW Util Bottlenecks: 
RCDc_limit = 341891 
RCDWRc_limit = 67739 
WTRc_limit = 91170 
RTWc_limit = 540116 
CCDLc_limit = 106070 
rwq = 0 
CCDLc_limit_alone = 63802 
WTRc_limit_alone = 83419 
RTWc_limit_alone = 505599 

Commands details: 
total_CMD = 581141 
n_nop = 359624 
Read = 103848 
Write = 0 
L2_Alloc = 0 
L2_WB = 47997 
n_act = 65522 
n_pre = 65506 
n_ref = 0 
n_req = 123227 
total_req = 151845 

Dual Bus Interface Util: 
issued_total_row = 131028 
issued_total_col = 151845 
Row_Bus_Util =  0.225467 
CoL_Bus_Util = 0.261288 
Either_Row_CoL_Bus_Util = 0.381176 
Issued_on_Two_Bus_Simul_Util = 0.105579 
issued_two_Eff = 0.276981 
queue_avg = 26.338795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3388
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361896 n_act=63953 n_pre=63937 n_ref_event=0 n_req=122284 n_rd=103106 n_rd_L2_A=0 n_write=0 n_wr_bk=47614 bw_util=0.2594
n_activity=356342 dram_eff=0.423
bk0: 6695a 356639i bk1: 6616a 361091i bk2: 6457a 363797i bk3: 6392a 366659i bk4: 6202a 371972i bk5: 6201a 369719i bk6: 6288a 357230i bk7: 6380a 355343i bk8: 6583a 361554i bk9: 6570a 356864i bk10: 6534a 355043i bk11: 6470a 359637i bk12: 6441a 361206i bk13: 6374a 361059i bk14: 6449a 362685i bk15: 6454a 360295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477013
Row_Buffer_Locality_read = 0.512085
Row_Buffer_Locality_write = 0.288456
Bank_Level_Parallism = 10.831549
Bank_Level_Parallism_Col = 6.176842
Bank_Level_Parallism_Ready = 2.150252
write_to_read_ratio_blp_rw_average = 0.456932
GrpLevelPara = 3.176453 

BW Util details:
bwutil = 0.259352 
total_CMD = 581141 
util_bw = 150720 
Wasted_Col = 171907 
Wasted_Row = 13405 
Idle = 245109 

BW Util Bottlenecks: 
RCDc_limit = 328079 
RCDWRc_limit = 69668 
WTRc_limit = 91253 
RTWc_limit = 521322 
CCDLc_limit = 103480 
rwq = 0 
CCDLc_limit_alone = 62231 
WTRc_limit_alone = 83432 
RTWc_limit_alone = 487894 

Commands details: 
total_CMD = 581141 
n_nop = 361896 
Read = 103106 
Write = 0 
L2_Alloc = 0 
L2_WB = 47614 
n_act = 63953 
n_pre = 63937 
n_ref = 0 
n_req = 122284 
total_req = 150720 

Dual Bus Interface Util: 
issued_total_row = 127890 
issued_total_col = 150720 
Row_Bus_Util =  0.220067 
CoL_Bus_Util = 0.259352 
Either_Row_CoL_Bus_Util = 0.377266 
Issued_on_Two_Bus_Simul_Util = 0.102152 
issued_two_Eff = 0.270770 
queue_avg = 23.944849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9448
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360966 n_act=64509 n_pre=64493 n_ref_event=0 n_req=122564 n_rd=103263 n_rd_L2_A=0 n_write=0 n_wr_bk=47694 bw_util=0.2598
n_activity=355524 dram_eff=0.4246
bk0: 6608a 355787i bk1: 6559a 356777i bk2: 6515a 358846i bk3: 6503a 362498i bk4: 6267a 370041i bk5: 6310a 369691i bk6: 6290a 357118i bk7: 6292a 353122i bk8: 6559a 360927i bk9: 6608a 355756i bk10: 6492a 355213i bk11: 6481a 359580i bk12: 6509a 355245i bk13: 6413a 358347i bk14: 6436a 359363i bk15: 6421a 356914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473671
Row_Buffer_Locality_read = 0.509389
Row_Buffer_Locality_write = 0.282576
Bank_Level_Parallism = 10.949275
Bank_Level_Parallism_Col = 6.226490
Bank_Level_Parallism_Ready = 2.151202
write_to_read_ratio_blp_rw_average = 0.458812
GrpLevelPara = 3.189841 

BW Util details:
bwutil = 0.259760 
total_CMD = 581141 
util_bw = 150957 
Wasted_Col = 171548 
Wasted_Row = 13188 
Idle = 245448 

BW Util Bottlenecks: 
RCDc_limit = 332202 
RCDWRc_limit = 70245 
WTRc_limit = 92005 
RTWc_limit = 526581 
CCDLc_limit = 103381 
rwq = 0 
CCDLc_limit_alone = 62129 
WTRc_limit_alone = 84442 
RTWc_limit_alone = 492892 

Commands details: 
total_CMD = 581141 
n_nop = 360966 
Read = 103263 
Write = 0 
L2_Alloc = 0 
L2_WB = 47694 
n_act = 64509 
n_pre = 64493 
n_ref = 0 
n_req = 122564 
total_req = 150957 

Dual Bus Interface Util: 
issued_total_row = 129002 
issued_total_col = 150957 
Row_Bus_Util =  0.221981 
CoL_Bus_Util = 0.259760 
Either_Row_CoL_Bus_Util = 0.378867 
Issued_on_Two_Bus_Simul_Util = 0.102873 
issued_two_Eff = 0.271529 
queue_avg = 24.257145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2571
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360943 n_act=64349 n_pre=64333 n_ref_event=0 n_req=122919 n_rd=103548 n_rd_L2_A=0 n_write=0 n_wr_bk=48073 bw_util=0.2609
n_activity=354529 dram_eff=0.4277
bk0: 6614a 360114i bk1: 6745a 352489i bk2: 6454a 364100i bk3: 6553a 363746i bk4: 6279a 371541i bk5: 6248a 373055i bk6: 6322a 357720i bk7: 6332a 355787i bk8: 6549a 355886i bk9: 6670a 355871i bk10: 6459a 360255i bk11: 6551a 354697i bk12: 6397a 357466i bk13: 6407a 356445i bk14: 6507a 353360i bk15: 6461a 358198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476493
Row_Buffer_Locality_read = 0.510411
Row_Buffer_Locality_write = 0.295184
Bank_Level_Parallism = 10.951257
Bank_Level_Parallism_Col = 6.214534
Bank_Level_Parallism_Ready = 2.163111
write_to_read_ratio_blp_rw_average = 0.453256
GrpLevelPara = 3.167867 

BW Util details:
bwutil = 0.260902 
total_CMD = 581141 
util_bw = 151621 
Wasted_Col = 170795 
Wasted_Row = 12746 
Idle = 245979 

BW Util Bottlenecks: 
RCDc_limit = 330658 
RCDWRc_limit = 69284 
WTRc_limit = 95178 
RTWc_limit = 513904 
CCDLc_limit = 103409 
rwq = 0 
CCDLc_limit_alone = 62052 
WTRc_limit_alone = 86872 
RTWc_limit_alone = 480853 

Commands details: 
total_CMD = 581141 
n_nop = 360943 
Read = 103548 
Write = 0 
L2_Alloc = 0 
L2_WB = 48073 
n_act = 64349 
n_pre = 64333 
n_ref = 0 
n_req = 122919 
total_req = 151621 

Dual Bus Interface Util: 
issued_total_row = 128682 
issued_total_col = 151621 
Row_Bus_Util =  0.221430 
CoL_Bus_Util = 0.260902 
Either_Row_CoL_Bus_Util = 0.378906 
Issued_on_Two_Bus_Simul_Util = 0.103426 
issued_two_Eff = 0.272959 
queue_avg = 24.286484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2865
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360998 n_act=64481 n_pre=64465 n_ref_event=0 n_req=122592 n_rd=103256 n_rd_L2_A=0 n_write=0 n_wr_bk=47967 bw_util=0.2602
n_activity=356621 dram_eff=0.424
bk0: 6596a 358503i bk1: 6694a 355221i bk2: 6451a 359773i bk3: 6413a 360927i bk4: 6199a 373289i bk5: 6277a 373554i bk6: 6333a 358657i bk7: 6404a 351470i bk8: 6460a 357853i bk9: 6509a 356864i bk10: 6536a 354757i bk11: 6566a 355720i bk12: 6455a 355543i bk13: 6374a 359911i bk14: 6496a 355895i bk15: 6493a 355879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474019
Row_Buffer_Locality_read = 0.509423
Row_Buffer_Locality_write = 0.284961
Bank_Level_Parallism = 10.902760
Bank_Level_Parallism_Col = 6.200360
Bank_Level_Parallism_Ready = 2.150929
write_to_read_ratio_blp_rw_average = 0.458495
GrpLevelPara = 3.169844 

BW Util details:
bwutil = 0.260217 
total_CMD = 581141 
util_bw = 151223 
Wasted_Col = 172642 
Wasted_Row = 13392 
Idle = 243884 

BW Util Bottlenecks: 
RCDc_limit = 330971 
RCDWRc_limit = 70840 
WTRc_limit = 93132 
RTWc_limit = 525025 
CCDLc_limit = 104823 
rwq = 0 
CCDLc_limit_alone = 63368 
WTRc_limit_alone = 84949 
RTWc_limit_alone = 491753 

Commands details: 
total_CMD = 581141 
n_nop = 360998 
Read = 103256 
Write = 0 
L2_Alloc = 0 
L2_WB = 47967 
n_act = 64481 
n_pre = 64465 
n_ref = 0 
n_req = 122592 
total_req = 151223 

Dual Bus Interface Util: 
issued_total_row = 128946 
issued_total_col = 151223 
Row_Bus_Util =  0.221884 
CoL_Bus_Util = 0.260217 
Either_Row_CoL_Bus_Util = 0.378812 
Issued_on_Two_Bus_Simul_Util = 0.103290 
issued_two_Eff = 0.272668 
queue_avg = 24.250107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2501
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=360592 n_act=64432 n_pre=64416 n_ref_event=0 n_req=123146 n_rd=103757 n_rd_L2_A=0 n_write=0 n_wr_bk=48094 bw_util=0.2613
n_activity=355071 dram_eff=0.4277
bk0: 6704a 352932i bk1: 6699a 354523i bk2: 6476a 361279i bk3: 6405a 365956i bk4: 6277a 369264i bk5: 6333a 367409i bk6: 6344a 352958i bk7: 6320a 358081i bk8: 6558a 358014i bk9: 6561a 354672i bk10: 6552a 355901i bk11: 6506a 357364i bk12: 6532a 352707i bk13: 6481a 358140i bk14: 6473a 358062i bk15: 6536a 355080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476784
Row_Buffer_Locality_read = 0.510423
Row_Buffer_Locality_write = 0.296766
Bank_Level_Parallism = 10.993382
Bank_Level_Parallism_Col = 6.251436
Bank_Level_Parallism_Ready = 2.153249
write_to_read_ratio_blp_rw_average = 0.460200
GrpLevelPara = 3.194050 

BW Util details:
bwutil = 0.261298 
total_CMD = 581141 
util_bw = 151851 
Wasted_Col = 170731 
Wasted_Row = 12989 
Idle = 245570 

BW Util Bottlenecks: 
RCDc_limit = 330496 
RCDWRc_limit = 69783 
WTRc_limit = 89441 
RTWc_limit = 526722 
CCDLc_limit = 103988 
rwq = 0 
CCDLc_limit_alone = 62593 
WTRc_limit_alone = 82054 
RTWc_limit_alone = 492714 

Commands details: 
total_CMD = 581141 
n_nop = 360592 
Read = 103757 
Write = 0 
L2_Alloc = 0 
L2_WB = 48094 
n_act = 64432 
n_pre = 64416 
n_ref = 0 
n_req = 123146 
total_req = 151851 

Dual Bus Interface Util: 
issued_total_row = 128848 
issued_total_col = 151851 
Row_Bus_Util =  0.221716 
CoL_Bus_Util = 0.261298 
Either_Row_CoL_Bus_Util = 0.379510 
Issued_on_Two_Bus_Simul_Util = 0.103503 
issued_two_Eff = 0.272729 
queue_avg = 24.718010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.718
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=362459 n_act=63803 n_pre=63787 n_ref_event=0 n_req=122390 n_rd=103126 n_rd_L2_A=0 n_write=0 n_wr_bk=47798 bw_util=0.2597
n_activity=354953 dram_eff=0.4252
bk0: 6528a 360968i bk1: 6614a 361377i bk2: 6512a 357234i bk3: 6390a 368128i bk4: 6212a 377877i bk5: 6201a 374386i bk6: 6244a 359994i bk7: 6349a 357858i bk8: 6545a 360101i bk9: 6709a 353859i bk10: 6575a 360151i bk11: 6496a 354899i bk12: 6344a 360462i bk13: 6395a 362940i bk14: 6561a 354294i bk15: 6451a 358051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478691
Row_Buffer_Locality_read = 0.513450
Row_Buffer_Locality_write = 0.292618
Bank_Level_Parallism = 10.869863
Bank_Level_Parallism_Col = 6.198931
Bank_Level_Parallism_Ready = 2.153799
write_to_read_ratio_blp_rw_average = 0.454818
GrpLevelPara = 3.170683 

BW Util details:
bwutil = 0.259703 
total_CMD = 581141 
util_bw = 150924 
Wasted_Col = 170166 
Wasted_Row = 13603 
Idle = 246448 

BW Util Bottlenecks: 
RCDc_limit = 326156 
RCDWRc_limit = 69717 
WTRc_limit = 91052 
RTWc_limit = 515923 
CCDLc_limit = 102703 
rwq = 0 
CCDLc_limit_alone = 61870 
WTRc_limit_alone = 83463 
RTWc_limit_alone = 482679 

Commands details: 
total_CMD = 581141 
n_nop = 362459 
Read = 103126 
Write = 0 
L2_Alloc = 0 
L2_WB = 47798 
n_act = 63803 
n_pre = 63787 
n_ref = 0 
n_req = 122390 
total_req = 150924 

Dual Bus Interface Util: 
issued_total_row = 127590 
issued_total_col = 150924 
Row_Bus_Util =  0.219551 
CoL_Bus_Util = 0.259703 
Either_Row_CoL_Bus_Util = 0.376298 
Issued_on_Two_Bus_Simul_Util = 0.102956 
issued_two_Eff = 0.273603 
queue_avg = 24.103678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1037
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361246 n_act=64348 n_pre=64332 n_ref_event=0 n_req=122531 n_rd=103305 n_rd_L2_A=0 n_write=0 n_wr_bk=47595 bw_util=0.2597
n_activity=356218 dram_eff=0.4236
bk0: 6653a 357497i bk1: 6649a 355627i bk2: 6453a 365764i bk3: 6379a 365092i bk4: 6333a 370955i bk5: 6259a 371357i bk6: 6353a 356486i bk7: 6280a 359193i bk8: 6517a 361278i bk9: 6613a 357150i bk10: 6547a 355756i bk11: 6493a 357849i bk12: 6424a 359281i bk13: 6466a 356189i bk14: 6450a 360190i bk15: 6436a 361269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474843
Row_Buffer_Locality_read = 0.510421
Row_Buffer_Locality_write = 0.283678
Bank_Level_Parallism = 10.872400
Bank_Level_Parallism_Col = 6.155329
Bank_Level_Parallism_Ready = 2.139417
write_to_read_ratio_blp_rw_average = 0.455098
GrpLevelPara = 3.166647 

BW Util details:
bwutil = 0.259662 
total_CMD = 581141 
util_bw = 150900 
Wasted_Col = 171078 
Wasted_Row = 13721 
Idle = 245442 

BW Util Bottlenecks: 
RCDc_limit = 330748 
RCDWRc_limit = 70158 
WTRc_limit = 91543 
RTWc_limit = 511380 
CCDLc_limit = 102421 
rwq = 0 
CCDLc_limit_alone = 62215 
WTRc_limit_alone = 83930 
RTWc_limit_alone = 478787 

Commands details: 
total_CMD = 581141 
n_nop = 361246 
Read = 103305 
Write = 0 
L2_Alloc = 0 
L2_WB = 47595 
n_act = 64348 
n_pre = 64332 
n_ref = 0 
n_req = 122531 
total_req = 150900 

Dual Bus Interface Util: 
issued_total_row = 128680 
issued_total_col = 150900 
Row_Bus_Util =  0.221426 
CoL_Bus_Util = 0.259662 
Either_Row_CoL_Bus_Util = 0.378385 
Issued_on_Two_Bus_Simul_Util = 0.102703 
issued_two_Eff = 0.271425 
queue_avg = 23.784559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7846
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581141 n_nop=361315 n_act=64249 n_pre=64233 n_ref_event=0 n_req=122647 n_rd=103334 n_rd_L2_A=0 n_write=0 n_wr_bk=48173 bw_util=0.2607
n_activity=356639 dram_eff=0.4248
bk0: 6754a 355106i bk1: 6607a 355097i bk2: 6502a 362580i bk3: 6376a 363716i bk4: 6254a 370899i bk5: 6190a 371972i bk6: 6347a 356501i bk7: 6314a 350593i bk8: 6572a 357351i bk9: 6507a 360025i bk10: 6511a 360413i bk11: 6588a 356472i bk12: 6462a 357773i bk13: 6475a 359339i bk14: 6436a 356977i bk15: 6439a 358444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476147
Row_Buffer_Locality_read = 0.511032
Row_Buffer_Locality_write = 0.289494
Bank_Level_Parallism = 10.917982
Bank_Level_Parallism_Col = 6.216343
Bank_Level_Parallism_Ready = 2.158376
write_to_read_ratio_blp_rw_average = 0.455568
GrpLevelPara = 3.175288 

BW Util details:
bwutil = 0.260706 
total_CMD = 581141 
util_bw = 151507 
Wasted_Col = 170706 
Wasted_Row = 13714 
Idle = 245214 

BW Util Bottlenecks: 
RCDc_limit = 328372 
RCDWRc_limit = 69613 
WTRc_limit = 91227 
RTWc_limit = 518433 
CCDLc_limit = 103745 
rwq = 0 
CCDLc_limit_alone = 62816 
WTRc_limit_alone = 83571 
RTWc_limit_alone = 485160 

Commands details: 
total_CMD = 581141 
n_nop = 361315 
Read = 103334 
Write = 0 
L2_Alloc = 0 
L2_WB = 48173 
n_act = 64249 
n_pre = 64233 
n_ref = 0 
n_req = 122647 
total_req = 151507 

Dual Bus Interface Util: 
issued_total_row = 128482 
issued_total_col = 151507 
Row_Bus_Util =  0.221086 
CoL_Bus_Util = 0.260706 
Either_Row_CoL_Bus_Util = 0.378266 
Issued_on_Two_Bus_Simul_Util = 0.103526 
issued_two_Eff = 0.273685 
queue_avg = 24.254017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.254

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178827, Miss = 95115, Miss_rate = 0.532, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[1]: Access = 179624, Miss = 95690, Miss_rate = 0.533, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[2]: Access = 178958, Miss = 95278, Miss_rate = 0.532, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[3]: Access = 178642, Miss = 95431, Miss_rate = 0.534, Pending_hits = 296, Reservation_fails = 552
L2_cache_bank[4]: Access = 178622, Miss = 95471, Miss_rate = 0.534, Pending_hits = 284, Reservation_fails = 526
L2_cache_bank[5]: Access = 178301, Miss = 94738, Miss_rate = 0.531, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[6]: Access = 178379, Miss = 95173, Miss_rate = 0.534, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[7]: Access = 178985, Miss = 95520, Miss_rate = 0.534, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[8]: Access = 178630, Miss = 94538, Miss_rate = 0.529, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[9]: Access = 179683, Miss = 94951, Miss_rate = 0.528, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[10]: Access = 177985, Miss = 95000, Miss_rate = 0.534, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 305564, Miss = 200417, Miss_rate = 0.656, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[12]: Access = 178424, Miss = 94905, Miss_rate = 0.532, Pending_hits = 305, Reservation_fails = 180
L2_cache_bank[13]: Access = 178202, Miss = 95010, Miss_rate = 0.533, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[14]: Access = 178458, Miss = 95086, Miss_rate = 0.533, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[15]: Access = 179300, Miss = 95750, Miss_rate = 0.534, Pending_hits = 348, Reservation_fails = 48
L2_cache_bank[16]: Access = 178722, Miss = 94709, Miss_rate = 0.530, Pending_hits = 261, Reservation_fails = 446
L2_cache_bank[17]: Access = 179159, Miss = 95136, Miss_rate = 0.531, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[18]: Access = 178046, Miss = 94173, Miss_rate = 0.529, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[19]: Access = 178399, Miss = 95197, Miss_rate = 0.534, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[20]: Access = 178083, Miss = 94451, Miss_rate = 0.530, Pending_hits = 277, Reservation_fails = 69
L2_cache_bank[21]: Access = 178325, Miss = 95008, Miss_rate = 0.533, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[22]: Access = 178116, Miss = 94130, Miss_rate = 0.528, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[23]: Access = 178796, Miss = 95725, Miss_rate = 0.535, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[24]: Access = 178085, Miss = 94630, Miss_rate = 0.531, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[25]: Access = 178777, Miss = 95417, Miss_rate = 0.534, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[26]: Access = 178137, Miss = 94238, Miss_rate = 0.529, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[27]: Access = 178471, Miss = 94969, Miss_rate = 0.532, Pending_hits = 266, Reservation_fails = 14
L2_cache_bank[28]: Access = 179038, Miss = 95512, Miss_rate = 0.533, Pending_hits = 347, Reservation_fails = 53
L2_cache_bank[29]: Access = 179022, Miss = 96605, Miss_rate = 0.540, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[30]: Access = 178168, Miss = 94771, Miss_rate = 0.532, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[31]: Access = 178860, Miss = 95782, Miss_rate = 0.536, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[32]: Access = 178517, Miss = 95250, Miss_rate = 0.534, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[33]: Access = 178956, Miss = 95362, Miss_rate = 0.533, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[34]: Access = 179057, Miss = 95680, Miss_rate = 0.534, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[35]: Access = 179243, Miss = 95310, Miss_rate = 0.532, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[36]: Access = 178642, Miss = 95134, Miss_rate = 0.533, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[37]: Access = 179150, Miss = 95111, Miss_rate = 0.531, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[38]: Access = 178350, Miss = 94873, Miss_rate = 0.532, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[39]: Access = 178982, Miss = 94968, Miss_rate = 0.531, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[40]: Access = 179001, Miss = 95707, Miss_rate = 0.535, Pending_hits = 332, Reservation_fails = 149
L2_cache_bank[41]: Access = 178879, Miss = 96301, Miss_rate = 0.538, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[42]: Access = 178737, Miss = 94989, Miss_rate = 0.531, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[43]: Access = 178845, Miss = 95669, Miss_rate = 0.535, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[44]: Access = 178218, Miss = 95018, Miss_rate = 0.533, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[45]: Access = 178759, Miss = 95424, Miss_rate = 0.534, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[46]: Access = 178580, Miss = 95747, Miss_rate = 0.536, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[47]: Access = 179238, Miss = 96795, Miss_rate = 0.540, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[48]: Access = 179203, Miss = 95243, Miss_rate = 0.531, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[49]: Access = 178390, Miss = 94497, Miss_rate = 0.530, Pending_hits = 301, Reservation_fails = 39
L2_cache_bank[50]: Access = 178270, Miss = 94995, Miss_rate = 0.533, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[51]: Access = 178578, Miss = 95073, Miss_rate = 0.532, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[52]: Access = 178956, Miss = 95207, Miss_rate = 0.532, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[53]: Access = 178804, Miss = 94726, Miss_rate = 0.530, Pending_hits = 295, Reservation_fails = 656
L2_cache_bank[54]: Access = 178669, Miss = 94790, Miss_rate = 0.531, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[55]: Access = 179474, Miss = 95081, Miss_rate = 0.530, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[56]: Access = 178561, Miss = 95263, Miss_rate = 0.534, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[57]: Access = 179167, Miss = 95635, Miss_rate = 0.534, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[58]: Access = 178476, Miss = 94642, Miss_rate = 0.530, Pending_hits = 288, Reservation_fails = 49
L2_cache_bank[59]: Access = 179004, Miss = 95122, Miss_rate = 0.531, Pending_hits = 282, Reservation_fails = 16
L2_cache_bank[60]: Access = 179080, Miss = 95103, Miss_rate = 0.531, Pending_hits = 278, Reservation_fails = 18
L2_cache_bank[61]: Access = 178442, Miss = 94831, Miss_rate = 0.531, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[62]: Access = 178513, Miss = 95090, Miss_rate = 0.533, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[63]: Access = 178732, Miss = 95261, Miss_rate = 0.533, Pending_hits = 267, Reservation_fails = 0
L2_total_cache_accesses = 11564261
L2_total_cache_misses = 6196423
L2_total_cache_miss_rate = 0.5358
L2_total_cache_pending_hits = 19618
L2_total_cache_reservation_fails = 2815
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4367748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1494922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1814613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14852
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 452023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2434865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7706987
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2652
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=11564261
icnt_total_pkts_simt_to_mem=11564261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11564261
Req_Network_cycles = 773951
Req_Network_injected_packets_per_cycle =      14.9419 
Req_Network_conflicts_per_cycle =      41.3838
Req_Network_conflicts_per_cycle_util =      51.6440
Req_Bank_Level_Parallism =      18.6463
Req_Network_in_buffer_full_per_cycle =     300.9832
Req_Network_in_buffer_avg_util =     303.1241
Req_Network_out_buffer_full_per_cycle =       0.5728
Req_Network_out_buffer_avg_util =      50.7161

Reply_Network_injected_packets_num = 11564261
Reply_Network_cycles = 773951
Reply_Network_injected_packets_per_cycle =       14.9419
Reply_Network_conflicts_per_cycle =       12.6058
Reply_Network_conflicts_per_cycle_util =      15.7889
Reply_Bank_Level_Parallism =      18.7148
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.8497
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1868
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 20 min, 9 sec (37209 sec)
gpgpu_simulation_rate = 14096 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd373c920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd373c91c..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 24 
gpu_sim_cycle = 7422
gpu_sim_insn = 17005376
gpu_ipc =    2291.2122
gpu_tot_sim_cycle = 781373
gpu_tot_sim_insn = 541515763
gpu_tot_ipc =     693.0311
gpu_tot_issued_cta = 46896
gpu_occupancy = 22.1756% 
gpu_tot_occupancy = 58.9323% 
max_total_param_size = 0
gpu_stall_dramfull = 7340280
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       4.2105
partiton_level_parallism_total  =      14.8399
partiton_level_parallism_util =      15.4321
partiton_level_parallism_util_total  =      19.5313
L2_BW  =     152.5195 GB/Sec
L2_BW_total  =     537.5612 GB/Sec
gpu_total_sim_rate=14503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 290485, Miss = 155812, Miss_rate = 0.536, Pending_hits = 3278, Reservation_fails = 7892853
	L1D_cache_core[1]: Access = 290342, Miss = 155621, Miss_rate = 0.536, Pending_hits = 3274, Reservation_fails = 7840241
	L1D_cache_core[2]: Access = 257804, Miss = 137173, Miss_rate = 0.532, Pending_hits = 2264, Reservation_fails = 7933117
	L1D_cache_core[3]: Access = 250450, Miss = 133309, Miss_rate = 0.532, Pending_hits = 2115, Reservation_fails = 7913365
	L1D_cache_core[4]: Access = 253807, Miss = 135117, Miss_rate = 0.532, Pending_hits = 2145, Reservation_fails = 7922697
	L1D_cache_core[5]: Access = 250659, Miss = 133485, Miss_rate = 0.533, Pending_hits = 2157, Reservation_fails = 7829417
	L1D_cache_core[6]: Access = 263165, Miss = 140859, Miss_rate = 0.535, Pending_hits = 2365, Reservation_fails = 7836372
	L1D_cache_core[7]: Access = 266974, Miss = 143044, Miss_rate = 0.536, Pending_hits = 2363, Reservation_fails = 7629632
	L1D_cache_core[8]: Access = 268056, Miss = 144040, Miss_rate = 0.537, Pending_hits = 2364, Reservation_fails = 7950266
	L1D_cache_core[9]: Access = 272092, Miss = 145821, Miss_rate = 0.536, Pending_hits = 2337, Reservation_fails = 7885657
	L1D_cache_core[10]: Access = 259239, Miss = 138603, Miss_rate = 0.535, Pending_hits = 2156, Reservation_fails = 7688832
	L1D_cache_core[11]: Access = 253088, Miss = 134963, Miss_rate = 0.533, Pending_hits = 2197, Reservation_fails = 7747591
	L1D_cache_core[12]: Access = 257182, Miss = 136579, Miss_rate = 0.531, Pending_hits = 2129, Reservation_fails = 7911868
	L1D_cache_core[13]: Access = 250157, Miss = 133477, Miss_rate = 0.534, Pending_hits = 2081, Reservation_fails = 7692184
	L1D_cache_core[14]: Access = 252827, Miss = 134566, Miss_rate = 0.532, Pending_hits = 2015, Reservation_fails = 7634418
	L1D_cache_core[15]: Access = 257235, Miss = 136827, Miss_rate = 0.532, Pending_hits = 2213, Reservation_fails = 7620975
	L1D_cache_core[16]: Access = 255075, Miss = 135122, Miss_rate = 0.530, Pending_hits = 2046, Reservation_fails = 7571395
	L1D_cache_core[17]: Access = 250895, Miss = 133439, Miss_rate = 0.532, Pending_hits = 2102, Reservation_fails = 7656312
	L1D_cache_core[18]: Access = 254134, Miss = 135040, Miss_rate = 0.531, Pending_hits = 2059, Reservation_fails = 7631098
	L1D_cache_core[19]: Access = 254125, Miss = 135248, Miss_rate = 0.532, Pending_hits = 2203, Reservation_fails = 7690050
	L1D_cache_core[20]: Access = 253695, Miss = 135072, Miss_rate = 0.532, Pending_hits = 2217, Reservation_fails = 7660664
	L1D_cache_core[21]: Access = 251457, Miss = 134027, Miss_rate = 0.533, Pending_hits = 2149, Reservation_fails = 7654533
	L1D_cache_core[22]: Access = 251213, Miss = 133773, Miss_rate = 0.533, Pending_hits = 2154, Reservation_fails = 7675120
	L1D_cache_core[23]: Access = 253851, Miss = 135150, Miss_rate = 0.532, Pending_hits = 2235, Reservation_fails = 7718606
	L1D_cache_core[24]: Access = 250679, Miss = 133647, Miss_rate = 0.533, Pending_hits = 2150, Reservation_fails = 7501622
	L1D_cache_core[25]: Access = 251854, Miss = 133978, Miss_rate = 0.532, Pending_hits = 2090, Reservation_fails = 7667257
	L1D_cache_core[26]: Access = 250257, Miss = 133161, Miss_rate = 0.532, Pending_hits = 2086, Reservation_fails = 7689466
	L1D_cache_core[27]: Access = 251149, Miss = 133924, Miss_rate = 0.533, Pending_hits = 2264, Reservation_fails = 7498701
	L1D_cache_core[28]: Access = 252788, Miss = 134610, Miss_rate = 0.533, Pending_hits = 2233, Reservation_fails = 7692640
	L1D_cache_core[29]: Access = 251782, Miss = 134149, Miss_rate = 0.533, Pending_hits = 2167, Reservation_fails = 7470933
	L1D_cache_core[30]: Access = 252974, Miss = 134873, Miss_rate = 0.533, Pending_hits = 2142, Reservation_fails = 7623607
	L1D_cache_core[31]: Access = 253751, Miss = 135268, Miss_rate = 0.533, Pending_hits = 2144, Reservation_fails = 7643021
	L1D_cache_core[32]: Access = 253915, Miss = 135207, Miss_rate = 0.532, Pending_hits = 2211, Reservation_fails = 7526426
	L1D_cache_core[33]: Access = 249974, Miss = 132984, Miss_rate = 0.532, Pending_hits = 2184, Reservation_fails = 7665985
	L1D_cache_core[34]: Access = 249909, Miss = 133467, Miss_rate = 0.534, Pending_hits = 2191, Reservation_fails = 7378362
	L1D_cache_core[35]: Access = 250119, Miss = 132771, Miss_rate = 0.531, Pending_hits = 2123, Reservation_fails = 7614188
	L1D_cache_core[36]: Access = 250888, Miss = 133741, Miss_rate = 0.533, Pending_hits = 2184, Reservation_fails = 7484430
	L1D_cache_core[37]: Access = 251452, Miss = 133652, Miss_rate = 0.532, Pending_hits = 2122, Reservation_fails = 7711225
	L1D_cache_core[38]: Access = 252894, Miss = 134639, Miss_rate = 0.532, Pending_hits = 2123, Reservation_fails = 7658275
	L1D_cache_core[39]: Access = 252686, Miss = 135314, Miss_rate = 0.536, Pending_hits = 2299, Reservation_fails = 7623880
	L1D_cache_core[40]: Access = 248402, Miss = 132138, Miss_rate = 0.532, Pending_hits = 2068, Reservation_fails = 7573775
	L1D_cache_core[41]: Access = 252260, Miss = 134371, Miss_rate = 0.533, Pending_hits = 2165, Reservation_fails = 7619172
	L1D_cache_core[42]: Access = 248300, Miss = 131958, Miss_rate = 0.531, Pending_hits = 2152, Reservation_fails = 7404056
	L1D_cache_core[43]: Access = 255916, Miss = 136060, Miss_rate = 0.532, Pending_hits = 2203, Reservation_fails = 7574249
	L1D_cache_core[44]: Access = 250847, Miss = 133984, Miss_rate = 0.534, Pending_hits = 2173, Reservation_fails = 7576623
	L1D_cache_core[45]: Access = 250639, Miss = 133134, Miss_rate = 0.531, Pending_hits = 2103, Reservation_fails = 7716692
	L1D_cache_core[46]: Access = 254462, Miss = 135588, Miss_rate = 0.533, Pending_hits = 2237, Reservation_fails = 7728130
	L1D_cache_core[47]: Access = 248536, Miss = 132581, Miss_rate = 0.533, Pending_hits = 2158, Reservation_fails = 7346951
	L1D_cache_core[48]: Access = 252150, Miss = 134032, Miss_rate = 0.532, Pending_hits = 2131, Reservation_fails = 7637899
	L1D_cache_core[49]: Access = 254358, Miss = 135402, Miss_rate = 0.532, Pending_hits = 2168, Reservation_fails = 7604593
	L1D_cache_core[50]: Access = 252887, Miss = 134818, Miss_rate = 0.533, Pending_hits = 2152, Reservation_fails = 7637266
	L1D_cache_core[51]: Access = 255025, Miss = 136137, Miss_rate = 0.534, Pending_hits = 2257, Reservation_fails = 7701288
	L1D_cache_core[52]: Access = 250988, Miss = 133402, Miss_rate = 0.532, Pending_hits = 2109, Reservation_fails = 7714293
	L1D_cache_core[53]: Access = 252275, Miss = 134585, Miss_rate = 0.533, Pending_hits = 2222, Reservation_fails = 7654945
	L1D_cache_core[54]: Access = 252283, Miss = 134328, Miss_rate = 0.532, Pending_hits = 2223, Reservation_fails = 7707523
	L1D_cache_core[55]: Access = 253190, Miss = 134436, Miss_rate = 0.531, Pending_hits = 2172, Reservation_fails = 7498744
	L1D_cache_core[56]: Access = 253436, Miss = 134966, Miss_rate = 0.533, Pending_hits = 2195, Reservation_fails = 7553731
	L1D_cache_core[57]: Access = 254646, Miss = 135731, Miss_rate = 0.533, Pending_hits = 2222, Reservation_fails = 7793516
	L1D_cache_core[58]: Access = 251804, Miss = 134224, Miss_rate = 0.533, Pending_hits = 2231, Reservation_fails = 7630093
	L1D_cache_core[59]: Access = 252073, Miss = 134205, Miss_rate = 0.532, Pending_hits = 2122, Reservation_fails = 7607248
	L1D_cache_core[60]: Access = 253204, Miss = 134844, Miss_rate = 0.533, Pending_hits = 2161, Reservation_fails = 7800042
	L1D_cache_core[61]: Access = 254362, Miss = 135408, Miss_rate = 0.532, Pending_hits = 2213, Reservation_fails = 7596693
	L1D_cache_core[62]: Access = 255736, Miss = 135806, Miss_rate = 0.531, Pending_hits = 2139, Reservation_fails = 7563071
	L1D_cache_core[63]: Access = 253071, Miss = 134280, Miss_rate = 0.531, Pending_hits = 2103, Reservation_fails = 7797253
	L1D_cache_core[64]: Access = 259485, Miss = 138045, Miss_rate = 0.532, Pending_hits = 2239, Reservation_fails = 7551516
	L1D_cache_core[65]: Access = 249055, Miss = 133100, Miss_rate = 0.534, Pending_hits = 2303, Reservation_fails = 7631260
	L1D_cache_core[66]: Access = 251698, Miss = 134858, Miss_rate = 0.536, Pending_hits = 2222, Reservation_fails = 7887019
	L1D_cache_core[67]: Access = 249601, Miss = 133315, Miss_rate = 0.534, Pending_hits = 2239, Reservation_fails = 7988110
	L1D_cache_core[68]: Access = 252141, Miss = 134378, Miss_rate = 0.533, Pending_hits = 2151, Reservation_fails = 7844210
	L1D_cache_core[69]: Access = 259621, Miss = 137783, Miss_rate = 0.531, Pending_hits = 2150, Reservation_fails = 7863312
	L1D_cache_core[70]: Access = 269814, Miss = 142956, Miss_rate = 0.530, Pending_hits = 2283, Reservation_fails = 7918009
	L1D_cache_core[71]: Access = 269047, Miss = 142587, Miss_rate = 0.530, Pending_hits = 2367, Reservation_fails = 8157286
	L1D_cache_core[72]: Access = 271266, Miss = 143616, Miss_rate = 0.529, Pending_hits = 2327, Reservation_fails = 8240254
	L1D_cache_core[73]: Access = 260013, Miss = 137344, Miss_rate = 0.528, Pending_hits = 2105, Reservation_fails = 8010399
	L1D_cache_core[74]: Access = 250673, Miss = 133516, Miss_rate = 0.533, Pending_hits = 2231, Reservation_fails = 8076591
	L1D_cache_core[75]: Access = 250431, Miss = 133526, Miss_rate = 0.533, Pending_hits = 2132, Reservation_fails = 7770835
	L1D_cache_core[76]: Access = 252829, Miss = 135258, Miss_rate = 0.535, Pending_hits = 2237, Reservation_fails = 7892486
	L1D_cache_core[77]: Access = 252006, Miss = 134411, Miss_rate = 0.533, Pending_hits = 2214, Reservation_fails = 7821026
	L1D_cache_core[78]: Access = 289058, Miss = 156082, Miss_rate = 0.540, Pending_hits = 3518, Reservation_fails = 7898515
	L1D_cache_core[79]: Access = 290329, Miss = 155567, Miss_rate = 0.536, Pending_hits = 3379, Reservation_fails = 7787280
	L1D_total_cache_accesses = 20482995
	L1D_total_cache_misses = 10914312
	L1D_total_cache_miss_rate = 0.5328
	L1D_total_cache_pending_hits = 179507
	L1D_total_cache_reservation_fails = 617013235
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8709920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5113232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 526065825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2610153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177564
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 679256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3167234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90947410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16788433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 526065825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 90947410
ctas_completed 46896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1697, 1642, 1393, 1539, 1504, 1358, 1433, 1476, 1630, 1485, 1603, 1676, 1422, 1549, 1477, 1632, 1029, 1116, 1197, 842, 1006, 968, 1241, 957, 1123, 1092, 1083, 1019, 1112, 1062, 1039, 883, 1117, 1077, 785, 806, 940, 902, 816, 991, 840, 1035, 1026, 910, 1088, 848, 901, 1057, 282, 239, 229, 239, 218, 239, 240, 272, 228, 239, 239, 229, 249, 208, 250, 228, 
gpgpu_n_tot_thrd_icount = 1168253984
gpgpu_n_tot_w_icount = 36507937
gpgpu_n_stall_shd_mem = 196355826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7723385
gpgpu_n_mem_write_global = 3872126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 43792049
gpgpu_n_store_insn = 8861402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 144064512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195913375
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:607962430	W0_Idle:217875484	W0_Scoreboard:577155693	W1:6438544	W2:3187173	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14254368
single_issue_nums: WS0:9129771	WS1:9122608	WS2:9133328	WS3:9122230	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61787080 {8:7723385,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154885040 {40:3872126,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 308935400 {40:7723385,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30977008 {8:3872126,}
maxmflatency = 30124 
max_icnt2mem_latency = 29955 
maxmrqlatency = 2933 
max_icnt2sh_latency = 3227 
averagemflatency = 3030 
avg_icnt2mem_latency = 2588 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 27 
mrq_lat_table:466979 	243558 	115033 	139283 	250450 	427270 	624623 	815424 	634008 	198467 	12275 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	417542 	630448 	615935 	4719283 	2791111 	1489451 	852156 	79585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	565891 	343876 	211043 	134340 	350799 	607446 	5088339 	2236098 	1378834 	607468 	71377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5729910 	2452579 	1504750 	704297 	448881 	415120 	150906 	63120 	52847 	65255 	7846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114 	96 	81 	258 	261 	308 	184 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        64        65        64        64        64        64        64        64        65        64        64        64        65 
dram[1]:        64        64        64        64        64        66        64        64        64        64        65        64        64        64        64        65 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        65 
dram[3]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[4]:        64        64        64        65        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        64        65        65        64        58        64        64        64        65        64        64        64        64        64 
dram[6]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[8]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        65        65        64        64        64        64        64        64        64        64        65        64        65 
dram[12]:        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[16]:        64        64        64        64        66        65        64        64        64        64        64        64        64        65        64        64 
dram[17]:        65        64        64        65        64        64        64        64        64        64        64        64        64        64        65        65 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64 
dram[19]:        64        64        65        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[20]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        65 
dram[21]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[23]:        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        66        64        64        64        64        64        64        64        64        64        64        65 
dram[25]:        64        64        64        65        64        66        64        64        64        64        64        64        64        64        64        66 
dram[26]:        64        64        64        65        64        65        64        64        64        64        65        64        64        64        64        65 
dram[27]:        64        65        64        64        64        64        64        64        64        64        65        64        64        64        64        64 
dram[28]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[29]:        65        64        64        64        65        64        64        64        64        64        64        64        64        65        64        64 
dram[30]:        64        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        65        65        64        64        64        64        64        64        64        64        64        64        64        65 
maximum service time to same row:
dram[0]:     17631      7679     15837      9883      8940      9938      7482     15195     11287     12214     14180     11110     15114      8779     12085      9803 
dram[1]:     10932      7034     14175      9345      9055      8081     10123     10158     11783     11331     10145     14913      5934     10995     10953     15597 
dram[2]:     15202     11813     13194     14251     19251     11144     14556     13002     11852     12713     15179     11798      9582     10802      9407      7862 
dram[3]:     13794      8810     17987      7641      8840     10548     10173      9876     17265     12857     17457     14733     10525     14554     11647     14339 
dram[4]:      9501     12788      7923     12023      9762      9705     10879     10710     11412     14460     12574     23223     12375     12143     10885      8650 
dram[5]:     12306      8764      6733     14184     10429      9051     11897      9466      8545     10785     12057     13629      8795     19202      8029      7442 
dram[6]:      8988      7616     10168     10591     11148     14696     13251      9534     10854      6780     14992     11367     13471     10189     11853     11878 
dram[7]:      9093     11314      9806     10870     16611     14619     14139     11862     14407     16343     15362     19304     17366     13153      9854      9594 
dram[8]:     17150     12178     12928      8281     16192     10373     11706     11415     10196     15163     14604     16238     10132     14467     11529     11693 
dram[9]:      8668      8180      9530      9433     16667     11596     12618      8334     11377      7552     15213     14938     14761      8297     13166      8103 
dram[10]:      8431     17243     13908     14642      9982     18729     15245      7790      9207      8054     15696     12478     15341     17202     10808     16391 
dram[11]:     14249      8087      9986     11734      9051     16934     11762     17748     14301     15032     12946     15386     11531     16213     18797     11357 
dram[12]:     10584      7836      9649      8325     17205     10705     14555     10877     11834     10021     11151     11589     15866     19833     13411      8063 
dram[13]:      7936     11397     10546      9467     10467     12204     11573      9517     11857     10212      8069     11596      8958     10528      9136     13138 
dram[14]:     10401      9711     18151      8541     14937     15452      7205      9498     10723     12188     14382     12501      9755     11086      6960      9500 
dram[15]:     10461     10280      9494     10569      9234     10640     10929      9204     13476     16414      9196     15280     12317     13501     11626     10782 
dram[16]:      6985     12738      9412      9336     10399     11629      7208      7586     15103     11574     17898     15511     11374     11223      9124     10967 
dram[17]:      8365      7868      7230     10438     10263     12760      9357      8916     14967     10596     14550     13342     17257     10188     15517     17449 
dram[18]:      7753     11382     12200      8716      9373     10648     10612      9195     24366     16132     21825     10494      7928     11867      9065      9638 
dram[19]:     10767      9145      6711      9525     11801     15552     10287      7232     12178     18312     22829     12067      7825      8211      6986     12586 
dram[20]:     15532      9269     14231      7988      9609     14556      7213     12625     11421     10310     13096     11623      9732     11788     16310      9333 
dram[21]:      8035     15714      9064     10838      9553     12045     11091     10103     20187     13437     16190     10743     16289      8818      8612     12159 
dram[22]:     11240     12187     20667     12902     12244     10200     11319     11023     10809     11399      9601     11737      9284      8622     13225     13050 
dram[23]:     11968     11164      9456     12440      8767     11167     11409      9899     13335     10677     11528     12645     12116     11875     10285      6442 
dram[24]:     11416     10416     13274      7988     11125     12428     11917     13250     10012     13182     10461     10946     11614     16097     12324     10685 
dram[25]:     15216      9148     18197     11199     11628     10925      7459      9645     13084     10757     11525     11025     11511      8555      8481     10783 
dram[26]:      9090      8480      9854     14426     10838     13762     12987      9301      9645     10011     22158     15940     11324     12486     10738     10712 
dram[27]:      9014      7259     16752      9347     12629      9298     10915      9416      6924     11963     13122     12858     12116      7506     10205      9452 
dram[28]:     11191      9450     20581     10957      9635     17029     12787     12784     13707     15431     15114     21269      8720     13226      9234     12733 
dram[29]:      9812     11772      9768     12778     10584     16554     11324      9205     14467     17973     18222     13990     11834     16883     10710     10276 
dram[30]:     15652     14178     12713     11662     14118     13159     12400     10312     14129     13324      9199     13049     10585      7089     11773      7655 
dram[31]:      9360      9486     11145     16430     10334     13347     11161      9167     14689     16241     17854     17460      9349      9277     13742     14013 
average row accesses per activate:
dram[0]:  1.890176  1.931547  1.902207  1.923077  1.933789  1.893051  1.831705  1.883581  1.923454  1.892532  1.919252  1.886618  1.912710  1.938689  1.927174  1.907635 
dram[1]:  1.932804  1.919105  1.907855  1.897632  1.985163  1.886506  1.828670  1.847085  1.924295  1.924818  1.918699  1.912264  1.905359  1.892787  1.940804  1.898455 
dram[2]:  1.950931  1.918337  1.918770  1.882662  1.925624  1.910645  1.881797  1.857178  1.938659  1.923743  1.918509  1.935135  1.900470  1.913459  1.906019  1.871776 
dram[3]:  1.932728  1.944581  1.913131  1.916189  1.932842  1.922555  1.816736  1.862528  1.941997  1.893680  1.933798  1.910216  1.930948  1.945391  1.891819  1.911150 
dram[4]:  1.926236  1.915113  1.921519  1.941356  1.887397  1.892200  1.849295  1.887703  1.930559  1.914216  1.915221  1.895148  1.918286  1.908665  1.899853  1.905725 
dram[5]:  1.925561  1.940412  1.902136  1.938006  1.970676  1.908808  1.837824  1.880201  1.951201  1.926610  1.937082  1.904680  1.894343  1.870460  1.902891  1.882066 
dram[6]:  1.920107  1.892424  1.920429  1.893739  1.908592  1.905091  1.824365  1.895308  1.919148  1.949442  1.930044  1.926937  1.890958  1.930765  1.938106  1.891156 
dram[7]:  1.950269  1.930051  1.892619  1.962303  1.905186  1.903083  1.840040  1.882885  1.957871  1.936793  1.936963  1.940943  1.901980  1.921033  1.868667  1.917600 
dram[8]:  1.912205  1.925735  1.859474  1.912602  1.901661  1.913883  1.872261  1.867377  1.907707  1.948522  1.887944  1.903163  1.905877  1.918799  1.912829  1.916273 
dram[9]:  1.931979  1.956565  1.900573  1.885137  1.980392  1.907476  1.875637  1.871057  1.966029  1.949420  1.886563  1.904856  1.866747  1.917347  1.903234  1.882339 
dram[10]:  1.947627  1.931706  1.921622  1.911891  1.931610  1.943092  1.865060  1.871153  1.894930  1.923322  1.908955  1.900198  1.884701  1.927874  1.890208  1.888586 
dram[11]:  1.957594  1.928536  1.890113  1.908977  1.928648  1.942993  1.900076  1.890769  1.917018  1.965940  1.887586  1.922792  1.926310  1.921079  1.929450  1.917193 
dram[12]:  1.947030  1.901904  1.887463  1.880291  1.922318  1.925849  1.858994  1.851321  1.914342  1.914112  1.894916  1.905032  1.927994  1.901824  1.912294  1.871589 
dram[13]:  1.908739  1.932626  1.891223  1.934760  1.903294  1.887500  1.868349  1.869543  1.905323  1.893324  1.931060  1.893777  1.906039  1.897367  1.902039  1.874535 
dram[14]:  1.929669  1.920019  1.905274  1.923658  1.916838  1.909634  1.835132  1.897051  1.882183  1.910498  1.902711  1.909333  1.897663  1.922525  1.893482  1.902685 
dram[15]:  1.901722  1.881186  1.871764  1.891219  1.890726  1.840846  1.813852  1.831106  1.863853  1.883080  1.862932  1.863437  1.902970  1.875030  1.879281  1.852275 
dram[16]:  1.937914  1.958806  1.949975  1.906860  1.897134  1.938550  1.847508  1.856161  1.935771  1.918515  1.912350  1.909068  1.882971  1.917333  1.886183  1.899660 
dram[17]:  1.945625  1.931309  1.933266  1.911206  1.912975  1.914331  1.824489  1.885435  1.874193  1.900122  1.907249  1.913065  1.858881  1.873985  1.900804  1.901764 
dram[18]:  1.934071  1.931077  1.902220  1.923385  1.900467  1.925702  1.842699  1.865380  1.878250  1.921468  1.920561  1.896300  1.877764  1.879319  1.901115  1.913087 
dram[19]:  1.947680  1.921616  1.910228  1.921479  1.919917  1.923158  1.877373  1.927951  1.879113  1.899879  1.889590  1.920059  1.855407  1.898594  1.879562  1.907168 
dram[20]:  1.908893  1.962481  1.877789  1.903266  1.931860  1.896057  1.846569  1.858661  1.902427  1.908104  1.898387  1.900096  1.930552  1.900841  1.907159  1.929811 
dram[21]:  1.932063  1.923284  1.918581  1.921146  1.926656  1.930123  1.859218  1.874026  1.943665  1.900908  1.896610  1.929109  1.873236  1.896439  1.898910  1.895596 
dram[22]:  1.897140  1.911198  1.902287  1.881302  1.913134  1.896907  1.854935  1.834751  1.913898  1.887108  1.906204  1.912195  1.856729  1.879492  1.866618  1.881560 
dram[23]:  1.891200  1.876798  1.955924  1.868936  1.873917  1.860600  1.842092  1.828822  1.904417  1.879515  1.895095  1.872633  1.913022  1.854722  1.862552  1.913687 
dram[24]:  1.945548  1.954026  1.889856  1.890456  1.957533  1.908016  1.868066  1.867901  1.939364  1.929699  1.896485  1.875666  1.937943  1.907496  1.914904  1.914925 
dram[25]:  1.922418  1.917650  1.863227  1.906133  1.925975  1.922795  1.864010  1.852658  1.941777  1.935262  1.899732  1.910908  1.875091  1.891578  1.901088  1.872678 
dram[26]:  1.900048  1.915469  1.921914  1.888998  1.911795  1.956920  1.866650  1.868408  1.920010  1.951645  1.930047  1.914244  1.909205  1.913174  1.894788  1.903409 
dram[27]:  1.953199  1.936601  1.885473  1.856196  1.885267  1.921962  1.865289  1.894071  1.906746  1.915514  1.890773  1.917561  1.886613  1.873770  1.929228  1.901913 
dram[28]:  1.918417  1.937744  1.899256  1.898258  1.930453  1.928329  1.881694  1.880462  1.927336  1.918747  1.942949  1.895595  1.927425  1.908080  1.901235  1.885341 
dram[29]:  1.955578  1.953227  1.908077  1.925335  1.915515  1.907672  1.905066  1.893932  1.914894  1.953324  1.952097  1.873798  1.856757  1.918132  1.939109  1.920666 
dram[30]:  1.886070  1.913918  1.881712  1.876435  1.930745  1.907974  1.905665  1.875157  1.902469  1.954365  1.881279  1.910631  1.886369  1.950417  1.916521  1.890783 
dram[31]:  1.927676  1.905108  1.911904  1.881339  1.911479  1.891949  1.887299  1.892641  1.919520  1.940927  1.936429  1.902563  1.930343  1.880029  1.912631  1.910107 
average row locality = 3927579/2062001 = 1.904742
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6606      6680      6458      6580      6330      6303      6352      6297      6545      6585      6490      6493      6498      6491      6493      6484 
dram[1]:      6568      6550      6445      6544      6324      6187      6282      6254      6535      6593      6512      6592      6544      6443      6422      6467 
dram[2]:      6514      6624      6572      6435      6305      6349      6239      6321      6556      6525      6421      6551      6453      6408      6472      6448 
dram[3]:      6622      6681      6452      6548      6326      6309      6288      6206      6533      6461      6461      6605      6457      6499      6466      6447 
dram[4]:      6637      6572      6461      6498      6275      6276      6318      6228      6572      6544      6546      6462      6415      6490      6478      6546 
dram[5]:      6567      6659      6539      6487      6228      6332      6183      6331      6583      6651      6536      6456      6383      6476      6446      6476 
dram[6]:      6602      6562      6530      6488      6295      6390      6163      6301      6635      6582      6602      6535      6485      6457      6532      6475 
dram[7]:      6714      6631      6510      6549      6247      6250      6243      6277      6618      6611      6563      6526      6545      6484      6539      6457 
dram[8]:      6692      6583      6468      6359      6298      6287      6348      6320      6530      6612      6470      6468      6430      6498      6507      6441 
dram[9]:      6698      6650      6472      6514      6332      6183      6228      6301      6545      6615      6470      6468      6468      6475      6492      6511 
dram[10]:      6691      6585      6550      6484      6183      6295      6307      6270      6491      6572      6403      6415      6350      6455      6412      6385 
dram[11]:      6730      6601      6584      6456      6191      6304      6324      6430      6466      6564      6472      6529      6367      6411      6439      6378 
dram[12]:      6622      6665      6505      6394      6327      6340      6288      6303      6547      6635      6528      6457      6397      6388      6410      6414 
dram[13]:      6639      6599      6431      6468      6213      6213      6379      6290      6551      6542      6442      6534      6429      6456      6375      6325 
dram[14]:      6808      6755      6482      6487      6382      6335      6313      6400      6562      6646      6564      6571      6456      6494      6506      6486 
dram[15]:      6689      6605      6486      6524      6275      6281      6292      6361      6561      6622      6521      6399      6417      6461      6519      6407 
dram[16]:      6624      6702      6494      6494      6378      6325      6295      6403      6533      6661      6503      6473      6476      6452      6566      6543 
dram[17]:      6626      6731      6551      6533      6229      6293      6278      6347      6558      6500      6539      6465      6395      6376      6550      6506 
dram[18]:      6619      6668      6458      6536      6320      6304      6178      6244      6470      6606      6541      6505      6479      6371      6410      6426 
dram[19]:      6670      6650      6494      6471      6358      6261      6331      6333      6609      6547      6482      6551      6414      6436      6487      6419 
dram[20]:      6643      6593      6541      6511      6377      6358      6325      6342      6656      6607      6585      6667      6479      6430      6512      6534 
dram[21]:      6660      6632      6512      6470      6305      6336      6228      6269      6565      6474      6524      6620      6453      6304      6417      6410 
dram[22]:      6663      6579      6460      6596      6268      6307      6250      6364      6596      6624      6458      6542      6473      6443      6386      6447 
dram[23]:      6636      6594      6507      6600      6311      6311      6377      6336      6580      6624      6545      6601      6528      6464      6364      6470 
dram[24]:      6695      6616      6457      6392      6202      6201      6288      6380      6583      6570      6534      6470      6441      6374      6449      6454 
dram[25]:      6608      6559      6515      6503      6267      6310      6290      6292      6559      6608      6492      6481      6509      6413      6436      6421 
dram[26]:      6614      6745      6454      6553      6279      6248      6322      6332      6549      6670      6459      6551      6397      6407      6507      6461 
dram[27]:      6596      6694      6451      6413      6199      6277      6333      6404      6460      6509      6536      6566      6455      6374      6496      6493 
dram[28]:      6704      6699      6476      6405      6277      6333      6344      6320      6558      6561      6552      6506      6532      6481      6473      6536 
dram[29]:      6528      6614      6512      6390      6212      6201      6244      6349      6545      6709      6575      6496      6344      6395      6561      6451 
dram[30]:      6653      6649      6453      6379      6333      6259      6353      6280      6517      6613      6547      6493      6424      6466      6450      6436 
dram[31]:      6754      6607      6502      6376      6254      6190      6347      6314      6572      6507      6511      6588      6462      6475      6436      6439 
total dram reads = 3309535
bank skew: 6808/6163 = 1.10
chip skew: 104247/102848 = 1.01
number of total write accesses:
dram[0]:      3008      3130      2809      2885      2639      2657      2822      2821      3136      3237      3154      3148      2985      3075      3189      3126 
dram[1]:      3087      3053      2825      2867      2663      2629      2813      2908      3079      3178      3156      3228      3035      3103      3103      3101 
dram[2]:      3133      3055      2748      2743      2637      2567      2804      2839      3109      3114      3198      3200      3058      3060      3165      3116 
dram[3]:      3131      3081      2820      2827      2575      2685      2801      2920      3113      3162      3108      3169      3119      3139      3172      3050 
dram[4]:      3044      3084      2810      2883      2605      2632      2815      2837      3114      3138      3174      3139      3122      3141      3075      3150 
dram[5]:      3082      3133      2830      2937      2581      2591      2664      2819      3149      3104      3115      3154      3013      3050      3107      3083 
dram[6]:      3098      3106      2899      2821      2632      2655      2742      2870      3209      3174      3207      3195      3072      3031      3112      3202 
dram[7]:      3172      3202      2908      2900      2721      2620      2803      2905      3188      3101      3272      3206      3132      3068      3125      3119 
dram[8]:      3056      3157      2924      2880      2599      2634      2790      2911      3104      3185      3156      3171      3042      3150      3157      3102 
dram[9]:      3015      3065      2883      2837      2684      2569      2724      2796      3180      3148      3137      3122      3172      3128      3024      3127 
dram[10]:      3066      3096      2972      2795      2547      2647      2868      2858      3053      3171      3108      3124      3067      3084      3079      3081 
dram[11]:      3038      3060      2878      2831      2606      2676      2849      2884      3109      3179      3107      3124      3056      3164      3115      3035 
dram[12]:      3127      3141      2874      2729      2678      2645      2801      2841      3158      3021      3126      3167      3062      3046      3082      3072 
dram[13]:      3028      3121      2853      2818      2590      2645      2852      2773      2978      3143      3191      3124      3003      3111      3211      3057 
dram[14]:      3099      3125      2901      2850      2695      2687      2848      2864      3051      3145      3160      3200      3080      3179      3129      3133 
dram[15]:      3118      3113      2939      2906      2641      2638      2863      2859      3107      3135      3213      3100      3098      3165      3061      3049 
dram[16]:      3202      3123      2926      2789      2573      2645      2836      2834      3153      3146      3108      3110      3150      3024      3112      3176 
dram[17]:      3156      3154      2942      2762      2643      2619      2870      2787      3207      3125      3181      3286      3080      3057      3089      3151 
dram[18]:      3086      3099      2874      2857      2622      2622      2772      2883      3124      3153      3156      3185      3102      3079      3116      3003 
dram[19]:      3016      3059      2924      2820      2589      2683      2892      2923      3089      3141      3175      3138      3057      3129      3070      3161 
dram[20]:      3013      3106      2964      2767      2699      2648      2944      2853      3097      3164      3209      3210      3129      3094      3153      3189 
dram[21]:      3080      3113      2927      2812      2656      2659      2889      2893      3224      3138      3162      3252      3067      3058      3102      3092 
dram[22]:      3106      3103      2993      2746      2640      2652      2876      2799      3216      3069      3148      3193      3037      3099      3110      3070 
dram[23]:      3110      3066      2922      2845      2682      2701      2813      2831      3176      3144      3127      3200      3091      3023      3063      3203 
dram[24]:      3120      3113      2824      2819      2644      2687      2889      2872      3036      3089      3161      3114      3064      3112      3026      3044 
dram[25]:      3076      3145      2881      2817      2588      2662      2808      2866      3076      3120      3211      3132      3059      3033      3135      3085 
dram[26]:      3018      3171      2904      2922      2721      2637      2778      2822      3148      3183      3216      3204      3146      3089      3047      3067 
dram[27]:      3138      3138      2887      2845      2615      2617      2765      2873      3028      3102      3142      3175      3139      3066      3221      3216 
dram[28]:      3122      3102      2929      2799      2622      2687      2905      2854      3058      3173      3194      3158      3142      3106      3089      3154 
dram[29]:      3055      3039      2925      2772      2560      2599      2850      2821      3153      3221      3191      3230      3001      3066      3188      3127 
dram[30]:      3008      3042      2845      2858      2627      2645      2918      2822      3122      3102      3160      3168      3066      3079      3085      3048 
dram[31]:      3129      3160      2900      2869      2647      2645      2873      2899      3185      3170      3145      3184      3087      3079      3063      3138 
total dram writes = 1531724
bank skew: 3286/2547 = 1.29
chip skew: 48442/47412 = 1.02
average mf latency per bank:
dram[0]:       7343      7273      7562      7546      7718      7783      6603      6509      6620      6555      6540      6412      6976      7048      7088      7202
dram[1]:       7212      7256      7470      7476      7597      7824      6514      6484      6607      6517      6461      6364      6770      6950      7151      7221
dram[2]:       7291      7277      7547      7531      7701      7758      6628      6444      6593      6652      6581      6446      6917      6990      7125      7184
dram[3]:       7177      7279      7583      7516      7704      7803      6594      6490      6522      6538      6462      6422      6839      6970      7042      7239
dram[4]:       7170      7206      7574      7389      7700      7660      6541      6328      6432      6540      6359      6401      6818      6845      7156      7070
dram[5]:       7186      7086    111978      7429      7804      7792      6620      6413      6460      6481      6414      6411      6832      6874      7051      7154
dram[6]:       7258      7296      7539      7572      7743      7718      6683      6445      6508      6618      6463      6454      6810      6992      7229      7201
dram[7]:       7152      7185      7541      7555      7747      7807      6693      6428      6490      6552      6352      6364      6881      6850      7060      7140
dram[8]:       7091      7060      7520      7737      7765      7787      6513      6286      6432      6398      6472      6446      6996      6821      7135      7109
dram[9]:       7104      7091      7531      7597      7722      7938      6479      6369      6277      6322      6384      6433      6725      6801      7072      7022
dram[10]:       7103      7154      7417      7624      7938      7790      6532      6335      6495      6364      6507      6504      6907      6857      7152      7171
dram[11]:       7075      7137      7507      7546      7846      7724      6471      6313      6500      6350      6409      6429      6925      6921      7022      7152
dram[12]:       7163      7128      7663      7782      7800      7711      6599      6376      6568      6537      6643      6642      7021      7071      7184      7261
dram[13]:       7286      7154      7710      7747      7966      7903      6626      6477      6761      6509      6621      6679      7101      7041      7077      7365
dram[14]:       7384      7319      7850      7971      7983      7992      6790      6583      6798      6696      6727      6722      7214      7196      7332      7423
dram[15]:       7478      7548      7940      8085      8181      8251      6936      6755      6902      6782      6875      7027      7302      7369      7577      7691
dram[16]:       7210      7281      7437      7643      7794      7707      6515      6465      6614      6585      6500      6496      6946      7055      7055      7146
dram[17]:       7270      7264      7447      7623      7888      7813      6497      6522      6579      6645      6500      6397      6972      7001      7114      7114
dram[18]:       7132      7175      7427      7412      7774      7808      6491      6413      6606      6582      6476      6516      6846      6906      7126      7228
dram[19]:       7158      7235      7403      7560      7839      7842      6453      6396      6576      6564      6602      6490      7010      6866      7149      7269
dram[20]:       7310      7277      7438      7545      7730      7829      6406      6442      6595      6687      6498      6412      6921      7062      7112      7040
dram[21]:       7068      7127      7376      7440      7723      7668      6331      6327      6360      6541      6370      6219      6729      6960      7026      7030
dram[22]:       7261      7337      7537      7571      7916      7806      6500      6570      6513      6698      6551      6432      6954      6942      7163      7235
dram[23]:       8103      8231      8314      8318      8624      8641      7351      7441      7522      7466      7433      7367      7853      7945      8100      8052
dram[24]:       7079      7138      7670      7578      7831      7946      6381      6471      6625      6549      6447      6573      6929      7022      7247      7222
dram[25]:       7175      7170      7570      7666      7755      7809      6432      6524      6574      6508      6429      6437      6905      7045      7165      7177
dram[26]:       7162      7070      7488      7457      7750      7898      6394      6523      6485      6514      6454      6446      6905      6951      7196      7180
dram[27]:       7225      7114      7699      7660      7841      8015      6549      6506      6644      6578      6458      6488      6861      7127      7029      7095
dram[28]:       7150      7258      7574      7767      7945      7869      6436      6486      6564      6610      6460      6605      6933      7153      7226      7222
dram[29]:       7147      7189      7442      7728      7898      7863      6344      6466      6461      6311      6395      6391      6910      6966      7059      7104
dram[30]:       7104      7173      7534      7678      7792      7896      6354      6465      6422      6438      6427      6459      6852      6936      7028      7223
dram[31]:       7169      7180      7464      7683      7865      7838      6310      6478      6428      6471      6515      6445      6909      7012      7319      7189
maximum mf latency per bank:
dram[0]:      23558     23452     24639     23279     30113     23695     24724     22931     21868     19937     22010     23919     24587     23185     23064     21253
dram[1]:      23543     23527     24566     22994     29883     23731     24755     23007     19636     19710     20673     23850     20727     23277     21425     21119
dram[2]:      23667     23528     24553     22905     20975     23631     30071     22631     22529     19306     22403     23646     21180     23273     22696     22459
dram[3]:      23740     23587     24418     23154     21391     23565     24781     22947     21753     20075     28122     23605     20892     23163     22080     20874
dram[4]:      24533     23608     23605     23452     28895     23442     30041     22972     19616     19332     18443     23459     22364     23141     21577     21224
dram[5]:      24607     30105     26975     23515     28905     23775     25099     23514     19016     18975     20513     24041     23956     23477     21897     21512
dram[6]:      23788     23373     23314     23448     28050     23705     30056     23019     19935     21177     23049     23512     21687     23092     22375     21466
dram[7]:      23841     23495     23492     23401     27694     23874     30079     22965     19769     20092     20430     23419     23385     23313     22385     22011
dram[8]:      24447     25515     23761     23284     24630     22573     28039     23437     19607     19549     19734     22689     23716     23581     21571     21091
dram[9]:      24442     25518     23777     23509     25924     22487     28893     23446     18479     21648     20101     22851     23771     23508     21518     20524
dram[10]:      24528     24623     23613     23511     29785     22658     30124     23667     20649     20588     22108     22776     23740     23565     21284     20900
dram[11]:      24542     25522     23596     23568     23601     23565     27231     23922     20589     18149     19860     22903     23600     23510     21085     20947
dram[12]:      29818     22929     23871     27695     24750     22888     29770     23442     20139     23449     29314     23654     23870     23441     21446     21153
dram[13]:      29697     23024     23947     28069     25403     22947     28919     23443     19808     24139     29775     23647     23921     21441     21429     21117
dram[14]:      24528     24652     23839     30116     24702     22912     29789     23554     20692     19740     30076     19846     23553     23504     21403     20820
dram[15]:      23992     24638     23797     29961     24687     22829     27987     23563     21879     24889     30062     22562     23418     23498     21513     21146
dram[16]:      29861     24261     29623     23678     24370     22527     23717     29881     19173     19743     18625     23166     29058     23666     21021     20892
dram[17]:      24749     24268     29384     23682     24366     23016     23760     30119     19397     19752     19157     23165     29779     23673     21016     20832
dram[18]:      24759     22932     28959     23532     30050     22976     23744     28029     20979     18398     19748     22536     29765     23665     21305     20909
dram[19]:      24799     22968     28906     23572     29802     23020     23905     28055     19242     20874     19118     23190     30044     23622     21833     20883
dram[20]:      28947     23656     24712     22899     24371     23084     23566     23048     18724     19626     22331     22887     23517     23381     21663     20780
dram[21]:      29727     24661     24703     24271     24477     23080     23711     23098     18173     19083     23101     23036     23550     23903     21688     20945
dram[22]:      30081     23024     29815     22607     24021     23586     23795     22990     21484     20487     20819     23066     30062     23893     20568     21716
dram[23]:      29697     23139     29825     22564     24420     23966     23630     29723     21981     21647     20775     23121     30075     23617     21287     21863
dram[24]:      30118     23933     30003     22917     23794     23286     23987     23196     20531     20503     21492     18897     22418     22909     20241     21336
dram[25]:      28087     23929     29701     23023     23641     23224     24383     23215     19560     19805     23520     23544     30081     23033     21485     21252
dram[26]:      28953     23853     25053     22947     24556     22438     23910     23046     20228     19414     19849     18876     29623     22986     20629     20905
dram[27]:      28900     23541     25048     22950     24129     23086     24092     23075     21736     20400     23643     23504     22157     23204     20914     21416
dram[28]:      28941     23693     24451     23182     24223     23218     24576     22444     18277     19819     18600     23264     30032     23209     20863     21113
dram[29]:      28940     23744     24373     25479     23540     23143     24444     23229     21920     18833     18529     23287     21825     23108     21238     21414
dram[30]:      30015     23918     24347     24655     23383     23036     24571     22443     18571     20485     20618     19350     22379     23093     21168     21095
dram[31]:      30118     23877     23960     24642     24010     23088     24126     22000     18632     18255     23352     23383     22759     23170     21256     20906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366411 n_act=64564 n_pre=64548 n_ref_event=0 n_req=123053 n_rd=103685 n_rd_L2_A=0 n_write=0 n_wr_bk=47821 bw_util=0.2582
n_activity=356034 dram_eff=0.4255
bk0: 6606a 361224i bk1: 6680a 357928i bk2: 6458a 369516i bk3: 6580a 366311i bk4: 6330a 377270i bk5: 6303a 379262i bk6: 6352a 364164i bk7: 6297a 362237i bk8: 6545a 359492i bk9: 6585a 358023i bk10: 6490a 364787i bk11: 6493a 368079i bk12: 6498a 361699i bk13: 6491a 362927i bk14: 6493a 362116i bk15: 6484a 361319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475316
Row_Buffer_Locality_read = 0.509669
Row_Buffer_Locality_write = 0.291409
Bank_Level_Parallism = 10.943065
Bank_Level_Parallism_Col = 6.204574
Bank_Level_Parallism_Ready = 2.129117
write_to_read_ratio_blp_rw_average = 0.456059
GrpLevelPara = 3.175554 

BW Util details:
bwutil = 0.258228 
total_CMD = 586714 
util_bw = 151506 
Wasted_Col = 171075 
Wasted_Row = 13168 
Idle = 250965 

BW Util Bottlenecks: 
RCDc_limit = 330651 
RCDWRc_limit = 69329 
WTRc_limit = 95660 
RTWc_limit = 514924 
CCDLc_limit = 103476 
rwq = 0 
CCDLc_limit_alone = 62777 
WTRc_limit_alone = 87522 
RTWc_limit_alone = 482363 

Commands details: 
total_CMD = 586714 
n_nop = 366411 
Read = 103685 
Write = 0 
L2_Alloc = 0 
L2_WB = 47821 
n_act = 64564 
n_pre = 64548 
n_ref = 0 
n_req = 123053 
total_req = 151506 

Dual Bus Interface Util: 
issued_total_row = 129112 
issued_total_col = 151506 
Row_Bus_Util =  0.220060 
CoL_Bus_Util = 0.258228 
Either_Row_CoL_Bus_Util = 0.375486 
Issued_on_Two_Bus_Simul_Util = 0.102801 
issued_two_Eff = 0.273782 
queue_avg = 24.218073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=367021 n_act=64262 n_pre=64246 n_ref_event=0 n_req=122563 n_rd=103262 n_rd_L2_A=0 n_write=0 n_wr_bk=47828 bw_util=0.2575
n_activity=355966 dram_eff=0.4245
bk0: 6568a 363425i bk1: 6550a 359854i bk2: 6445a 371871i bk3: 6544a 365949i bk4: 6324a 381883i bk5: 6187a 380830i bk6: 6282a 365225i bk7: 6254a 358408i bk8: 6535a 367523i bk9: 6593a 360086i bk10: 6512a 364953i bk11: 6592a 360572i bk12: 6544a 362203i bk13: 6443a 365079i bk14: 6422a 364110i bk15: 6467a 360078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475682
Row_Buffer_Locality_read = 0.510430
Row_Buffer_Locality_write = 0.289778
Bank_Level_Parallism = 10.863894
Bank_Level_Parallism_Col = 6.169558
Bank_Level_Parallism_Ready = 2.134132
write_to_read_ratio_blp_rw_average = 0.456183
GrpLevelPara = 3.162231 

BW Util details:
bwutil = 0.257519 
total_CMD = 586714 
util_bw = 151090 
Wasted_Col = 172143 
Wasted_Row = 13473 
Idle = 250008 

BW Util Bottlenecks: 
RCDc_limit = 329811 
RCDWRc_limit = 69829 
WTRc_limit = 96834 
RTWc_limit = 512261 
CCDLc_limit = 104544 
rwq = 0 
CCDLc_limit_alone = 63185 
WTRc_limit_alone = 88536 
RTWc_limit_alone = 479200 

Commands details: 
total_CMD = 586714 
n_nop = 367021 
Read = 103262 
Write = 0 
L2_Alloc = 0 
L2_WB = 47828 
n_act = 64262 
n_pre = 64246 
n_ref = 0 
n_req = 122563 
total_req = 151090 

Dual Bus Interface Util: 
issued_total_row = 128508 
issued_total_col = 151090 
Row_Bus_Util =  0.219030 
CoL_Bus_Util = 0.257519 
Either_Row_CoL_Bus_Util = 0.374446 
Issued_on_Two_Bus_Simul_Util = 0.102103 
issued_two_Eff = 0.272676 
queue_avg = 23.551281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366937 n_act=64054 n_pre=64038 n_ref_event=0 n_req=122313 n_rd=103193 n_rd_L2_A=0 n_write=0 n_wr_bk=47546 bw_util=0.2569
n_activity=355000 dram_eff=0.4246
bk0: 6514a 367076i bk1: 6624a 360629i bk2: 6572a 367744i bk3: 6435a 369474i bk4: 6305a 375940i bk5: 6349a 376260i bk6: 6239a 365868i bk7: 6321a 359107i bk8: 6556a 359478i bk9: 6525a 364490i bk10: 6421a 363534i bk11: 6551a 357775i bk12: 6453a 366707i bk13: 6408a 367617i bk14: 6472a 363393i bk15: 6448a 361471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476311
Row_Buffer_Locality_read = 0.510994
Row_Buffer_Locality_write = 0.289121
Bank_Level_Parallism = 10.895591
Bank_Level_Parallism_Col = 6.211951
Bank_Level_Parallism_Ready = 2.130948
write_to_read_ratio_blp_rw_average = 0.462285
GrpLevelPara = 3.187584 

BW Util details:
bwutil = 0.256921 
total_CMD = 586714 
util_bw = 150739 
Wasted_Col = 172660 
Wasted_Row = 12808 
Idle = 250507 

BW Util Bottlenecks: 
RCDc_limit = 331907 
RCDWRc_limit = 68976 
WTRc_limit = 92666 
RTWc_limit = 529545 
CCDLc_limit = 104557 
rwq = 0 
CCDLc_limit_alone = 62327 
WTRc_limit_alone = 84596 
RTWc_limit_alone = 495385 

Commands details: 
total_CMD = 586714 
n_nop = 366937 
Read = 103193 
Write = 0 
L2_Alloc = 0 
L2_WB = 47546 
n_act = 64054 
n_pre = 64038 
n_ref = 0 
n_req = 122313 
total_req = 150739 

Dual Bus Interface Util: 
issued_total_row = 128092 
issued_total_col = 150739 
Row_Bus_Util =  0.218321 
CoL_Bus_Util = 0.256921 
Either_Row_CoL_Bus_Util = 0.374590 
Issued_on_Two_Bus_Simul_Util = 0.100652 
issued_two_Eff = 0.268700 
queue_avg = 24.172907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1729
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=367090 n_act=64158 n_pre=64142 n_ref_event=0 n_req=122691 n_rd=103361 n_rd_L2_A=0 n_write=0 n_wr_bk=47872 bw_util=0.2578
n_activity=356086 dram_eff=0.4247
bk0: 6622a 360580i bk1: 6681a 361631i bk2: 6452a 373978i bk3: 6548a 369958i bk4: 6326a 379316i bk5: 6309a 377461i bk6: 6288a 367415i bk7: 6206a 361558i bk8: 6533a 364828i bk9: 6461a 361921i bk10: 6461a 362963i bk11: 6605a 361954i bk12: 6457a 364961i bk13: 6499a 364972i bk14: 6466a 363006i bk15: 6447a 364077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477077
Row_Buffer_Locality_read = 0.511344
Row_Buffer_Locality_write = 0.293844
Bank_Level_Parallism = 10.873429
Bank_Level_Parallism_Col = 6.178493
Bank_Level_Parallism_Ready = 2.159687
write_to_read_ratio_blp_rw_average = 0.453746
GrpLevelPara = 3.167617 

BW Util details:
bwutil = 0.257763 
total_CMD = 586714 
util_bw = 151233 
Wasted_Col = 170907 
Wasted_Row = 13498 
Idle = 251076 

BW Util Bottlenecks: 
RCDc_limit = 328207 
RCDWRc_limit = 69877 
WTRc_limit = 92525 
RTWc_limit = 511977 
CCDLc_limit = 102839 
rwq = 0 
CCDLc_limit_alone = 62529 
WTRc_limit_alone = 84816 
RTWc_limit_alone = 479376 

Commands details: 
total_CMD = 586714 
n_nop = 367090 
Read = 103361 
Write = 0 
L2_Alloc = 0 
L2_WB = 47872 
n_act = 64158 
n_pre = 64142 
n_ref = 0 
n_req = 122691 
total_req = 151233 

Dual Bus Interface Util: 
issued_total_row = 128300 
issued_total_col = 151233 
Row_Bus_Util =  0.218676 
CoL_Bus_Util = 0.257763 
Either_Row_CoL_Bus_Util = 0.374329 
Issued_on_Two_Bus_Simul_Util = 0.102109 
issued_two_Eff = 0.272780 
queue_avg = 23.829168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366609 n_act=64319 n_pre=64303 n_ref_event=0 n_req=122646 n_rd=103318 n_rd_L2_A=0 n_write=0 n_wr_bk=47763 bw_util=0.2575
n_activity=355752 dram_eff=0.4247
bk0: 6637a 365955i bk1: 6572a 362786i bk2: 6461a 369324i bk3: 6498a 368961i bk4: 6275a 379058i bk5: 6276a 380659i bk6: 6318a 365791i bk7: 6228a 366423i bk8: 6572a 365715i bk9: 6544a 363628i bk10: 6546a 364398i bk11: 6462a 363691i bk12: 6415a 363329i bk13: 6490a 365907i bk14: 6478a 361089i bk15: 6546a 361440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475572
Row_Buffer_Locality_read = 0.509863
Row_Buffer_Locality_write = 0.292270
Bank_Level_Parallism = 10.830204
Bank_Level_Parallism_Col = 6.137972
Bank_Level_Parallism_Ready = 2.121293
write_to_read_ratio_blp_rw_average = 0.454083
GrpLevelPara = 3.172772 

BW Util details:
bwutil = 0.257504 
total_CMD = 586714 
util_bw = 151081 
Wasted_Col = 171848 
Wasted_Row = 13345 
Idle = 250440 

BW Util Bottlenecks: 
RCDc_limit = 330918 
RCDWRc_limit = 69282 
WTRc_limit = 92593 
RTWc_limit = 507293 
CCDLc_limit = 102596 
rwq = 0 
CCDLc_limit_alone = 62315 
WTRc_limit_alone = 84866 
RTWc_limit_alone = 474739 

Commands details: 
total_CMD = 586714 
n_nop = 366609 
Read = 103318 
Write = 0 
L2_Alloc = 0 
L2_WB = 47763 
n_act = 64319 
n_pre = 64303 
n_ref = 0 
n_req = 122646 
total_req = 151081 

Dual Bus Interface Util: 
issued_total_row = 128622 
issued_total_col = 151081 
Row_Bus_Util =  0.219224 
CoL_Bus_Util = 0.257504 
Either_Row_CoL_Bus_Util = 0.375149 
Issued_on_Two_Bus_Simul_Util = 0.101579 
issued_two_Eff = 0.270771 
queue_avg = 23.495844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=367350 n_act=64149 n_pre=64133 n_ref_event=0 n_req=122557 n_rd=103333 n_rd_L2_A=0 n_write=0 n_wr_bk=47412 bw_util=0.2569
n_activity=358631 dram_eff=0.4203
bk0: 6567a 367321i bk1: 6659a 359785i bk2: 6539a 365091i bk3: 6487a 365359i bk4: 6228a 382563i bk5: 6332a 379080i bk6: 6183a 366689i bk7: 6331a 366413i bk8: 6583a 361972i bk9: 6651a 357714i bk10: 6536a 370320i bk11: 6456a 363553i bk12: 6383a 364851i bk13: 6476a 361321i bk14: 6446a 365831i bk15: 6476a 362770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476578
Row_Buffer_Locality_read = 0.510940
Row_Buffer_Locality_write = 0.291875
Bank_Level_Parallism = 10.807727
Bank_Level_Parallism_Col = 6.151431
Bank_Level_Parallism_Ready = 2.124893
write_to_read_ratio_blp_rw_average = 0.456712
GrpLevelPara = 3.166951 

BW Util details:
bwutil = 0.256931 
total_CMD = 586714 
util_bw = 150745 
Wasted_Col = 173208 
Wasted_Row = 13708 
Idle = 249053 

BW Util Bottlenecks: 
RCDc_limit = 331324 
RCDWRc_limit = 69479 
WTRc_limit = 92444 
RTWc_limit = 515982 
CCDLc_limit = 102799 
rwq = 0 
CCDLc_limit_alone = 61907 
WTRc_limit_alone = 84549 
RTWc_limit_alone = 482985 

Commands details: 
total_CMD = 586714 
n_nop = 367350 
Read = 103333 
Write = 0 
L2_Alloc = 0 
L2_WB = 47412 
n_act = 64149 
n_pre = 64133 
n_ref = 0 
n_req = 122557 
total_req = 150745 

Dual Bus Interface Util: 
issued_total_row = 128282 
issued_total_col = 150745 
Row_Bus_Util =  0.218645 
CoL_Bus_Util = 0.256931 
Either_Row_CoL_Bus_Util = 0.373886 
Issued_on_Two_Bus_Simul_Util = 0.101690 
issued_two_Eff = 0.271982 
queue_avg = 23.912315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9123
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366567 n_act=64442 n_pre=64426 n_ref_event=0 n_req=122991 n_rd=103634 n_rd_L2_A=0 n_write=0 n_wr_bk=48025 bw_util=0.2585
n_activity=356542 dram_eff=0.4254
bk0: 6602a 358581i bk1: 6562a 364124i bk2: 6530a 366853i bk3: 6488a 368102i bk4: 6295a 379392i bk5: 6390a 376272i bk6: 6163a 364125i bk7: 6301a 358827i bk8: 6635a 358297i bk9: 6582a 361914i bk10: 6602a 363806i bk11: 6535a 364709i bk12: 6485a 365288i bk13: 6457a 365936i bk14: 6532a 362536i bk15: 6475a 358910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476043
Row_Buffer_Locality_read = 0.510402
Row_Buffer_Locality_write = 0.292091
Bank_Level_Parallism = 10.901517
Bank_Level_Parallism_Col = 6.191648
Bank_Level_Parallism_Ready = 2.145451
write_to_read_ratio_blp_rw_average = 0.455079
GrpLevelPara = 3.171119 

BW Util details:
bwutil = 0.258489 
total_CMD = 586714 
util_bw = 151659 
Wasted_Col = 171874 
Wasted_Row = 13369 
Idle = 249812 

BW Util Bottlenecks: 
RCDc_limit = 328571 
RCDWRc_limit = 69822 
WTRc_limit = 96193 
RTWc_limit = 515287 
CCDLc_limit = 103777 
rwq = 0 
CCDLc_limit_alone = 62779 
WTRc_limit_alone = 88014 
RTWc_limit_alone = 482468 

Commands details: 
total_CMD = 586714 
n_nop = 366567 
Read = 103634 
Write = 0 
L2_Alloc = 0 
L2_WB = 48025 
n_act = 64442 
n_pre = 64426 
n_ref = 0 
n_req = 122991 
total_req = 151659 

Dual Bus Interface Util: 
issued_total_row = 128868 
issued_total_col = 151659 
Row_Bus_Util =  0.219644 
CoL_Bus_Util = 0.258489 
Either_Row_CoL_Bus_Util = 0.375220 
Issued_on_Two_Bus_Simul_Util = 0.102912 
issued_two_Eff = 0.274271 
queue_avg = 24.200748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2007
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366014 n_act=64345 n_pre=64329 n_ref_event=0 n_req=123254 n_rd=103764 n_rd_L2_A=0 n_write=0 n_wr_bk=48442 bw_util=0.2594
n_activity=356553 dram_eff=0.4269
bk0: 6714a 358712i bk1: 6631a 358545i bk2: 6510a 363860i bk3: 6549a 367698i bk4: 6247a 377660i bk5: 6250a 378082i bk6: 6243a 361792i bk7: 6277a 360266i bk8: 6618a 354740i bk9: 6611a 359968i bk10: 6563a 360436i bk11: 6526a 364278i bk12: 6545a 363190i bk13: 6484a 366914i bk14: 6539a 361364i bk15: 6457a 364112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477948
Row_Buffer_Locality_read = 0.510697
Row_Buffer_Locality_write = 0.303592
Bank_Level_Parallism = 10.956522
Bank_Level_Parallism_Col = 6.259176
Bank_Level_Parallism_Ready = 2.167004
write_to_read_ratio_blp_rw_average = 0.456566
GrpLevelPara = 3.188941 

BW Util details:
bwutil = 0.259421 
total_CMD = 586714 
util_bw = 152206 
Wasted_Col = 170843 
Wasted_Row = 13651 
Idle = 250014 

BW Util Bottlenecks: 
RCDc_limit = 330030 
RCDWRc_limit = 68469 
WTRc_limit = 93163 
RTWc_limit = 523230 
CCDLc_limit = 102908 
rwq = 0 
CCDLc_limit_alone = 62385 
WTRc_limit_alone = 85364 
RTWc_limit_alone = 490506 

Commands details: 
total_CMD = 586714 
n_nop = 366014 
Read = 103764 
Write = 0 
L2_Alloc = 0 
L2_WB = 48442 
n_act = 64345 
n_pre = 64329 
n_ref = 0 
n_req = 123254 
total_req = 152206 

Dual Bus Interface Util: 
issued_total_row = 128674 
issued_total_col = 152206 
Row_Bus_Util =  0.219313 
CoL_Bus_Util = 0.259421 
Either_Row_CoL_Bus_Util = 0.376163 
Issued_on_Two_Bus_Simul_Util = 0.102571 
issued_two_Eff = 0.272678 
queue_avg = 24.658941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6589
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366506 n_act=64497 n_pre=64481 n_ref_event=0 n_req=122809 n_rd=103311 n_rd_L2_A=0 n_write=0 n_wr_bk=48018 bw_util=0.2579
n_activity=356702 dram_eff=0.4242
bk0: 6692a 361300i bk1: 6583a 361423i bk2: 6468a 363932i bk3: 6359a 368736i bk4: 6298a 376843i bk5: 6287a 379178i bk6: 6348a 364342i bk7: 6320a 362421i bk8: 6530a 361635i bk9: 6612a 360094i bk10: 6470a 363474i bk11: 6468a 364730i bk12: 6430a 369816i bk13: 6498a 362429i bk14: 6507a 361157i bk15: 6441a 362495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474819
Row_Buffer_Locality_read = 0.510042
Row_Buffer_Locality_write = 0.288183
Bank_Level_Parallism = 10.881953
Bank_Level_Parallism_Col = 6.177857
Bank_Level_Parallism_Ready = 2.144176
write_to_read_ratio_blp_rw_average = 0.456955
GrpLevelPara = 3.167130 

BW Util details:
bwutil = 0.257926 
total_CMD = 586714 
util_bw = 151329 
Wasted_Col = 172083 
Wasted_Row = 13497 
Idle = 249805 

BW Util Bottlenecks: 
RCDc_limit = 329259 
RCDWRc_limit = 70246 
WTRc_limit = 92361 
RTWc_limit = 515238 
CCDLc_limit = 103067 
rwq = 0 
CCDLc_limit_alone = 62031 
WTRc_limit_alone = 84603 
RTWc_limit_alone = 481960 

Commands details: 
total_CMD = 586714 
n_nop = 366506 
Read = 103311 
Write = 0 
L2_Alloc = 0 
L2_WB = 48018 
n_act = 64497 
n_pre = 64481 
n_ref = 0 
n_req = 122809 
total_req = 151329 

Dual Bus Interface Util: 
issued_total_row = 128978 
issued_total_col = 151329 
Row_Bus_Util =  0.219831 
CoL_Bus_Util = 0.257926 
Either_Row_CoL_Bus_Util = 0.375324 
Issued_on_Two_Bus_Simul_Util = 0.102433 
issued_two_Eff = 0.272919 
queue_avg = 23.867823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8678
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=367014 n_act=64157 n_pre=64141 n_ref_event=0 n_req=122615 n_rd=103422 n_rd_L2_A=0 n_write=0 n_wr_bk=47611 bw_util=0.2574
n_activity=356728 dram_eff=0.4234
bk0: 6698a 369830i bk1: 6650a 363121i bk2: 6472a 365561i bk3: 6514a 362877i bk4: 6332a 379411i bk5: 6183a 380234i bk6: 6228a 367285i bk7: 6301a 364118i bk8: 6545a 367090i bk9: 6615a 362860i bk10: 6470a 362293i bk11: 6468a 365937i bk12: 6468a 364718i bk13: 6475a 363592i bk14: 6492a 364894i bk15: 6511a 357500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476761
Row_Buffer_Locality_read = 0.511371
Row_Buffer_Locality_write = 0.290262
Bank_Level_Parallism = 10.846560
Bank_Level_Parallism_Col = 6.183918
Bank_Level_Parallism_Ready = 2.128760
write_to_read_ratio_blp_rw_average = 0.455120
GrpLevelPara = 3.169179 

BW Util details:
bwutil = 0.257422 
total_CMD = 586714 
util_bw = 151033 
Wasted_Col = 171638 
Wasted_Row = 13723 
Idle = 250320 

BW Util Bottlenecks: 
RCDc_limit = 330879 
RCDWRc_limit = 68576 
WTRc_limit = 94159 
RTWc_limit = 514936 
CCDLc_limit = 103377 
rwq = 0 
CCDLc_limit_alone = 62306 
WTRc_limit_alone = 86208 
RTWc_limit_alone = 481816 

Commands details: 
total_CMD = 586714 
n_nop = 367014 
Read = 103422 
Write = 0 
L2_Alloc = 0 
L2_WB = 47611 
n_act = 64157 
n_pre = 64141 
n_ref = 0 
n_req = 122615 
total_req = 151033 

Dual Bus Interface Util: 
issued_total_row = 128298 
issued_total_col = 151033 
Row_Bus_Util =  0.218672 
CoL_Bus_Util = 0.257422 
Either_Row_CoL_Bus_Util = 0.374458 
Issued_on_Two_Bus_Simul_Util = 0.101636 
issued_two_Eff = 0.271420 
queue_avg = 24.071604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0716
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=367739 n_act=63928 n_pre=63912 n_ref_event=0 n_req=122019 n_rd=102848 n_rd_L2_A=0 n_write=0 n_wr_bk=47616 bw_util=0.2565
n_activity=354752 dram_eff=0.4241
bk0: 6691a 365888i bk1: 6585a 362895i bk2: 6550a 366332i bk3: 6484a 370889i bk4: 6183a 383908i bk5: 6295a 379812i bk6: 6307a 364040i bk7: 6270a 363249i bk8: 6491a 363611i bk9: 6572a 363689i bk10: 6403a 365821i bk11: 6415a 367209i bk12: 6350a 366896i bk13: 6455a 365083i bk14: 6412a 364451i bk15: 6385a 369629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476082
Row_Buffer_Locality_read = 0.510656
Row_Buffer_Locality_write = 0.290595
Bank_Level_Parallism = 10.815351
Bank_Level_Parallism_Col = 6.143092
Bank_Level_Parallism_Ready = 2.104317
write_to_read_ratio_blp_rw_average = 0.455367
GrpLevelPara = 3.166805 

BW Util details:
bwutil = 0.256452 
total_CMD = 586714 
util_bw = 150464 
Wasted_Col = 171372 
Wasted_Row = 13432 
Idle = 251446 

BW Util Bottlenecks: 
RCDc_limit = 329028 
RCDWRc_limit = 68949 
WTRc_limit = 93022 
RTWc_limit = 507091 
CCDLc_limit = 102901 
rwq = 0 
CCDLc_limit_alone = 62446 
WTRc_limit_alone = 85375 
RTWc_limit_alone = 474283 

Commands details: 
total_CMD = 586714 
n_nop = 367739 
Read = 102848 
Write = 0 
L2_Alloc = 0 
L2_WB = 47616 
n_act = 63928 
n_pre = 63912 
n_ref = 0 
n_req = 122019 
total_req = 150464 

Dual Bus Interface Util: 
issued_total_row = 127840 
issued_total_col = 150464 
Row_Bus_Util =  0.217892 
CoL_Bus_Util = 0.256452 
Either_Row_CoL_Bus_Util = 0.373223 
Issued_on_Two_Bus_Simul_Util = 0.101121 
issued_two_Eff = 0.270940 
queue_avg = 23.741573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7416
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=367912 n_act=63743 n_pre=63727 n_ref_event=0 n_req=122437 n_rd=103246 n_rd_L2_A=0 n_write=0 n_wr_bk=47711 bw_util=0.2573
n_activity=354712 dram_eff=0.4256
bk0: 6730a 363266i bk1: 6601a 364149i bk2: 6584a 365424i bk3: 6456a 368182i bk4: 6191a 383133i bk5: 6304a 378563i bk6: 6324a 363745i bk7: 6430a 360411i bk8: 6466a 366033i bk9: 6564a 364671i bk10: 6472a 366706i bk11: 6529a 362830i bk12: 6367a 368272i bk13: 6411a 365777i bk14: 6439a 367010i bk15: 6378a 370678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479381
Row_Buffer_Locality_read = 0.512194
Row_Buffer_Locality_write = 0.302850
Bank_Level_Parallism = 10.849105
Bank_Level_Parallism_Col = 6.176633
Bank_Level_Parallism_Ready = 2.141696
write_to_read_ratio_blp_rw_average = 0.449589
GrpLevelPara = 3.162448 

BW Util details:
bwutil = 0.257292 
total_CMD = 586714 
util_bw = 150957 
Wasted_Col = 170038 
Wasted_Row = 13688 
Idle = 252031 

BW Util Bottlenecks: 
RCDc_limit = 327153 
RCDWRc_limit = 67551 
WTRc_limit = 94089 
RTWc_limit = 503838 
CCDLc_limit = 102637 
rwq = 0 
CCDLc_limit_alone = 61982 
WTRc_limit_alone = 85792 
RTWc_limit_alone = 471480 

Commands details: 
total_CMD = 586714 
n_nop = 367912 
Read = 103246 
Write = 0 
L2_Alloc = 0 
L2_WB = 47711 
n_act = 63743 
n_pre = 63727 
n_ref = 0 
n_req = 122437 
total_req = 150957 

Dual Bus Interface Util: 
issued_total_row = 127470 
issued_total_col = 150957 
Row_Bus_Util =  0.217261 
CoL_Bus_Util = 0.257292 
Either_Row_CoL_Bus_Util = 0.372928 
Issued_on_Two_Bus_Simul_Util = 0.101625 
issued_two_Eff = 0.272507 
queue_avg = 23.999535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9995
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366791 n_act=64404 n_pre=64388 n_ref_event=0 n_req=122426 n_rd=103220 n_rd_L2_A=0 n_write=0 n_wr_bk=47570 bw_util=0.257
n_activity=358264 dram_eff=0.4209
bk0: 6622a 367037i bk1: 6665a 364448i bk2: 6505a 364879i bk3: 6394a 368010i bk4: 6327a 372055i bk5: 6340a 377633i bk6: 6288a 362380i bk7: 6303a 365784i bk8: 6547a 360030i bk9: 6635a 364086i bk10: 6528a 364439i bk11: 6457a 366055i bk12: 6397a 365972i bk13: 6388a 367523i bk14: 6410a 363060i bk15: 6414a 360682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473935
Row_Buffer_Locality_read = 0.508351
Row_Buffer_Locality_write = 0.288972
Bank_Level_Parallism = 10.805231
Bank_Level_Parallism_Col = 6.164707
Bank_Level_Parallism_Ready = 2.125486
write_to_read_ratio_blp_rw_average = 0.457442
GrpLevelPara = 3.166959 

BW Util details:
bwutil = 0.257008 
total_CMD = 586714 
util_bw = 150790 
Wasted_Col = 173011 
Wasted_Row = 14533 
Idle = 248380 

BW Util Bottlenecks: 
RCDc_limit = 333084 
RCDWRc_limit = 69497 
WTRc_limit = 92511 
RTWc_limit = 518630 
CCDLc_limit = 104043 
rwq = 0 
CCDLc_limit_alone = 62907 
WTRc_limit_alone = 84903 
RTWc_limit_alone = 485102 

Commands details: 
total_CMD = 586714 
n_nop = 366791 
Read = 103220 
Write = 0 
L2_Alloc = 0 
L2_WB = 47570 
n_act = 64404 
n_pre = 64388 
n_ref = 0 
n_req = 122426 
total_req = 150790 

Dual Bus Interface Util: 
issued_total_row = 128792 
issued_total_col = 150790 
Row_Bus_Util =  0.219514 
CoL_Bus_Util = 0.257008 
Either_Row_CoL_Bus_Util = 0.374839 
Issued_on_Two_Bus_Simul_Util = 0.101683 
issued_two_Eff = 0.271272 
queue_avg = 24.057953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.058
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=367254 n_act=64191 n_pre=64175 n_ref_event=0 n_req=121959 n_rd=102886 n_rd_L2_A=0 n_write=0 n_wr_bk=47498 bw_util=0.2563
n_activity=355695 dram_eff=0.4228
bk0: 6639a 362353i bk1: 6599a 363075i bk2: 6431a 367475i bk3: 6468a 366797i bk4: 6213a 377409i bk5: 6213a 377567i bk6: 6379a 362452i bk7: 6290a 361358i bk8: 6551a 362393i bk9: 6542a 361044i bk10: 6442a 364273i bk11: 6534a 361708i bk12: 6429a 367757i bk13: 6456a 364646i bk14: 6375a 360516i bk15: 6325a 359416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473667
Row_Buffer_Locality_read = 0.507630
Row_Buffer_Locality_write = 0.290463
Bank_Level_Parallism = 10.911109
Bank_Level_Parallism_Col = 6.228639
Bank_Level_Parallism_Ready = 2.123710
write_to_read_ratio_blp_rw_average = 0.462065
GrpLevelPara = 3.188341 

BW Util details:
bwutil = 0.256316 
total_CMD = 586714 
util_bw = 150384 
Wasted_Col = 172716 
Wasted_Row = 13176 
Idle = 250438 

BW Util Bottlenecks: 
RCDc_limit = 333166 
RCDWRc_limit = 69092 
WTRc_limit = 92952 
RTWc_limit = 528478 
CCDLc_limit = 104679 
rwq = 0 
CCDLc_limit_alone = 63021 
WTRc_limit_alone = 85057 
RTWc_limit_alone = 494715 

Commands details: 
total_CMD = 586714 
n_nop = 367254 
Read = 102886 
Write = 0 
L2_Alloc = 0 
L2_WB = 47498 
n_act = 64191 
n_pre = 64175 
n_ref = 0 
n_req = 121959 
total_req = 150384 

Dual Bus Interface Util: 
issued_total_row = 128366 
issued_total_col = 150384 
Row_Bus_Util =  0.218788 
CoL_Bus_Util = 0.256316 
Either_Row_CoL_Bus_Util = 0.374049 
Issued_on_Two_Bus_Simul_Util = 0.101054 
issued_two_Eff = 0.270163 
queue_avg = 23.992174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9922
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=365155 n_act=64962 n_pre=64946 n_ref_event=0 n_req=123661 n_rd=104247 n_rd_L2_A=0 n_write=0 n_wr_bk=48146 bw_util=0.2597
n_activity=355927 dram_eff=0.4282
bk0: 6808a 359148i bk1: 6755a 355793i bk2: 6482a 362992i bk3: 6487a 366162i bk4: 6382a 369566i bk5: 6335a 371594i bk6: 6313a 359154i bk7: 6400a 354664i bk8: 6562a 356499i bk9: 6646a 353811i bk10: 6564a 358530i bk11: 6571a 355751i bk12: 6456a 358839i bk13: 6494a 359878i bk14: 6506a 357185i bk15: 6486a 359247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474677
Row_Buffer_Locality_read = 0.508379
Row_Buffer_Locality_write = 0.293706
Bank_Level_Parallism = 11.164585
Bank_Level_Parallism_Col = 6.367215
Bank_Level_Parallism_Ready = 2.173538
write_to_read_ratio_blp_rw_average = 0.464547
GrpLevelPara = 3.228325 

BW Util details:
bwutil = 0.259740 
total_CMD = 586714 
util_bw = 152393 
Wasted_Col = 170863 
Wasted_Row = 12831 
Idle = 250627 

BW Util Bottlenecks: 
RCDc_limit = 334632 
RCDWRc_limit = 69447 
WTRc_limit = 95114 
RTWc_limit = 543027 
CCDLc_limit = 105754 
rwq = 0 
CCDLc_limit_alone = 62578 
WTRc_limit_alone = 86836 
RTWc_limit_alone = 508129 

Commands details: 
total_CMD = 586714 
n_nop = 365155 
Read = 104247 
Write = 0 
L2_Alloc = 0 
L2_WB = 48146 
n_act = 64962 
n_pre = 64946 
n_ref = 0 
n_req = 123661 
total_req = 152393 

Dual Bus Interface Util: 
issued_total_row = 129908 
issued_total_col = 152393 
Row_Bus_Util =  0.221416 
CoL_Bus_Util = 0.259740 
Either_Row_CoL_Bus_Util = 0.377627 
Issued_on_Two_Bus_Simul_Util = 0.103529 
issued_two_Eff = 0.274157 
queue_avg = 25.318329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3183
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=364715 n_act=65685 n_pre=65669 n_ref_event=0 n_req=122769 n_rd=103420 n_rd_L2_A=0 n_write=0 n_wr_bk=48005 bw_util=0.2581
n_activity=354924 dram_eff=0.4266
bk0: 6689a 356218i bk1: 6605a 358173i bk2: 6486a 363602i bk3: 6524a 359300i bk4: 6275a 370600i bk5: 6281a 373117i bk6: 6292a 355916i bk7: 6361a 358495i bk8: 6561a 358050i bk9: 6622a 352700i bk10: 6521a 356120i bk11: 6399a 364795i bk12: 6417a 358605i bk13: 6461a 359199i bk14: 6519a 356324i bk15: 6407a 363601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.464971
Row_Buffer_Locality_read = 0.496906
Row_Buffer_Locality_write = 0.294279
Bank_Level_Parallism = 11.144935
Bank_Level_Parallism_Col = 6.251670
Bank_Level_Parallism_Ready = 2.122331
write_to_read_ratio_blp_rw_average = 0.461455
GrpLevelPara = 3.211734 

BW Util details:
bwutil = 0.258090 
total_CMD = 586714 
util_bw = 151425 
Wasted_Col = 173109 
Wasted_Row = 11527 
Idle = 250653 

BW Util Bottlenecks: 
RCDc_limit = 342280 
RCDWRc_limit = 70462 
WTRc_limit = 94029 
RTWc_limit = 536501 
CCDLc_limit = 105509 
rwq = 0 
CCDLc_limit_alone = 63778 
WTRc_limit_alone = 86252 
RTWc_limit_alone = 502547 

Commands details: 
total_CMD = 586714 
n_nop = 364715 
Read = 103420 
Write = 0 
L2_Alloc = 0 
L2_WB = 48005 
n_act = 65685 
n_pre = 65669 
n_ref = 0 
n_req = 122769 
total_req = 151425 

Dual Bus Interface Util: 
issued_total_row = 131354 
issued_total_col = 151425 
Row_Bus_Util =  0.223881 
CoL_Bus_Util = 0.258090 
Either_Row_CoL_Bus_Util = 0.378377 
Issued_on_Two_Bus_Simul_Util = 0.103594 
issued_two_Eff = 0.273785 
queue_avg = 24.867100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8671
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366149 n_act=64571 n_pre=64555 n_ref_event=0 n_req=123297 n_rd=103922 n_rd_L2_A=0 n_write=0 n_wr_bk=47907 bw_util=0.2588
n_activity=355210 dram_eff=0.4274
bk0: 6624a 361633i bk1: 6702a 362659i bk2: 6494a 368510i bk3: 6494a 369323i bk4: 6378a 373231i bk5: 6325a 376276i bk6: 6295a 363846i bk7: 6403a 360630i bk8: 6533a 361272i bk9: 6661a 359090i bk10: 6503a 362268i bk11: 6473a 362339i bk12: 6476a 362335i bk13: 6452a 365859i bk14: 6566a 359380i bk15: 6543a 361231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476297
Row_Buffer_Locality_read = 0.511056
Row_Buffer_Locality_write = 0.289858
Bank_Level_Parallism = 10.973036
Bank_Level_Parallism_Col = 6.245630
Bank_Level_Parallism_Ready = 2.143833
write_to_read_ratio_blp_rw_average = 0.458321
GrpLevelPara = 3.195839 

BW Util details:
bwutil = 0.258779 
total_CMD = 586714 
util_bw = 151829 
Wasted_Col = 170576 
Wasted_Row = 13039 
Idle = 251270 

BW Util Bottlenecks: 
RCDc_limit = 331453 
RCDWRc_limit = 69309 
WTRc_limit = 94160 
RTWc_limit = 522685 
CCDLc_limit = 103929 
rwq = 0 
CCDLc_limit_alone = 62467 
WTRc_limit_alone = 86223 
RTWc_limit_alone = 489160 

Commands details: 
total_CMD = 586714 
n_nop = 366149 
Read = 103922 
Write = 0 
L2_Alloc = 0 
L2_WB = 47907 
n_act = 64571 
n_pre = 64555 
n_ref = 0 
n_req = 123297 
total_req = 151829 

Dual Bus Interface Util: 
issued_total_row = 129126 
issued_total_col = 151829 
Row_Bus_Util =  0.220083 
CoL_Bus_Util = 0.258779 
Either_Row_CoL_Bus_Util = 0.375933 
Issued_on_Two_Bus_Simul_Util = 0.102929 
issued_two_Eff = 0.273797 
queue_avg = 24.464298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4643
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=365979 n_act=64688 n_pre=64672 n_ref_event=0 n_req=122846 n_rd=103477 n_rd_L2_A=0 n_write=0 n_wr_bk=48109 bw_util=0.2584
n_activity=356973 dram_eff=0.4246
bk0: 6626a 360926i bk1: 6731a 359218i bk2: 6551a 367081i bk3: 6533a 369977i bk4: 6229a 380302i bk5: 6293a 380848i bk6: 6278a 359664i bk7: 6347a 364971i bk8: 6558a 357804i bk9: 6500a 360250i bk10: 6539a 364181i bk11: 6465a 361060i bk12: 6395a 363489i bk13: 6376a 365546i bk14: 6550a 362019i bk15: 6506a 361506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473422
Row_Buffer_Locality_read = 0.507021
Row_Buffer_Locality_write = 0.293923
Bank_Level_Parallism = 10.913877
Bank_Level_Parallism_Col = 6.173775
Bank_Level_Parallism_Ready = 2.126575
write_to_read_ratio_blp_rw_average = 0.451812
GrpLevelPara = 3.178071 

BW Util details:
bwutil = 0.258364 
total_CMD = 586714 
util_bw = 151586 
Wasted_Col = 171146 
Wasted_Row = 13668 
Idle = 250314 

BW Util Bottlenecks: 
RCDc_limit = 332493 
RCDWRc_limit = 69679 
WTRc_limit = 92300 
RTWc_limit = 513775 
CCDLc_limit = 103321 
rwq = 0 
CCDLc_limit_alone = 62411 
WTRc_limit_alone = 84127 
RTWc_limit_alone = 481038 

Commands details: 
total_CMD = 586714 
n_nop = 365979 
Read = 103477 
Write = 0 
L2_Alloc = 0 
L2_WB = 48109 
n_act = 64688 
n_pre = 64672 
n_ref = 0 
n_req = 122846 
total_req = 151586 

Dual Bus Interface Util: 
issued_total_row = 129360 
issued_total_col = 151586 
Row_Bus_Util =  0.220482 
CoL_Bus_Util = 0.258364 
Either_Row_CoL_Bus_Util = 0.376222 
Issued_on_Two_Bus_Simul_Util = 0.102624 
issued_two_Eff = 0.272775 
queue_avg = 24.410381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4104
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366896 n_act=64424 n_pre=64408 n_ref_event=0 n_req=122456 n_rd=103135 n_rd_L2_A=0 n_write=0 n_wr_bk=47733 bw_util=0.2571
n_activity=355729 dram_eff=0.4241
bk0: 6619a 363749i bk1: 6668a 360824i bk2: 6458a 367924i bk3: 6536a 369533i bk4: 6320a 377667i bk5: 6304a 378121i bk6: 6178a 366334i bk7: 6244a 361756i bk8: 6470a 360945i bk9: 6606a 362118i bk10: 6541a 366462i bk11: 6505a 361326i bk12: 6479a 365970i bk13: 6371a 365409i bk14: 6410a 363284i bk15: 6426a 363161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473901
Row_Buffer_Locality_read = 0.508663
Row_Buffer_Locality_write = 0.288339
Bank_Level_Parallism = 10.870998
Bank_Level_Parallism_Col = 6.163725
Bank_Level_Parallism_Ready = 2.132301
write_to_read_ratio_blp_rw_average = 0.453110
GrpLevelPara = 3.161074 

BW Util details:
bwutil = 0.257141 
total_CMD = 586714 
util_bw = 150868 
Wasted_Col = 171927 
Wasted_Row = 13448 
Idle = 250471 

BW Util Bottlenecks: 
RCDc_limit = 330619 
RCDWRc_limit = 70027 
WTRc_limit = 94569 
RTWc_limit = 510367 
CCDLc_limit = 103743 
rwq = 0 
CCDLc_limit_alone = 63020 
WTRc_limit_alone = 86290 
RTWc_limit_alone = 477923 

Commands details: 
total_CMD = 586714 
n_nop = 366896 
Read = 103135 
Write = 0 
L2_Alloc = 0 
L2_WB = 47733 
n_act = 64424 
n_pre = 64408 
n_ref = 0 
n_req = 122456 
total_req = 150868 

Dual Bus Interface Util: 
issued_total_row = 128832 
issued_total_col = 150868 
Row_Bus_Util =  0.219582 
CoL_Bus_Util = 0.257141 
Either_Row_CoL_Bus_Util = 0.374660 
Issued_on_Two_Bus_Simul_Util = 0.102063 
issued_two_Eff = 0.272416 
queue_avg = 23.926794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9268
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366401 n_act=64485 n_pre=64469 n_ref_event=0 n_req=122819 n_rd=103513 n_rd_L2_A=0 n_write=0 n_wr_bk=47866 bw_util=0.258
n_activity=356162 dram_eff=0.425
bk0: 6670a 367924i bk1: 6650a 361065i bk2: 6494a 368463i bk3: 6471a 366997i bk4: 6358a 380703i bk5: 6261a 374920i bk6: 6331a 364617i bk7: 6333a 362813i bk8: 6609a 356502i bk9: 6547a 357992i bk10: 6482a 362249i bk11: 6551a 363372i bk12: 6414a 362922i bk13: 6436a 366066i bk14: 6487a 364212i bk15: 6419a 363652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474959
Row_Buffer_Locality_read = 0.508680
Row_Buffer_Locality_write = 0.294157
Bank_Level_Parallism = 10.904265
Bank_Level_Parallism_Col = 6.193027
Bank_Level_Parallism_Ready = 2.125209
write_to_read_ratio_blp_rw_average = 0.459473
GrpLevelPara = 3.182156 

BW Util details:
bwutil = 0.258012 
total_CMD = 586714 
util_bw = 151379 
Wasted_Col = 171552 
Wasted_Row = 13247 
Idle = 250536 

BW Util Bottlenecks: 
RCDc_limit = 331505 
RCDWRc_limit = 69052 
WTRc_limit = 93810 
RTWc_limit = 517677 
CCDLc_limit = 104298 
rwq = 0 
CCDLc_limit_alone = 62485 
WTRc_limit_alone = 85927 
RTWc_limit_alone = 483747 

Commands details: 
total_CMD = 586714 
n_nop = 366401 
Read = 103513 
Write = 0 
L2_Alloc = 0 
L2_WB = 47866 
n_act = 64485 
n_pre = 64469 
n_ref = 0 
n_req = 122819 
total_req = 151379 

Dual Bus Interface Util: 
issued_total_row = 128954 
issued_total_col = 151379 
Row_Bus_Util =  0.219790 
CoL_Bus_Util = 0.258012 
Either_Row_CoL_Bus_Util = 0.375503 
Issued_on_Two_Bus_Simul_Util = 0.102299 
issued_two_Eff = 0.272431 
queue_avg = 24.360380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3604
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=365262 n_act=64954 n_pre=64938 n_ref_event=0 n_req=123655 n_rd=104160 n_rd_L2_A=0 n_write=0 n_wr_bk=48239 bw_util=0.2598
n_activity=356192 dram_eff=0.4279
bk0: 6643a 358851i bk1: 6593a 359404i bk2: 6541a 359658i bk3: 6511a 365301i bk4: 6377a 372647i bk5: 6358a 375912i bk6: 6325a 360892i bk7: 6342a 359430i bk8: 6656a 356393i bk9: 6607a 358442i bk10: 6585a 357220i bk11: 6667a 360485i bk12: 6479a 367155i bk13: 6430a 361571i bk14: 6512a 356070i bk15: 6534a 363009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474716
Row_Buffer_Locality_read = 0.507268
Row_Buffer_Locality_write = 0.300795
Bank_Level_Parallism = 11.052279
Bank_Level_Parallism_Col = 6.275145
Bank_Level_Parallism_Ready = 2.146445
write_to_read_ratio_blp_rw_average = 0.455419
GrpLevelPara = 3.196717 

BW Util details:
bwutil = 0.259750 
total_CMD = 586714 
util_bw = 152399 
Wasted_Col = 170957 
Wasted_Row = 13103 
Idle = 250255 

BW Util Bottlenecks: 
RCDc_limit = 334903 
RCDWRc_limit = 68793 
WTRc_limit = 92644 
RTWc_limit = 529201 
CCDLc_limit = 104313 
rwq = 0 
CCDLc_limit_alone = 63124 
WTRc_limit_alone = 84935 
RTWc_limit_alone = 495721 

Commands details: 
total_CMD = 586714 
n_nop = 365262 
Read = 104160 
Write = 0 
L2_Alloc = 0 
L2_WB = 48239 
n_act = 64954 
n_pre = 64938 
n_ref = 0 
n_req = 123655 
total_req = 152399 

Dual Bus Interface Util: 
issued_total_row = 129892 
issued_total_col = 152399 
Row_Bus_Util =  0.221389 
CoL_Bus_Util = 0.259750 
Either_Row_CoL_Bus_Util = 0.377445 
Issued_on_Two_Bus_Simul_Util = 0.103694 
issued_two_Eff = 0.274728 
queue_avg = 24.806040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.806
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366618 n_act=64294 n_pre=64278 n_ref_event=0 n_req=122634 n_rd=103179 n_rd_L2_A=0 n_write=0 n_wr_bk=48124 bw_util=0.2579
n_activity=356346 dram_eff=0.4246
bk0: 6660a 361148i bk1: 6632a 361903i bk2: 6512a 368389i bk3: 6470a 372020i bk4: 6305a 379401i bk5: 6336a 373121i bk6: 6228a 362729i bk7: 6269a 363575i bk8: 6565a 361498i bk9: 6474a 364517i bk10: 6524a 360151i bk11: 6620a 362316i bk12: 6453a 366096i bk13: 6304a 368888i bk14: 6417a 365746i bk15: 6410a 364894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475725
Row_Buffer_Locality_read = 0.510937
Row_Buffer_Locality_write = 0.288975
Bank_Level_Parallism = 10.856364
Bank_Level_Parallism_Col = 6.180973
Bank_Level_Parallism_Ready = 2.125430
write_to_read_ratio_blp_rw_average = 0.455275
GrpLevelPara = 3.175429 

BW Util details:
bwutil = 0.257882 
total_CMD = 586714 
util_bw = 151303 
Wasted_Col = 171225 
Wasted_Row = 14018 
Idle = 250168 

BW Util Bottlenecks: 
RCDc_limit = 328862 
RCDWRc_limit = 70069 
WTRc_limit = 94395 
RTWc_limit = 514487 
CCDLc_limit = 102524 
rwq = 0 
CCDLc_limit_alone = 61833 
WTRc_limit_alone = 86530 
RTWc_limit_alone = 481661 

Commands details: 
total_CMD = 586714 
n_nop = 366618 
Read = 103179 
Write = 0 
L2_Alloc = 0 
L2_WB = 48124 
n_act = 64294 
n_pre = 64278 
n_ref = 0 
n_req = 122634 
total_req = 151303 

Dual Bus Interface Util: 
issued_total_row = 128572 
issued_total_col = 151303 
Row_Bus_Util =  0.219139 
CoL_Bus_Util = 0.257882 
Either_Row_CoL_Bus_Util = 0.375133 
Issued_on_Two_Bus_Simul_Util = 0.101888 
issued_two_Eff = 0.271604 
queue_avg = 23.588497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5885
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=365485 n_act=65079 n_pre=65063 n_ref_event=0 n_req=122809 n_rd=103456 n_rd_L2_A=0 n_write=0 n_wr_bk=47857 bw_util=0.2579
n_activity=357507 dram_eff=0.4232
bk0: 6663a 357934i bk1: 6579a 359944i bk2: 6460a 365023i bk3: 6596a 366045i bk4: 6268a 373174i bk5: 6307a 369742i bk6: 6250a 361156i bk7: 6364a 360482i bk8: 6596a 357390i bk9: 6624a 358886i bk10: 6458a 360674i bk11: 6542a 357402i bk12: 6473a 362617i bk13: 6443a 364842i bk14: 6386a 362106i bk15: 6447a 363980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470080
Row_Buffer_Locality_read = 0.503799
Row_Buffer_Locality_write = 0.289826
Bank_Level_Parallism = 10.976135
Bank_Level_Parallism_Col = 6.216386
Bank_Level_Parallism_Ready = 2.132540
write_to_read_ratio_blp_rw_average = 0.459318
GrpLevelPara = 3.172751 

BW Util details:
bwutil = 0.257899 
total_CMD = 586714 
util_bw = 151313 
Wasted_Col = 173591 
Wasted_Row = 12996 
Idle = 248814 

BW Util Bottlenecks: 
RCDc_limit = 337365 
RCDWRc_limit = 70379 
WTRc_limit = 92058 
RTWc_limit = 531673 
CCDLc_limit = 105505 
rwq = 0 
CCDLc_limit_alone = 63685 
WTRc_limit_alone = 84355 
RTWc_limit_alone = 497556 

Commands details: 
total_CMD = 586714 
n_nop = 365485 
Read = 103456 
Write = 0 
L2_Alloc = 0 
L2_WB = 47857 
n_act = 65079 
n_pre = 65063 
n_ref = 0 
n_req = 122809 
total_req = 151313 

Dual Bus Interface Util: 
issued_total_row = 130142 
issued_total_col = 151313 
Row_Bus_Util =  0.221815 
CoL_Bus_Util = 0.257899 
Either_Row_CoL_Bus_Util = 0.377064 
Issued_on_Two_Bus_Simul_Util = 0.102650 
issued_two_Eff = 0.272234 
queue_avg = 24.311535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3115
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=365197 n_act=65522 n_pre=65506 n_ref_event=0 n_req=123227 n_rd=103848 n_rd_L2_A=0 n_write=0 n_wr_bk=47997 bw_util=0.2588
n_activity=355552 dram_eff=0.4271
bk0: 6636a 353181i bk1: 6594a 351821i bk2: 6507a 360560i bk3: 6600a 359071i bk4: 6311a 365269i bk5: 6311a 365120i bk6: 6377a 358917i bk7: 6336a 356785i bk8: 6580a 351191i bk9: 6624a 354779i bk10: 6545a 357975i bk11: 6601a 354372i bk12: 6528a 358325i bk13: 6464a 356900i bk14: 6364a 358757i bk15: 6470a 356273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468282
Row_Buffer_Locality_read = 0.498767
Row_Buffer_Locality_write = 0.304918
Bank_Level_Parallism = 11.292130
Bank_Level_Parallism_Col = 6.385917
Bank_Level_Parallism_Ready = 2.171201
write_to_read_ratio_blp_rw_average = 0.456510
GrpLevelPara = 3.218270 

BW Util details:
bwutil = 0.258806 
total_CMD = 586714 
util_bw = 151845 
Wasted_Col = 170846 
Wasted_Row = 13061 
Idle = 250962 

BW Util Bottlenecks: 
RCDc_limit = 341891 
RCDWRc_limit = 67739 
WTRc_limit = 91170 
RTWc_limit = 540116 
CCDLc_limit = 106070 
rwq = 0 
CCDLc_limit_alone = 63802 
WTRc_limit_alone = 83419 
RTWc_limit_alone = 505599 

Commands details: 
total_CMD = 586714 
n_nop = 365197 
Read = 103848 
Write = 0 
L2_Alloc = 0 
L2_WB = 47997 
n_act = 65522 
n_pre = 65506 
n_ref = 0 
n_req = 123227 
total_req = 151845 

Dual Bus Interface Util: 
issued_total_row = 131028 
issued_total_col = 151845 
Row_Bus_Util =  0.223325 
CoL_Bus_Util = 0.258806 
Either_Row_CoL_Bus_Util = 0.377555 
Issued_on_Two_Bus_Simul_Util = 0.104576 
issued_two_Eff = 0.276981 
queue_avg = 26.088610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0886
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=367469 n_act=63953 n_pre=63937 n_ref_event=0 n_req=122284 n_rd=103106 n_rd_L2_A=0 n_write=0 n_wr_bk=47614 bw_util=0.2569
n_activity=356342 dram_eff=0.423
bk0: 6695a 362212i bk1: 6616a 366664i bk2: 6457a 369370i bk3: 6392a 372232i bk4: 6202a 377545i bk5: 6201a 375292i bk6: 6288a 362803i bk7: 6380a 360916i bk8: 6583a 367127i bk9: 6570a 362437i bk10: 6534a 360616i bk11: 6470a 365210i bk12: 6441a 366779i bk13: 6374a 366632i bk14: 6449a 368258i bk15: 6454a 365868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477013
Row_Buffer_Locality_read = 0.512085
Row_Buffer_Locality_write = 0.288456
Bank_Level_Parallism = 10.831549
Bank_Level_Parallism_Col = 6.176842
Bank_Level_Parallism_Ready = 2.150252
write_to_read_ratio_blp_rw_average = 0.456932
GrpLevelPara = 3.176453 

BW Util details:
bwutil = 0.256888 
total_CMD = 586714 
util_bw = 150720 
Wasted_Col = 171907 
Wasted_Row = 13405 
Idle = 250682 

BW Util Bottlenecks: 
RCDc_limit = 328079 
RCDWRc_limit = 69668 
WTRc_limit = 91253 
RTWc_limit = 521322 
CCDLc_limit = 103480 
rwq = 0 
CCDLc_limit_alone = 62231 
WTRc_limit_alone = 83432 
RTWc_limit_alone = 487894 

Commands details: 
total_CMD = 586714 
n_nop = 367469 
Read = 103106 
Write = 0 
L2_Alloc = 0 
L2_WB = 47614 
n_act = 63953 
n_pre = 63937 
n_ref = 0 
n_req = 122284 
total_req = 150720 

Dual Bus Interface Util: 
issued_total_row = 127890 
issued_total_col = 150720 
Row_Bus_Util =  0.217977 
CoL_Bus_Util = 0.256888 
Either_Row_CoL_Bus_Util = 0.373683 
Issued_on_Two_Bus_Simul_Util = 0.101182 
issued_two_Eff = 0.270770 
queue_avg = 23.717403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7174
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366539 n_act=64509 n_pre=64493 n_ref_event=0 n_req=122564 n_rd=103263 n_rd_L2_A=0 n_write=0 n_wr_bk=47694 bw_util=0.2573
n_activity=355524 dram_eff=0.4246
bk0: 6608a 361360i bk1: 6559a 362350i bk2: 6515a 364419i bk3: 6503a 368071i bk4: 6267a 375614i bk5: 6310a 375264i bk6: 6290a 362691i bk7: 6292a 358695i bk8: 6559a 366500i bk9: 6608a 361329i bk10: 6492a 360786i bk11: 6481a 365153i bk12: 6509a 360818i bk13: 6413a 363920i bk14: 6436a 364936i bk15: 6421a 362487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473671
Row_Buffer_Locality_read = 0.509389
Row_Buffer_Locality_write = 0.282576
Bank_Level_Parallism = 10.949275
Bank_Level_Parallism_Col = 6.226490
Bank_Level_Parallism_Ready = 2.151202
write_to_read_ratio_blp_rw_average = 0.458812
GrpLevelPara = 3.189841 

BW Util details:
bwutil = 0.257292 
total_CMD = 586714 
util_bw = 150957 
Wasted_Col = 171548 
Wasted_Row = 13188 
Idle = 251021 

BW Util Bottlenecks: 
RCDc_limit = 332202 
RCDWRc_limit = 70245 
WTRc_limit = 92005 
RTWc_limit = 526581 
CCDLc_limit = 103381 
rwq = 0 
CCDLc_limit_alone = 62129 
WTRc_limit_alone = 84442 
RTWc_limit_alone = 492892 

Commands details: 
total_CMD = 586714 
n_nop = 366539 
Read = 103263 
Write = 0 
L2_Alloc = 0 
L2_WB = 47694 
n_act = 64509 
n_pre = 64493 
n_ref = 0 
n_req = 122564 
total_req = 150957 

Dual Bus Interface Util: 
issued_total_row = 129002 
issued_total_col = 150957 
Row_Bus_Util =  0.219872 
CoL_Bus_Util = 0.257292 
Either_Row_CoL_Bus_Util = 0.375268 
Issued_on_Two_Bus_Simul_Util = 0.101896 
issued_two_Eff = 0.271529 
queue_avg = 24.026735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0267
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366516 n_act=64349 n_pre=64333 n_ref_event=0 n_req=122919 n_rd=103548 n_rd_L2_A=0 n_write=0 n_wr_bk=48073 bw_util=0.2584
n_activity=354529 dram_eff=0.4277
bk0: 6614a 365687i bk1: 6745a 358062i bk2: 6454a 369673i bk3: 6553a 369319i bk4: 6279a 377114i bk5: 6248a 378628i bk6: 6322a 363293i bk7: 6332a 361360i bk8: 6549a 361459i bk9: 6670a 361444i bk10: 6459a 365828i bk11: 6551a 360270i bk12: 6397a 363039i bk13: 6407a 362018i bk14: 6507a 358933i bk15: 6461a 363771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476493
Row_Buffer_Locality_read = 0.510411
Row_Buffer_Locality_write = 0.295184
Bank_Level_Parallism = 10.951257
Bank_Level_Parallism_Col = 6.214534
Bank_Level_Parallism_Ready = 2.163111
write_to_read_ratio_blp_rw_average = 0.453256
GrpLevelPara = 3.167867 

BW Util details:
bwutil = 0.258424 
total_CMD = 586714 
util_bw = 151621 
Wasted_Col = 170795 
Wasted_Row = 12746 
Idle = 251552 

BW Util Bottlenecks: 
RCDc_limit = 330658 
RCDWRc_limit = 69284 
WTRc_limit = 95178 
RTWc_limit = 513904 
CCDLc_limit = 103409 
rwq = 0 
CCDLc_limit_alone = 62052 
WTRc_limit_alone = 86872 
RTWc_limit_alone = 480853 

Commands details: 
total_CMD = 586714 
n_nop = 366516 
Read = 103548 
Write = 0 
L2_Alloc = 0 
L2_WB = 48073 
n_act = 64349 
n_pre = 64333 
n_ref = 0 
n_req = 122919 
total_req = 151621 

Dual Bus Interface Util: 
issued_total_row = 128682 
issued_total_col = 151621 
Row_Bus_Util =  0.219327 
CoL_Bus_Util = 0.258424 
Either_Row_CoL_Bus_Util = 0.375307 
Issued_on_Two_Bus_Simul_Util = 0.102443 
issued_two_Eff = 0.272959 
queue_avg = 24.055794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0558
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366571 n_act=64481 n_pre=64465 n_ref_event=0 n_req=122592 n_rd=103256 n_rd_L2_A=0 n_write=0 n_wr_bk=47967 bw_util=0.2577
n_activity=356621 dram_eff=0.424
bk0: 6596a 364076i bk1: 6694a 360794i bk2: 6451a 365346i bk3: 6413a 366500i bk4: 6199a 378862i bk5: 6277a 379127i bk6: 6333a 364230i bk7: 6404a 357043i bk8: 6460a 363426i bk9: 6509a 362437i bk10: 6536a 360330i bk11: 6566a 361293i bk12: 6455a 361116i bk13: 6374a 365484i bk14: 6496a 361468i bk15: 6493a 361452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474019
Row_Buffer_Locality_read = 0.509423
Row_Buffer_Locality_write = 0.284961
Bank_Level_Parallism = 10.902760
Bank_Level_Parallism_Col = 6.200360
Bank_Level_Parallism_Ready = 2.150929
write_to_read_ratio_blp_rw_average = 0.458495
GrpLevelPara = 3.169844 

BW Util details:
bwutil = 0.257746 
total_CMD = 586714 
util_bw = 151223 
Wasted_Col = 172642 
Wasted_Row = 13392 
Idle = 249457 

BW Util Bottlenecks: 
RCDc_limit = 330971 
RCDWRc_limit = 70840 
WTRc_limit = 93132 
RTWc_limit = 525025 
CCDLc_limit = 104823 
rwq = 0 
CCDLc_limit_alone = 63368 
WTRc_limit_alone = 84949 
RTWc_limit_alone = 491753 

Commands details: 
total_CMD = 586714 
n_nop = 366571 
Read = 103256 
Write = 0 
L2_Alloc = 0 
L2_WB = 47967 
n_act = 64481 
n_pre = 64465 
n_ref = 0 
n_req = 122592 
total_req = 151223 

Dual Bus Interface Util: 
issued_total_row = 128946 
issued_total_col = 151223 
Row_Bus_Util =  0.219777 
CoL_Bus_Util = 0.257746 
Either_Row_CoL_Bus_Util = 0.375213 
Issued_on_Two_Bus_Simul_Util = 0.102309 
issued_two_Eff = 0.272668 
queue_avg = 24.019762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0198
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366165 n_act=64432 n_pre=64416 n_ref_event=0 n_req=123146 n_rd=103757 n_rd_L2_A=0 n_write=0 n_wr_bk=48094 bw_util=0.2588
n_activity=355071 dram_eff=0.4277
bk0: 6704a 358505i bk1: 6699a 360096i bk2: 6476a 366852i bk3: 6405a 371529i bk4: 6277a 374837i bk5: 6333a 372982i bk6: 6344a 358531i bk7: 6320a 363654i bk8: 6558a 363587i bk9: 6561a 360245i bk10: 6552a 361474i bk11: 6506a 362937i bk12: 6532a 358280i bk13: 6481a 363713i bk14: 6473a 363635i bk15: 6536a 360653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476784
Row_Buffer_Locality_read = 0.510423
Row_Buffer_Locality_write = 0.296766
Bank_Level_Parallism = 10.993382
Bank_Level_Parallism_Col = 6.251436
Bank_Level_Parallism_Ready = 2.153249
write_to_read_ratio_blp_rw_average = 0.460200
GrpLevelPara = 3.194050 

BW Util details:
bwutil = 0.258816 
total_CMD = 586714 
util_bw = 151851 
Wasted_Col = 170731 
Wasted_Row = 12989 
Idle = 251143 

BW Util Bottlenecks: 
RCDc_limit = 330496 
RCDWRc_limit = 69783 
WTRc_limit = 89441 
RTWc_limit = 526722 
CCDLc_limit = 103988 
rwq = 0 
CCDLc_limit_alone = 62593 
WTRc_limit_alone = 82054 
RTWc_limit_alone = 492714 

Commands details: 
total_CMD = 586714 
n_nop = 366165 
Read = 103757 
Write = 0 
L2_Alloc = 0 
L2_WB = 48094 
n_act = 64432 
n_pre = 64416 
n_ref = 0 
n_req = 123146 
total_req = 151851 

Dual Bus Interface Util: 
issued_total_row = 128848 
issued_total_col = 151851 
Row_Bus_Util =  0.219610 
CoL_Bus_Util = 0.258816 
Either_Row_CoL_Bus_Util = 0.375905 
Issued_on_Two_Bus_Simul_Util = 0.102520 
issued_two_Eff = 0.272729 
queue_avg = 24.483221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4832
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=368032 n_act=63803 n_pre=63787 n_ref_event=0 n_req=122390 n_rd=103126 n_rd_L2_A=0 n_write=0 n_wr_bk=47798 bw_util=0.2572
n_activity=354953 dram_eff=0.4252
bk0: 6528a 366541i bk1: 6614a 366950i bk2: 6512a 362807i bk3: 6390a 373701i bk4: 6212a 383450i bk5: 6201a 379959i bk6: 6244a 365567i bk7: 6349a 363431i bk8: 6545a 365674i bk9: 6709a 359432i bk10: 6575a 365724i bk11: 6496a 360472i bk12: 6344a 366035i bk13: 6395a 368513i bk14: 6561a 359867i bk15: 6451a 363624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478691
Row_Buffer_Locality_read = 0.513450
Row_Buffer_Locality_write = 0.292618
Bank_Level_Parallism = 10.869863
Bank_Level_Parallism_Col = 6.198931
Bank_Level_Parallism_Ready = 2.153799
write_to_read_ratio_blp_rw_average = 0.454818
GrpLevelPara = 3.170683 

BW Util details:
bwutil = 0.257236 
total_CMD = 586714 
util_bw = 150924 
Wasted_Col = 170166 
Wasted_Row = 13603 
Idle = 252021 

BW Util Bottlenecks: 
RCDc_limit = 326156 
RCDWRc_limit = 69717 
WTRc_limit = 91052 
RTWc_limit = 515923 
CCDLc_limit = 102703 
rwq = 0 
CCDLc_limit_alone = 61870 
WTRc_limit_alone = 83463 
RTWc_limit_alone = 482679 

Commands details: 
total_CMD = 586714 
n_nop = 368032 
Read = 103126 
Write = 0 
L2_Alloc = 0 
L2_WB = 47798 
n_act = 63803 
n_pre = 63787 
n_ref = 0 
n_req = 122390 
total_req = 150924 

Dual Bus Interface Util: 
issued_total_row = 127590 
issued_total_col = 150924 
Row_Bus_Util =  0.217465 
CoL_Bus_Util = 0.257236 
Either_Row_CoL_Bus_Util = 0.372723 
Issued_on_Two_Bus_Simul_Util = 0.101978 
issued_two_Eff = 0.273603 
queue_avg = 23.874723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8747
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366819 n_act=64348 n_pre=64332 n_ref_event=0 n_req=122531 n_rd=103305 n_rd_L2_A=0 n_write=0 n_wr_bk=47595 bw_util=0.2572
n_activity=356218 dram_eff=0.4236
bk0: 6653a 363070i bk1: 6649a 361200i bk2: 6453a 371337i bk3: 6379a 370665i bk4: 6333a 376528i bk5: 6259a 376930i bk6: 6353a 362059i bk7: 6280a 364766i bk8: 6517a 366851i bk9: 6613a 362723i bk10: 6547a 361329i bk11: 6493a 363422i bk12: 6424a 364854i bk13: 6466a 361762i bk14: 6450a 365763i bk15: 6436a 366842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474843
Row_Buffer_Locality_read = 0.510421
Row_Buffer_Locality_write = 0.283678
Bank_Level_Parallism = 10.872400
Bank_Level_Parallism_Col = 6.155329
Bank_Level_Parallism_Ready = 2.139417
write_to_read_ratio_blp_rw_average = 0.455098
GrpLevelPara = 3.166647 

BW Util details:
bwutil = 0.257195 
total_CMD = 586714 
util_bw = 150900 
Wasted_Col = 171078 
Wasted_Row = 13721 
Idle = 251015 

BW Util Bottlenecks: 
RCDc_limit = 330748 
RCDWRc_limit = 70158 
WTRc_limit = 91543 
RTWc_limit = 511380 
CCDLc_limit = 102421 
rwq = 0 
CCDLc_limit_alone = 62215 
WTRc_limit_alone = 83930 
RTWc_limit_alone = 478787 

Commands details: 
total_CMD = 586714 
n_nop = 366819 
Read = 103305 
Write = 0 
L2_Alloc = 0 
L2_WB = 47595 
n_act = 64348 
n_pre = 64332 
n_ref = 0 
n_req = 122531 
total_req = 150900 

Dual Bus Interface Util: 
issued_total_row = 128680 
issued_total_col = 150900 
Row_Bus_Util =  0.219323 
CoL_Bus_Util = 0.257195 
Either_Row_CoL_Bus_Util = 0.374791 
Issued_on_Two_Bus_Simul_Util = 0.101728 
issued_two_Eff = 0.271425 
queue_avg = 23.558638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5586
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=586714 n_nop=366888 n_act=64249 n_pre=64233 n_ref_event=0 n_req=122647 n_rd=103334 n_rd_L2_A=0 n_write=0 n_wr_bk=48173 bw_util=0.2582
n_activity=356639 dram_eff=0.4248
bk0: 6754a 360679i bk1: 6607a 360670i bk2: 6502a 368153i bk3: 6376a 369289i bk4: 6254a 376472i bk5: 6190a 377545i bk6: 6347a 362074i bk7: 6314a 356166i bk8: 6572a 362924i bk9: 6507a 365598i bk10: 6511a 365986i bk11: 6588a 362045i bk12: 6462a 363346i bk13: 6475a 364912i bk14: 6436a 362550i bk15: 6439a 364017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476147
Row_Buffer_Locality_read = 0.511032
Row_Buffer_Locality_write = 0.289494
Bank_Level_Parallism = 10.917982
Bank_Level_Parallism_Col = 6.216343
Bank_Level_Parallism_Ready = 2.158376
write_to_read_ratio_blp_rw_average = 0.455568
GrpLevelPara = 3.175288 

BW Util details:
bwutil = 0.258230 
total_CMD = 586714 
util_bw = 151507 
Wasted_Col = 170706 
Wasted_Row = 13714 
Idle = 250787 

BW Util Bottlenecks: 
RCDc_limit = 328372 
RCDWRc_limit = 69613 
WTRc_limit = 91227 
RTWc_limit = 518433 
CCDLc_limit = 103745 
rwq = 0 
CCDLc_limit_alone = 62816 
WTRc_limit_alone = 83571 
RTWc_limit_alone = 485160 

Commands details: 
total_CMD = 586714 
n_nop = 366888 
Read = 103334 
Write = 0 
L2_Alloc = 0 
L2_WB = 48173 
n_act = 64249 
n_pre = 64233 
n_ref = 0 
n_req = 122647 
total_req = 151507 

Dual Bus Interface Util: 
issued_total_row = 128482 
issued_total_col = 151507 
Row_Bus_Util =  0.218986 
CoL_Bus_Util = 0.258230 
Either_Row_CoL_Bus_Util = 0.374673 
Issued_on_Two_Bus_Simul_Util = 0.102542 
issued_two_Eff = 0.273685 
queue_avg = 24.023636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 179315, Miss = 95115, Miss_rate = 0.530, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[1]: Access = 180120, Miss = 95690, Miss_rate = 0.531, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[2]: Access = 179446, Miss = 95278, Miss_rate = 0.531, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[3]: Access = 179138, Miss = 95431, Miss_rate = 0.533, Pending_hits = 296, Reservation_fails = 552
L2_cache_bank[4]: Access = 179110, Miss = 95471, Miss_rate = 0.533, Pending_hits = 284, Reservation_fails = 526
L2_cache_bank[5]: Access = 178797, Miss = 94738, Miss_rate = 0.530, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[6]: Access = 178867, Miss = 95173, Miss_rate = 0.532, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[7]: Access = 179481, Miss = 95520, Miss_rate = 0.532, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[8]: Access = 179118, Miss = 94538, Miss_rate = 0.528, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[9]: Access = 180171, Miss = 94951, Miss_rate = 0.527, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[10]: Access = 178465, Miss = 95000, Miss_rate = 0.532, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 306052, Miss = 200417, Miss_rate = 0.655, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[12]: Access = 178904, Miss = 94905, Miss_rate = 0.530, Pending_hits = 305, Reservation_fails = 180
L2_cache_bank[13]: Access = 178692, Miss = 95010, Miss_rate = 0.532, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[14]: Access = 178938, Miss = 95086, Miss_rate = 0.531, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[15]: Access = 179796, Miss = 95750, Miss_rate = 0.533, Pending_hits = 348, Reservation_fails = 48
L2_cache_bank[16]: Access = 179202, Miss = 94709, Miss_rate = 0.529, Pending_hits = 261, Reservation_fails = 446
L2_cache_bank[17]: Access = 179655, Miss = 95136, Miss_rate = 0.530, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[18]: Access = 178526, Miss = 94173, Miss_rate = 0.528, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[19]: Access = 178895, Miss = 95197, Miss_rate = 0.532, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[20]: Access = 178563, Miss = 94451, Miss_rate = 0.529, Pending_hits = 277, Reservation_fails = 69
L2_cache_bank[21]: Access = 178821, Miss = 95008, Miss_rate = 0.531, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[22]: Access = 178596, Miss = 94130, Miss_rate = 0.527, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[23]: Access = 179292, Miss = 95725, Miss_rate = 0.534, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[24]: Access = 178565, Miss = 94630, Miss_rate = 0.530, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[25]: Access = 179273, Miss = 95417, Miss_rate = 0.532, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[26]: Access = 178617, Miss = 94238, Miss_rate = 0.528, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[27]: Access = 178967, Miss = 94969, Miss_rate = 0.531, Pending_hits = 266, Reservation_fails = 14
L2_cache_bank[28]: Access = 179518, Miss = 95512, Miss_rate = 0.532, Pending_hits = 347, Reservation_fails = 53
L2_cache_bank[29]: Access = 179518, Miss = 96605, Miss_rate = 0.538, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[30]: Access = 178648, Miss = 94771, Miss_rate = 0.530, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[31]: Access = 179356, Miss = 95782, Miss_rate = 0.534, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[32]: Access = 179005, Miss = 95250, Miss_rate = 0.532, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[33]: Access = 179444, Miss = 95362, Miss_rate = 0.531, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[34]: Access = 179545, Miss = 95680, Miss_rate = 0.533, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[35]: Access = 179731, Miss = 95310, Miss_rate = 0.530, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[36]: Access = 179130, Miss = 95134, Miss_rate = 0.531, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[37]: Access = 179638, Miss = 95111, Miss_rate = 0.529, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[38]: Access = 178838, Miss = 94873, Miss_rate = 0.530, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[39]: Access = 179470, Miss = 94968, Miss_rate = 0.529, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[40]: Access = 179489, Miss = 95707, Miss_rate = 0.533, Pending_hits = 332, Reservation_fails = 149
L2_cache_bank[41]: Access = 179367, Miss = 96301, Miss_rate = 0.537, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[42]: Access = 179225, Miss = 94989, Miss_rate = 0.530, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[43]: Access = 179333, Miss = 95669, Miss_rate = 0.533, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[44]: Access = 178706, Miss = 95018, Miss_rate = 0.532, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[45]: Access = 179247, Miss = 95424, Miss_rate = 0.532, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[46]: Access = 179068, Miss = 95747, Miss_rate = 0.535, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[47]: Access = 179726, Miss = 96795, Miss_rate = 0.539, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[48]: Access = 179691, Miss = 95243, Miss_rate = 0.530, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[49]: Access = 178878, Miss = 94497, Miss_rate = 0.528, Pending_hits = 301, Reservation_fails = 39
L2_cache_bank[50]: Access = 178758, Miss = 94995, Miss_rate = 0.531, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[51]: Access = 179066, Miss = 95073, Miss_rate = 0.531, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[52]: Access = 179444, Miss = 95207, Miss_rate = 0.531, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[53]: Access = 179292, Miss = 94726, Miss_rate = 0.528, Pending_hits = 295, Reservation_fails = 656
L2_cache_bank[54]: Access = 179157, Miss = 94790, Miss_rate = 0.529, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[55]: Access = 179962, Miss = 95081, Miss_rate = 0.528, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[56]: Access = 179049, Miss = 95263, Miss_rate = 0.532, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[57]: Access = 179655, Miss = 95635, Miss_rate = 0.532, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[58]: Access = 178964, Miss = 94642, Miss_rate = 0.529, Pending_hits = 288, Reservation_fails = 49
L2_cache_bank[59]: Access = 179492, Miss = 95122, Miss_rate = 0.530, Pending_hits = 282, Reservation_fails = 16
L2_cache_bank[60]: Access = 179568, Miss = 95103, Miss_rate = 0.530, Pending_hits = 278, Reservation_fails = 18
L2_cache_bank[61]: Access = 178930, Miss = 94831, Miss_rate = 0.530, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[62]: Access = 179001, Miss = 95090, Miss_rate = 0.531, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[63]: Access = 179220, Miss = 95261, Miss_rate = 0.532, Pending_hits = 267, Reservation_fails = 0
L2_total_cache_accesses = 11595511
L2_total_cache_misses = 6196423
L2_total_cache_miss_rate = 0.5344
L2_total_cache_pending_hits = 19618
L2_total_cache_reservation_fails = 2815
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4398998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1494922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1814613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14852
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 452023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2434865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7738237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2652
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=11595511
icnt_total_pkts_simt_to_mem=11595511
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11595511
Req_Network_cycles = 781373
Req_Network_injected_packets_per_cycle =      14.8399 
Req_Network_conflicts_per_cycle =      40.9922
Req_Network_conflicts_per_cycle_util =      51.4778
Req_Bank_Level_Parallism =      18.6359
Req_Network_in_buffer_full_per_cycle =     298.1242
Req_Network_in_buffer_avg_util =     300.2577
Req_Network_out_buffer_full_per_cycle =       0.5674
Req_Network_out_buffer_avg_util =      50.2349

Reply_Network_injected_packets_num = 11595511
Reply_Network_cycles = 781373
Reply_Network_injected_packets_per_cycle =       14.8399
Reply_Network_conflicts_per_cycle =       12.5920
Reply_Network_conflicts_per_cycle_util =      15.8689
Reply_Bank_Level_Parallism =      18.7018
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.8247
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1855
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 22 min, 17 sec (37337 sec)
gpgpu_simulation_rate = 14503 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
Kernel Executed 12 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
