 
****************************************
Report : qor
Design : i2c_master_top
Version: W-2024.09-SP2
Date   : Tue May 13 12:13:14 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.47
  Critical Path Slack:           8.25
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -5.90
  No. of Hold Violations:       61.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        126
  Leaf Cell Count:                473
  Buf/Inv Cell Count:              57
  Buf Cell Count:                   3
  Inv Cell Count:                  54
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       345
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      776.664074
  Noncombinational Area:   905.260945
  Buf/Inv Area:             75.734912
  Total Buffer Area:             6.10
  Total Inverter Area:          69.64
  Macro/Black Box Area:      0.000000
  Net Area:                344.611818
  Net XLength        :        3373.23
  Net YLength        :        4265.95
  -----------------------------------
  Cell Area:              1681.925019
  Design Area:            2026.536837
  Net Length        :         7639.18


  Design Rules
  -----------------------------------
  Total Number of Nets:           542
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.50
  -----------------------------------------
  Overall Compile Time:                1.59
  Overall Compile Wall Clock Time:     1.84

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.13  TNS: 5.90  Number of Violating Paths: 61

  --------------------------------------------------------------------


1
