{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709591848893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709591848965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 14:37:28 2024 " "Processing started: Mon Mar 04 14:37:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709591848965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591848965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDtopLevel -c LEDtopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDtopLevel -c LEDtopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591848965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709591852384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709591852385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updatepattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file updatepattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 updatePattern " "Found entity 1: updatePattern" {  } { { "updatePattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/updatePattern.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591892020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "showPattern.sv(29) " "Verilog HDL information at showPattern.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709591892069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showpattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file showpattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 showPattern " "Found entity 1: showPattern" {  } { { "showPattern.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/showPattern.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591892076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892076 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an operand LEDtopLevel.sv(36) " "Verilog HDL syntax error at LEDtopLevel.sv(36) near text: \")\";  expecting \".\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "LEDtopLevel.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1709591892105 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LEDtopLevel LEDtopLevel.sv(2) " "Ignored design unit \"LEDtopLevel\" at LEDtopLevel.sv(2) due to previous errors" {  } { { "LEDtopLevel.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/LEDtopLevel.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1709591892108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledtoplevel.sv 0 0 " "Found 0 design units, including 0 entities, in source file ledtoplevel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/encoder.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591892138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc2color.sv 1 1 " "Found 1 design units, including 1 entities, in source file enc2color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc2color " "Found entity 1: enc2color" {  } { { "enc2color.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/enc2color.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591892168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "decode7.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/decode7.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591892196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "decode2.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/decode2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591892224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adcinterface " "Found entity 1: adcinterface" {  } { { "adcinterface.sv" "" { Text "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/adcinterface.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709591892253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/output_files/LEDtopLevel.map.smsg " "Generated suppressed messages file C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/output_files/LEDtopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892347 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709591892548 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 04 14:38:12 2024 " "Processing ended: Mon Mar 04 14:38:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709591892548 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709591892548 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709591892548 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709591892548 ""}
