*******************************************************************************
*
*                      IMPORT XISE SUMMARY REPORT
*
*                       (import_ise_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ON THE DATA THAT
*  WAS PARSED FROM THE ISE PROJECT AND IMPORTED INTO THE CURRENT PROJECT.
*
*
* The report is divided into following three sections:-
*
* Section (1) - ISE PROJECT INFORMATION
*
*  This section provides the details of the ISE project that was imported
*
* Section (2) - EXCEPTIONS
*
*  This section summarizes the ISE project data that was either not imported or
*  not mapped into the current project
*
* Section (3) - MAPPED DATA
*
*  This section summarizes the Vivado project information that was imported
*  from the ISE project data
*
*******************************************************************************

Section (1) - ISE PROJECT INFORMATION
-------------------------------------

The following items describes the information about the ISE project that was imported:-

Project Name    = dma_top
Project File    = /home/vladimir/TESTDIFFAC/adc16bitac701/xise/dma_top.xise
Project Version = 14.7
Device Family   = Artix7
Part Name       = xc7a200t-1-fbg484


Section (2) - EXCEPTIONS
------------------------

The following sub-sections describes the list of items that were NOT mapped from the
XISE file contents into the current project:-

Section (2.1) - Missing Sources
-------------------------------
None


Section (2.2) - Unknown Sources
-------------------------------

The following ISE design sources referenced in the XISE file are not recognizable in the
current version of Vivado. Please read the recommendation on how to resolve this issue:-

<ISE Filename>               <File Type>  <Recommendation>
"ipcore_dir/clckinvert.xaw"  'XAW'        Locate the associated top-level HDL file for this ArchWiz source in the ISE project
                                          and import it into the current project as RTL source. In case this associated HDL
                                          instantiation model 'clckinvert.v/vhd' is not present in the ISE Project, you may
                                          want to generate this model in ISE by running the "View HDL Instantiation Template"
                                          process by first selecting the 'clckinvert.xaw' source and add the generated
                                          file to the current project.
                                          


Section (2.3) - IP Import Issues
--------------------------------
None


Section (2.4) - Unknown Properties
----------------------------------

The following ISE properties were not mapped into the current project:-


<ISE Property Name>                                    <ISE Property Value>
"AES Initial Vector virtex5"                           ''
"AES Initial Vector virtex6"                           ''
"AES Key (Hex String)"                                 ''
"AES Key (Hex String) virtex6"                         ''
"Add File to project"                                  'true'
"Add I/O Pads"                                         'true'
"Advanced FSM Optimization"                            'true'
"Allow SelectMAP Pins to Persist"                      'false'
"Analysis Effort Level"                                'Standard'
"Array Bounds Check"                                   'false'
"Asynchronous To Synchronous"                          'false'
"Auto Constrain"                                       'true'
"Automatically Insert glbl Module in the Netlist"      'true'
"Automatically Run Generate Target PROM/ACE File"      'false'
"BPI Reads Per Page"                                   '1'
"BPI Sync Mode"                                        'Disable'
"BRAM Utilization Ratio"                               '100'
"Baud rate"                                            'None'
"Bring Out Global Set/Reset Net as a Port"             'false'
"Bring Out Global Tristate Net as a Port"              'false'
"Bus Delimiter"                                        '<>'
"CLB Pack Factor Percentage"                           '100'
"Case"                                                 'Maintain'
"Case Implementation Style"                            'None'
"Change Device Speed To"                               '-1'
"Change Device Speed To Post Trace"                    '-1'
"Compile SmartModels (PPC, MGT) Simulation Library"    'true'
"Configuration Clk (Configuration Pins)"               'Pull Up'
"Configuration Name"                                   'Default'
"Configuration Pin Busy"                               'Pull Up'
"Configuration Pin CS"                                 'Pull Up'
"Configuration Pin DIn"                                'Pull Up'
"Configuration Pin Done"                               'Pull Up'
"Configuration Pin HSWAPEN"                            'Pull Up'
"Configuration Pin Init"                               'Pull Up'
"Configuration Pin M0"                                 'Pull Up'
"Configuration Pin M1"                                 'Pull Up'
"Configuration Pin M2"                                 'Pull Up'
"Configuration Pin Program"                            'Pull Up'
"Configuration Pin RdWr"                               'Pull Up'
"Configuration Rate virtex5"                           '3'
"Convert Tristates To Logic"                           'Yes'
"Correlate Output to Input Design"                     'false'
"Create Binary Configuration File"                     'false'
"Create IEEE 1532 Configuration File"                  'false'
"Create ReadBack Data Files"                           'false'
"Cross Clock Analysis"                                 'false'
"Cycles for First BPI Page Read"                       '1'
"DCI Update Mode"                                      'As Required'
"DSP Utilization Ratio"                                '100'
"Data Flow window"                                     'false'
"Decoder Extraction"                                   'true'
"Default Enum Encoding Goal"                           'default'
"Delay Values To Be Read from SDF ModelSim"            'Setup Time'
"Device Speed Grade/Select ABS Minimum"                '-1'
"Disable Detailed Package Model Insertion"             'false'
"Disable I/O insertion"                                'false'
"Disable JTAG Connection"                              'false'
"Display Incremental Messages"                         'false'
"Do Not Escape Signal and Instance Names in Netlist"   'false'
"Done (Output Events)"                                 'Default (4)'
"Drive Done Pin High"                                  'false'
"EDIF"                                                 'true'
"Enable BitStream Compression"                         'true'
"Enable Cyclic Redundancy Checking (CRC)"              'true'
"Enable Debugging of Serial Mode BitStream"            'false'
"Enable Enhanced Design Summary"                       'true'
"Enable External Master Clock"                         'Divide by 1'
"Enable Internal Done Pipe"                            'true'
"Enable Message Filtering"                             'false'
"Enable Outputs (Output Events)"                       'Default (5)'
"Encrypt Bitstream"                                    'false'
"Encrypt Bitstream virtex6"                            'false'
"Encrypt Key Select virtex6"                           'BBRAM'
"Equivalent Register Removal"                          'false'
"Essential Bits"                                       'false'
"Evaluation Development Board"                         'None Specified'
"FPGA Start-Up Clock"                                  'CCLK'
"FSM Encoding"                                         'Auto'
"FSM Style"                                            'LUT'
"Fallback Reconfiguration"                             'Enable'
"Fallback Reconfiguration virtex7"                     'Disable'
"Fanout Guide"                                         '100'
"Flatten Output Netlist"                               'false'
"Frequency"                                            '0.0'
"Full Case"                                            'false'
"Functional Model Target Language ArchWiz"             'VHDL'
"Functional Model Target Language Coregen"             'VHDL'
"Functional Model Target Language Schematic"           'VHDL'
"Generate Asynchronous Delay Report"                   'false'
"Generate Clock Region Report"                         'false'
"Generate Constraints Interaction Report"              'false'
"Generate Constraints Interaction Report Post Trace"   'false'
"Generate Datasheet Section"                           'true'
"Generate Detailed MAP Report"                         'false'
"Generate Multiple Hierarchical Netlist Files"         'false'
"Generate Post-Place & Route Power Report"             'false'
"Generate Post-Place & Route Simulation Model"         'false'
"Generate RTL Schematic"                               'Yes'
"Generate Testbench File"                              'false'
"Generate Timegroups Section"                          'false'
"Generate Timegroups Section Post Trace"               'false'
"Generate UCF from RTL Constraints"                    'false'
"Generate Verbose Library Compilation Messages"        'true'
"Global Clock Delay 0 (Binary String)"                 '11111'
"Global Clock Delay 1 (Binary String)"                 '11111'
"Global Clock Delay 2 (Binary String)"                 '11111'
"Global Clock Delay 3 (Binary String)"                 '11111'
"Global Optimization Goal"                             'AllClockNets'
"Global Optimization map virtex5"                      'Off'
"Global Set/Reset Port Name"                           'GSR_PORT'
"Global Tristate Port Name"                            'GTS_PORT'
"HDL Instantiation Template Target Language"           'Verilog'
"HMAC Key (Hex String)"                                ''
"Hierarchy Separator"                                  '/'
"ICAP Select"                                          'Auto'
"Ignore Pre-Compiled Library Warning Check"            'false'
"Ignore User Timing Constraints Map"                   'false'
"Ignore Version Check"                                 'false'
"Implementation Start View"                            ''
"Implementation Stop View"                             'AbstractSynthesis'
"Include 'uselib Directive in Verilog File"            'false'
"Include SIMPRIM Models in Verilog File"               'false'
"Include UNISIM Models in Verilog File"                'false'
"Include sdf_annotate task in Verilog File"            'true'
"Insert Buffers to Prevent Pulse Swallowing"           'true'
"Instantiation Template Target Language Schematic"     'VHDL'
"JTAG Pin TCK"                                         'Pull Up'
"JTAG Pin TDI"                                         'Pull Up'
"JTAG Pin TDO"                                         'Pull Up'
"JTAG Pin TMS"                                         'Pull Up'
"JTAG to System Monitor Connection"                    'Enable'
"JTAG to XADC Connection"                              'Enable'
"Keep Hierarchy"                                       'Yes'
"Last Unlock Status"                                   'false'
"Library for Verilog Sources"                          ''
"List window"                                          'false'
"Load Timing Specification Interaction Report"         'false'
"Log All Signals In Behavioral Simulation"             'false'
"Log All Signals In Post-Map Simulation"               'false'
"Log All Signals In Post-Par Simulation"               'false'
"Log All Signals In Post-Translate Simulation"         'false'
"Logical Shifter Extraction"                           'true'
"Max Fanout"                                           '100000'
"Maximum Compression"                                  'false'
"Maximum Number of Lines in Report"                    '1000'
"Maximum Signal Name Length"                           '20'
"Message Filter File"                                  'filter.filter'
"ModelSim Post-Map UUT Instance Name"                  'UUT'
"ModelSim Post-Par UUT Instance Name"                  'UUT'
"Move First Flip-Flop Stage"                           'true'
"Move Last Flip-Flop Stage"                            'true'
"MultiBoot: Insert IPROG CMD in the Bitfile virtex7"   'Enable'
"Multiplier Style"                                     'LUT'
"Mux Extraction"                                       'Yes'
"Mux Style"                                            'Auto'
"Netlist Translation Type"                             'Timestamp'
"Number of Critical Paths"                             '1'
"Number of Critical Paths Synthesis"                   '0'
"Number of Paths in Error/Verbose Report"              '3'
"Number of Start/End Points"                           '0'
"Number of Summary Paths"                              '10'
"Optimize Instantiated Primitives"                     'false'
"Other Compiler Options Fit"                           ''
"Other Precision Command Line Options"                 ''
"Other Synplify Command Line Options"                  ''
"Other VCOM Command Line Options"                      ''
"Other VLOG Command Line Options"                      ''
"Other VSIM Command Line Options"                      ''
"Other XPWR Command Line Options"                      ''
"Output Extended Identifiers"                          'false'
"Output File Base Name"                                ''
"Output File Name"                                     'v5pcieDMA'
"Overwrite Existing Symbol"                            'false'
"Parallel Case"                                        'false'
"Perform Advanced Analysis"                            'false'
"Perform Advanced Analysis Post Trace"                 'false'
"Pipelining"                                           'true'
"Place And Route Mode"                                 'Route Only'
"Place MultiBoot Settings into Bitstream virtex7"      'false'
"Port to be used"                                      'Auto - default'
"Post Map Simulation Model Name"                       'v5pcieDMA_map.vhd'
"Post Place & Route Simulation Model Name"             'v5pcieDMA_timesim.vhd'
"Post Synthesis Simulation Model Name"                 'v5pcieDMA_synthesis.vhd'
"Post Translate Simulation Model Name"                 'v5pcieDMA_translate.vhd'
"Power Down Device if Over Safe Temperature"           'false'
"Precision Optimization Goal"                          'Balanced'
"Priority Encoder Extraction"                          'Yes'
"Process window"                                       'false'
"Produce Verbose Report"                               'false'
"Push Tristates across Process/Block Boundaries"       'true'
"RAM Extraction"                                       'true'
"ROM Extraction"                                       'true'
"ROM Style"                                            'Auto'
"Read Cores"                                           'true'
"Reduce Control Sets"                                  'Auto'
"Regenerate Core"                                      'Under Current Project Setting'
"Register Duplication Xst"                             'true'
"Release Set/Reset (Output Events)"                    'Default (6)'
"Release Write Enable (Output Events)"                 'Default (6)'
"Rename Design Instance in Testbench File to"          'UUT'
"Rename Top Level Architecture To"                     'Structure'
"Rename Top Level Entity to"                           'v5pcieDMA'
"Report Clock Frequencies"                             'true'
"Report Critical Paths"                                'true'
"Report Missing Constraints"                           'false'
"Report Paths by Endpoint"                             '3'
"Report Paths by Endpoint Post Trace"                  '3'
"Report Timing Summary"                                'true'
"Report Timing Violations"                             'true'
"Report Type"                                          'Verbose Report'
"Report Type Post Trace"                               'Verbose Report'
"Reset On Configuration Pulse Width"                   '100'
"Resource Sharing Precision"                           'true'
"Resource Sharing Synthesis"                           'true'
"Revision Select"                                      '00'
"Revision Select Tristate"                             'Disable'
"Run Retiming"                                         'false'
"SPI 32-bit Addressing"                                'No'
"Safe Implementation"                                  'No'
"Security"                                             'Enable Readback and Reconfiguration'
"SelectMAP Abort Sequence"                             'Enable'
"Set SPI Configuration Bus Width"                      '4'
"Shift Register Extraction"                            'true'
"Shift Register Minimum Size virtex6"                  '2'
"Show All Models"                                      'false'
"Show Clock Domain Crossing"                           'false'
"Show Net Fan Out"                                     'true'
"Signal window"                                        'true'
"Simulation Resolution"                                'Default (1 ps)'
"Simulation Run Time Modelsim"                         '100ns'
"Simulator Path"                                       'remote_sources/Modeltech_6.5b/win32'
"Slice Packing"                                        'true'
"Slice Utilization Ratio"                              '100'
"Source window"                                        'false'
"Specify Top Level Instance Names"                     ''
"Starting Address for Fallback Configuration virtex7"  'None'
"Structure window"                                     'true'
"Symbolic FSM Compiler"                                'true'
"Sysgen Instantiation Template Target Language"        'VHDL'
"Top-Level Module Name in Output Netlist"              ''
"Transform Set/Reset on DFFs to Latches"               'true'
"Tri-state Buffer Transformation Mode"                 'Off'
"Tristate On Configuration Pulse Width"                '0'
"Unused IOB Pins"                                      'Pull Down'
"Update modelsim.ini File for Xilinx SmartModel Use"   'true'
"Use Automatic Do File"                                'true'
"Use Clock Enable"                                     'Auto'
"Use Configuration Name"                               'true'
"Use Custom Do File"                                   'false'
"Use Custom Do File Behavioral"                        'false'
"Use Custom Do File Map"                               'false'
"Use Custom Do File Par"                               'false'
"Use Custom Do File Translate"                         'false'
"Use Custom Simulation Command File"                   'false'
"Use Explicit Declarations Only"                       'true'
"Use FSM Explorer Data"                                'false'
"Use SPI Falling Edge"                                 'Yes'
"Use Safe FSM"                                         'false'
"Use Smart Guide"                                      'false'
"Use Synchronous Reset"                                'Auto'
"Use Synchronous Set"                                  'Auto'
"Use Synthesis Constraints File"                       'true'
"User Access Register Value"                           'None'
"UserID Code (8 Digit Hexadecimal)"                    '0xFFFFFFFF'
"VHDL"                                                 'false'
"VHDL Source Analysis Standard"                        'VHDL-93'
"VHDL Syntax"                                          '93'
"VHDL Syntax Precision"                                'VHDL 93'
"Variables window"                                     'false'
"Verilog"                                              'false'
"Verilog 2001 Xst"                                     'true'
"Verilog Standard"                                     'Verilog 2001'
"Wait for DCI Match (Output Events) virtex5"           'NoWait'
"Wait for DLL Lock (Output Events)"                    'Default (NoWait)'
"Wait for DLL Lock (Output Events) virtex5"            'Default (NoWait)'
"Wait for PLL Lock (Output Events) virtex6"            'No Wait'
"Watchdog Timer Mode 7-series"                         'Off'
"Watchdog Timer Mode virtex5"                          'Off'
"Watchdog Timer Value 7-series"                        '0x00000000'
"Watchdog Timer Value virtex5"                         '0x000000'
"Wave window"                                          'true'
"Write Mapped VHDL Netlist"                            'false'
"Write Mapped Verilog Netlist"                         'false'
"Write Timing Constraints"                             'false'
"Write Vendor Constraint File"                         'true'
"XOR Collapsing"                                       'true'


Section (3) - MAPPED DATA
-------------------------

The following sub-sections describes the list of items that were imported from the
ISE properties and sources and mapped into the current project:-

Section (3.1) - Target Device
-----------------------------

Default Part = xc7a200tfbg484-1
Family       = artix7
Package      = fbg484
Speed Grade  = -1


Section (3.2) - Filesets
------------------------

<sources_1>
FILESET_TYPE   = DesignSrcs
TOP            = v5pcieDMA
DESIGN_MODE    = RTL
VERILOG_DIR    = /home/vladimir/TESTDIFFAC/adc16bitac701/xise/remote_sources/_/CAG_Link/includes /home/vladimir/TESTDIFFAC/adc16bitac701/xise/remote_sources/_/CAG_Link/avnet_det_lat_16bit/include /home/vladimir/TESTDIFFAC/adc16bitac701/xise/remote_sources/_/CAG_Link/avnet_det_lat_16bit 
VERILOG_DEFINE = 
VHDL_GENERICS  = 

File(s):-
NAME      = v5sfifo_15x128.xco
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/ip/v5sfifo_15x128/v5sfifo_15x128.xco
FILE_TYPE = IP
LIBRARY   = xil_defaultlib

NAME      = mBuf_128x72.xco
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/ip/mBuf_128x72/mBuf_128x72.xco
FILE_TYPE = IP
LIBRARY   = xil_defaultlib

NAME      = fifonew.xco
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/ip/fifonew/fifonew.xco
FILE_TYPE = IP
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pcie_bram_7x.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pcie_bram_7x.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_rxeq_scan.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_rxeq_scan.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pcie_brams_7x.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pcie_brams_7x.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_axi_basic_tx_thrtl_ctl.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_axi_basic_tx_thrtl_ctl.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_axi_basic_tx_pipeline.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_axi_basic_tx_pipeline.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_axi_basic_rx_pipeline.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_axi_basic_rx_pipeline.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_axi_basic_rx_null_gen.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_axi_basic_rx_null_gen.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_qpll_wrapper.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_qpll_wrapper.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_qpll_reset.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_qpll_reset.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_qpll_drp.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_qpll_drp.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pipe_user.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pipe_user.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pipe_sync.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pipe_sync.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pipe_reset.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pipe_reset.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pipe_rate.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pipe_rate.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pipe_eq.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pipe_eq.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pipe_drp.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pipe_drp.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pipe_clock.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pipe_clock.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pcie_pipe_misc.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pcie_pipe_misc.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pcie_pipe_lane.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pcie_pipe_lane.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pcie_bram_top_7x.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pcie_bram_top_7x.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_gt_wrapper.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_gt_wrapper.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_gtp_pipe_reset.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_gtp_pipe_reset.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_gtp_pipe_rate.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_gtp_pipe_rate.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_gtp_pipe_drp.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_gtp_pipe_drp.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_axi_basic_tx.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_axi_basic_tx.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_axi_basic_rx.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_axi_basic_rx.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = pkg_dma.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/pkg_dma.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pipe_wrapper.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pipe_wrapper.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pcie_pipe_pipeline.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pcie_pipe_pipeline.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pcie_7x.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pcie_7x.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_gt_rx_valid_filter_7x.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_gt_rx_valid_filter_7x.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_axi_basic_top.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_axi_basic_top.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = FF_tagram64x36.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FF_tagram64x36.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = DMA_FSM.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_FSM.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = DMA_Calculate.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/DMA_Calculate.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_pcie_top.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_pcie_top.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie_gt_top.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie_gt_top.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = Tx_Output_Arbitor.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Tx_Output_Arbitor.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = tx_Mem_Reader.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Mem_Reader.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = rx_usDMA_Channel.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_usDMA_Channel.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = rx_MWr_Channel.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MWr_Channel.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = rx_MRd_Channel.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_MRd_Channel.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = rx_dsDMA_Channel.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_dsDMA_Channel.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = rx_CplD_Channel.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_CplD_Channel.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = RxIn_Delays.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/RxIn_Delays.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = Interrupts.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Interrupts.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v7_pcie.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/v7_pcie.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = tx_Transact.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tx_Transact.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = rx_Transact.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/rx_Transact.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = Registers.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/Registers.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = pcie_axi_trn_bridge.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/pcie_axi_trn_bridge.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = Emul.v
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/xise/Emul.v
FILE_TYPE = Verilog
LIBRARY   = xil_defaultlib

NAME      = tlpControl.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/tlpControl.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = FIFO_Wrapper.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/FIFO_Wrapper.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib

NAME      = v5pcieDMA.vhd
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/sources_1/imports/adc16bitac701/rtl/v5pcieDMA.vhd
FILE_TYPE = VHDL
LIBRARY   = xil_defaultlib


<constrs_1>
FILESET_TYPE   = Constrs

Note: During the import operation, any constraint file(s) that are found in the ISE project will be added to the current Vivado project.
      However, please note that none of these files will be automatically marked as a "Target Constraint File". To set a constraint file
      as target, select the file in the GUI "Sources" window, right-click on this file and then select "Set Target UCF". Alternatively,
      the target constraint file can be set using the "set_property target_constrs_file <filename> <fileset>" Tcl command.

File(s):-
NAME      = pcie_x4_dma.ucf
FILE PATH = /home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.srcs/constrs_1/imports/ucf/pcie_x4_dma.ucf
FILE_TYPE = Unknown


<sim_1>
FILESET_TYPE   = SimulationSrcs

File(s):-
None

Section (3.3) - Design Runs(s)
------------------------------

<synth_1>
FLOW      = Vivado Synthesis 2014
PART      = xc7a200tfbg484-1
SRCSET    = sources_1
CONSTRSET = constrs_1
STRATEGY  = Vivado Synthesis Defaults

Options:-

Note: The current run uses Vivado Strategies; hence no ISE run options will be mapped to this run during the import operation.



<impl_1>
FLOW      = Vivado Implementation 2014
PART      = xc7a200tfbg484-1
SRCSET    = sources_1
CONSTRSET = constrs_1
STRATEGY  = Vivado Implementation Defaults

Options:-

Note: The current run uses Vivado Strategies; hence no ISE run options will be mapped to this run during the import operation.



<sim_1>
TOP  = tf64_pcie_trn
SOURCE_SET  = sources_1

Options:-
        
