Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jun  4 19:07:12 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file ../vivado-runs/post_imp_timing.rpt
| Design       : fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE
                                                              0.318         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE
                                                              0.318         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE
                                                              0.318         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D
                                                              0.339         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE
                                                              0.339         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE
                                                              0.339         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE
                                                              0.339         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE
                                                              0.339         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE
                                                              0.339         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE
                                                              0.339         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE
                                                              0.340         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE
                                                              0.340         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE
                                                              0.340         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE
                                                              0.340         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/instr_and_data_mem/RAM_reg/DIBDI[0]
                                                              0.346         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE
                                                              0.365         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE
                                                              0.382         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE
                                                              0.399         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE
                                                              0.406         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE
                                                              0.406         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE
                                                              0.413         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE
                                                              0.413         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE
                                                              0.413         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D
                                                              0.428         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE
                                                              0.445         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE
                                                              0.445         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE
                                                              0.448         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE
                                                              0.448         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE
                                                              0.448         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE
                                                              0.448         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/DIBDI[8]
                                                              0.455         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE
                                                              0.458         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE
                                                              0.458         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE
                                                              0.458         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE
                                                              0.458         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE
                                                              0.458         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE
                                                              0.458         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE
                                                              0.458         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE
                                                              0.461         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE
                                                              0.476         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/instr_and_data_mem/RAM_reg/DIBDI[8]
                                                              0.477         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE
                                                              0.481         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE
                                                              0.481         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE
                                                              0.481         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE
                                                              0.481         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE
                                                              0.482         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE
                                                              0.482         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE
                                                              0.482         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE
                                                              0.482         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE
                                                              0.510         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE
                                                              0.510         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE
                                                              0.510         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE
                                                              0.510         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D
                                                              0.513         
cores_wrapper/row_gen[1].col_gen[2].core_inst/instr_and_data_mem/RAM_reg/CLKBWRCLK
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/MEM_reg_64_127_21_23/RAMC/I
                                                              0.513         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D
                                                              0.518         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D
                                                              0.521         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D
                                                              0.527         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D
                                                              0.527         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D
                                                              0.542         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D
                                                              0.547         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D
                                                              0.556         
cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D
                                                              0.565         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D
                                                              0.566         
cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[0].core_inst/instr_and_data_mem/RAM_reg/DIBDI[27]
                                                              0.571         
cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE
                                                              0.576         
cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE
                                                              0.576         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D
                                                              0.578         
cores_wrapper/row_gen[1].col_gen[2].core_inst/instr_and_data_mem/RAM_reg/CLKBWRCLK
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/MEM_reg_0_63_21_23/RAMC/I
                                                              0.581         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D
                                                              0.588         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D
                                                              0.588         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D
                                                              0.589         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D
                                                              0.590         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D
                                                              0.592         
cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE
                                                              0.604         
cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE
                                                              0.604         
cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE
                                                              0.604         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D
                                                              0.610         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg/DIBDI[7]
                                                              0.611         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/DIBDI[0]
                                                              0.611         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D
                                                              0.612         
cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D
                                                              0.613         
cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D
                                                              0.618         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/DIBDI[2]
                                                              0.621         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/instr_and_data_mem/RAM_reg/DIBDI[7]
                                                              0.622         
cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/aluop1sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE
                                                              0.628         
cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/aluop1sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE
                                                              0.628         
cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/aluop1sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE
                                                              0.628         
cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/aluop1sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE
                                                              0.628         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D
                                                              0.630         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/instr_and_data_mem/RAM_reg/DIBDI[9]
                                                              0.634         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D
                                                              0.634         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D
                                                              0.635         
cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D
                                                              0.635         
cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[0].core_inst/instr_and_data_mem/RAM_reg/DIBDI[26]
                                                              0.641         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D
                                                              0.642         
cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/aluop1sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE
                                                              0.645         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D
                                                              0.647         
cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D
                                                              0.647         
cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/aluop2sel_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][0]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg/DIBDI[9]
                                                              0.649         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_HS_reg/R                   1.184         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_B_reg[2]/R                 1.263         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_B_reg[3]/R                 1.263         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[0]/R
                                                              1.264         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[1]/R
                                                              1.264         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_B_reg[0]/R                 1.268         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_B_reg[1]/R                 1.268         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_G_reg[0]/R                 1.268         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_G_reg[1]/R                 1.268         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_G_reg[2]/R                 1.268         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_G_reg[3]/R                 1.268         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_R_reg[2]/R                 1.268         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_R_reg[3]/R                 1.268         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/pixel_data_reg[7]/R
                                                              1.269         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[2]/R
                                                              1.269         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[3]/R
                                                              1.269         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[4]/R
                                                              1.269         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[5]/R
                                                              1.269         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[6]/R
                                                              1.269         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_VS_reg/R                   1.274         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/pixel_valid_reg/R
                                                              1.274         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/pixel_data_reg[3]/R
                                                              1.278         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[7]/R
                                                              1.278         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[8]/R
                                                              1.278         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/v_count_reg[9]/R
                                                              1.278         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_R_reg[0]/R                 1.279         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               VGA_R_reg[1]/R                 1.279         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/pixel_data_reg[1]/R
                                                              1.279         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/pixel_data_reg[2]/R
                                                              1.279         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/pixel_data_reg[4]/R
                                                              1.279         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/pixel_data_reg[5]/R
                                                              1.279         
sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                               vga_controller_inst/pixel_data_reg[6]/R
                                                              1.279         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[0]/R
                                                              1.597         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[10]/R
                                                              1.597         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[6]/R
                                                              1.597         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[7]/R
                                                              1.597         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[3]/R
                                                              1.678         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[4]/R
                                                              1.678         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[5]/R
                                                              1.678         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[1]/R
                                                              1.817         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[2]/R
                                                              1.817         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[8]/R
                                                              1.817         
sync_reset_gen_inst/reset_sync3_reg/C
                               vga_controller_inst/h_count_reg[9]/R
                                                              1.817         
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/delayed_vga_vram_addr_reg[0]/D
                                                              15.699        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[2].col_gen[3].core_inst/delayed_vga_vram_addr_reg[0]/D
                                                              16.036        
vga_controller_inst/v_count_reg[9]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[6]
                                                              16.501        
cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
                               vga_controller_inst/pixel_data_reg[3]/D
                                                              16.754        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[2].col_gen[2].core_inst/delayed_vga_vram_addr_reg[0]/D
                                                              16.930        
cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/CLKARDCLK
                               vga_controller_inst/pixel_data_reg[7]/D
                                                              16.951        
cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/CLKARDCLK
                               vga_controller_inst/pixel_data_reg[1]/D
                                                              17.067        
vga_controller_inst/v_count_reg[9]/C
                               cores_wrapper/row_gen[2].col_gen[3].core_inst/vram_mem/RAM_reg/ADDRARDADDR[6]
                                                              17.169        
cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
                               vga_controller_inst/pixel_data_reg[4]/D
                                                              17.220        
cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
                               vga_controller_inst/pixel_data_reg[2]/D
                                                              17.270        
cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
                               vga_controller_inst/pixel_data_reg[5]/D
                                                              17.390        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/delayed_vga_vram_addr_reg[0]/D
                                                              17.409        
cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
                               vga_controller_inst/pixel_data_reg[6]/D
                                                              17.418        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[0].col_gen[1].core_inst/delayed_vga_vram_addr_reg[0]/D
                                                              17.929        
vga_controller_inst/v_count_reg[9]/C
                               cores_wrapper/row_gen[2].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[6]
                                                              17.930        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[11]
                                                              18.132        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/delayed_vga_vram_addr_reg[0]/D
                                                              18.174        
vga_controller_inst/v_count_reg[9]/C
                               cores_wrapper/row_gen[2].col_gen[0].core_inst/vram_mem/RAM_reg/ADDRARDADDR[6]
                                                              18.267        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[12]
                                                              18.595        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[0].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[5]
                                                              18.609        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[8]
                                                              18.644        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[5]
                                                              18.687        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/delayed_vga_vram_addr_reg[0]/D
                                                              18.751        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[0].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[11]
                                                              18.753        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[11]
                                                              18.755        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[0].core_inst/vram_mem/RAM_reg/ADDRARDADDR[11]
                                                              18.770        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[12]
                                                              18.772        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[2].col_gen[3].core_inst/vram_mem/RAM_reg/ADDRARDADDR[11]
                                                              18.800        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[5]
                                                              18.812        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[0].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[14]
                                                              18.887        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[7]
                                                              18.888        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[7]
                                                              18.935        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[12]
                                                              18.951        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[5]
                                                              18.952        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[14]
                                                              18.989        
vga_controller_inst/h_count_reg[9]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[9]
                                                              19.035        
vga_controller_inst/h_count_reg[9]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[10]
                                                              19.048        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[0].core_inst/vram_mem/RAM_reg/ADDRARDADDR[13]
                                                              19.069        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[11]
                                                              19.096        
vga_controller_inst/h_count_reg[9]/C
                               cores_wrapper/row_gen[1].col_gen[0].core_inst/vram_mem/RAM_reg/ADDRARDADDR[10]
                                                              19.101        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[8]
                                                              19.147        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[13]
                                                              19.159        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[0].core_inst/vram_mem/RAM_reg/ADDRARDADDR[12]
                                                              19.171        
vga_controller_inst/h_count_reg[9]/C
                               cores_wrapper/row_gen[1].col_gen[0].core_inst/vram_mem/RAM_reg/ADDRARDADDR[9]
                                                              19.178        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[8]
                                                              19.183        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[14]
                                                              19.230        
vga_controller_inst/v_count_reg[9]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[6]
                                                              19.236        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[14]
                                                              19.246        
vga_controller_inst/h_count_reg[9]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[10]
                                                              19.249        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[2].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[13]
                                                              19.256        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[0].col_gen[3].core_inst/vram_mem/RAM_reg/ADDRARDADDR[11]
                                                              19.260        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[0].col_gen[1].core_inst/vram_mem/RAM_reg/ADDRARDADDR[12]
                                                              19.284        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[3].col_gen[0].core_inst/vram_mem/RAM_reg/ADDRARDADDR[11]
                                                              19.287        
vga_controller_inst/v_count_reg[9]/C
                               cores_wrapper/row_gen[0].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[6]
                                                              19.288        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[2].col_gen[3].core_inst/vram_mem/RAM_reg/ADDRARDADDR[8]
                                                              19.312        
vga_controller_inst/h_count_reg[10]/C
                               cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/ADDRARDADDR[13]
                                                              19.343        
vga_controller_inst/v_count_reg[8]/C
                               cores_wrapper/row_gen[2].col_gen[3].core_inst/vram_mem/RAM_reg/ADDRARDADDR[5]
                                                              19.355        



