Loading plugins phase: Elapsed time ==> 2s.896ms
Initializing data phase: Elapsed time ==> 11s.052ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Lab2.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.702ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.574ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab2.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Lab2.cyprj -dcpsoc3 Lab2.v -verilog
======================================================================

======================================================================
Compiling:  Lab2.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Lab2.cyprj -dcpsoc3 Lab2.v -verilog
======================================================================

======================================================================
Compiling:  Lab2.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Lab2.cyprj -dcpsoc3 -verilog Lab2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 26 22:16:08 2014


======================================================================
Compiling:  Lab2.v
Program  :   vpp
Options  :    -yv2 -q10 Lab2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 26 22:16:08 2014

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab2.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab2.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Lab2.cyprj -dcpsoc3 -verilog Lab2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 26 22:16:09 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\codegentemp\Lab2.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\codegentemp\Lab2.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Lab2.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Lab2.cyprj -dcpsoc3 -verilog Lab2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 26 22:16:13 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\codegentemp\Lab2.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\codegentemp\Lab2.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_548
	\Stopwatch:Net_260\
	Net_795
	Net_798
	\Stopwatch:Net_53\
	\Stopwatch:TimerUDB:ctrl_ic_1\
	\Stopwatch:TimerUDB:ctrl_ic_0\
	Net_797
	\Stopwatch:Net_102\
	\Stopwatch:Net_266\
	Net_727
	Net_728
	Net_729
	Net_730
	Net_731
	Net_732
	Net_733


Deleted 17 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \SecondTimer:Net_260\
Aliasing Net_12 to \SecondTimer:Net_260\
Aliasing tmpOE__LED4_net_0 to \SecondTimer:Net_102\
Aliasing one to \SecondTimer:Net_102\
Aliasing \Display:tmpOE__LCDPort_net_6\ to \SecondTimer:Net_102\
Aliasing \Display:tmpOE__LCDPort_net_5\ to \SecondTimer:Net_102\
Aliasing \Display:tmpOE__LCDPort_net_4\ to \SecondTimer:Net_102\
Aliasing \Display:tmpOE__LCDPort_net_3\ to \SecondTimer:Net_102\
Aliasing \Display:tmpOE__LCDPort_net_2\ to \SecondTimer:Net_102\
Aliasing \Display:tmpOE__LCDPort_net_1\ to \SecondTimer:Net_102\
Aliasing \Display:tmpOE__LCDPort_net_0\ to \SecondTimer:Net_102\
Aliasing \Stopwatch:TimerUDB:ctrl_cmode_1\ to \SecondTimer:Net_260\
Aliasing \Stopwatch:TimerUDB:ctrl_cmode_0\ to \SecondTimer:Net_102\
Aliasing \Stopwatch:TimerUDB:ctrl_tmode_1\ to \SecondTimer:Net_260\
Aliasing \Stopwatch:TimerUDB:ctrl_tmode_0\ to \SecondTimer:Net_102\
Aliasing \Stopwatch:TimerUDB:status_6\ to \SecondTimer:Net_260\
Aliasing \Stopwatch:TimerUDB:status_5\ to \SecondTimer:Net_260\
Aliasing \Stopwatch:TimerUDB:status_4\ to \SecondTimer:Net_260\
Aliasing \Stopwatch:TimerUDB:status_0\ to \Stopwatch:TimerUDB:tc_i\
Aliasing \StopwatchReset:rst\ to \SecondTimer:Net_260\
Aliasing tmpOE__SW3_StopwatchStop_net_0 to \SecondTimer:Net_102\
Aliasing tmpOE__SW2_StopwatchStart_net_0 to \SecondTimer:Net_102\
Aliasing \StopwatchStart:status_1\ to \SecondTimer:Net_260\
Aliasing \StopwatchStart:status_2\ to \SecondTimer:Net_260\
Aliasing \StopwatchStart:status_3\ to \SecondTimer:Net_260\
Aliasing \StopwatchStart:status_4\ to \SecondTimer:Net_260\
Aliasing \StopwatchStart:status_5\ to \SecondTimer:Net_260\
Aliasing \StopwatchStart:status_6\ to \SecondTimer:Net_260\
Aliasing \StopwatchStart:status_7\ to \SecondTimer:Net_260\
Aliasing \Stopwatch:TimerUDB:hwEnable_reg\\D\ to \Stopwatch:TimerUDB:run_mode\
Aliasing \Stopwatch:TimerUDB:capture_out_reg_i\\D\ to \Stopwatch:TimerUDB:capt_fifo_load_int\
Aliasing \Stopwatch:TimerUDB:trig_last\\D\ to \StopwatchStart:status_0\
Removing Rhs of wire \SecondTimer:Net_266\[3] = \SecondTimer:Net_102\[11]
Removing Rhs of wire zero[4] = \SecondTimer:Net_260\[2]
Removing Lhs of wire Net_12[5] = zero[4]
Removing Rhs of wire Net_402[10] = \SecondTimer:Net_51\[6]
Removing Rhs of wire tmpOE__LED4_net_0[14] = \SecondTimer:Net_266\[3]
Removing Lhs of wire one[18] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_6\[21] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_5\[22] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_4\[23] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_3\[24] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_2\[25] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_1\[26] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Display:tmpOE__LCDPort_net_0\[27] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Stopwatch:TimerUDB:ctrl_enable\[63] = \Stopwatch:TimerUDB:control_7\[55]
Removing Lhs of wire \Stopwatch:TimerUDB:ctrl_ten\[64] = \Stopwatch:TimerUDB:control_4\[58]
Removing Lhs of wire \Stopwatch:TimerUDB:ctrl_cmode_1\[65] = zero[4]
Removing Lhs of wire \Stopwatch:TimerUDB:ctrl_cmode_0\[66] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \Stopwatch:TimerUDB:ctrl_tmode_1\[67] = zero[4]
Removing Lhs of wire \Stopwatch:TimerUDB:ctrl_tmode_0\[68] = tmpOE__LED4_net_0[14]
Removing Rhs of wire \Stopwatch:TimerUDB:timer_enable\[75] = \Stopwatch:TimerUDB:runmode_enable\[87]
Removing Rhs of wire \Stopwatch:TimerUDB:run_mode\[76] = \Stopwatch:TimerUDB:hwEnable\[77]
Removing Lhs of wire \Stopwatch:TimerUDB:run_mode\[76] = \Stopwatch:TimerUDB:control_7\[55]
Removing Lhs of wire \Stopwatch:TimerUDB:tc_i\[81] = \Stopwatch:TimerUDB:status_tc\[78]
Removing Lhs of wire \Stopwatch:TimerUDB:capt_fifo_load_int\[86] = \Stopwatch:TimerUDB:capt_fifo_load\[74]
Removing Rhs of wire Net_405[91] = \StopwatchReset:control_out_0\[287]
Removing Rhs of wire Net_405[91] = \StopwatchReset:control_0\[310]
Removing Lhs of wire \Stopwatch:TimerUDB:status_6\[95] = zero[4]
Removing Lhs of wire \Stopwatch:TimerUDB:status_5\[96] = zero[4]
Removing Lhs of wire \Stopwatch:TimerUDB:status_4\[97] = zero[4]
Removing Lhs of wire \Stopwatch:TimerUDB:status_0\[98] = \Stopwatch:TimerUDB:status_tc\[78]
Removing Lhs of wire \Stopwatch:TimerUDB:status_1\[99] = \Stopwatch:TimerUDB:capt_fifo_load\[74]
Removing Rhs of wire \Stopwatch:TimerUDB:status_2\[100] = \Stopwatch:TimerUDB:fifo_full\[101]
Removing Rhs of wire \Stopwatch:TimerUDB:status_3\[102] = \Stopwatch:TimerUDB:fifo_nempty\[103]
Removing Lhs of wire \Stopwatch:TimerUDB:cs_addr_2\[105] = Net_405[91]
Removing Lhs of wire \Stopwatch:TimerUDB:cs_addr_1\[106] = \Stopwatch:TimerUDB:trig_reg\[94]
Removing Lhs of wire \Stopwatch:TimerUDB:cs_addr_0\[107] = \Stopwatch:TimerUDB:per_zero\[80]
Removing Lhs of wire \StopwatchReset:clk\[285] = Net_412[50]
Removing Lhs of wire \StopwatchReset:rst\[286] = zero[4]
Removing Lhs of wire tmpOE__SW3_StopwatchStop_net_0[312] = tmpOE__LED4_net_0[14]
Removing Lhs of wire tmpOE__SW2_StopwatchStart_net_0[318] = tmpOE__LED4_net_0[14]
Removing Lhs of wire \StopwatchStart:status_0\[323] = Net_424[89]
Removing Lhs of wire \StopwatchStart:status_1\[324] = zero[4]
Removing Lhs of wire \StopwatchStart:status_2\[325] = zero[4]
Removing Lhs of wire \StopwatchStart:status_3\[326] = zero[4]
Removing Lhs of wire \StopwatchStart:status_4\[327] = zero[4]
Removing Lhs of wire \StopwatchStart:status_5\[328] = zero[4]
Removing Lhs of wire \StopwatchStart:status_6\[329] = zero[4]
Removing Lhs of wire \StopwatchStart:status_7\[330] = zero[4]
Removing Lhs of wire \Stopwatch:TimerUDB:capture_last\\D\[334] = Net_425[72]
Removing Lhs of wire \Stopwatch:TimerUDB:tc_reg_i\\D\[335] = \Stopwatch:TimerUDB:status_tc\[78]
Removing Lhs of wire \Stopwatch:TimerUDB:hwEnable_reg\\D\[336] = \Stopwatch:TimerUDB:control_7\[55]
Removing Lhs of wire \Stopwatch:TimerUDB:capture_out_reg_i\\D\[337] = \Stopwatch:TimerUDB:capt_fifo_load\[74]
Removing Lhs of wire \Stopwatch:TimerUDB:trig_last\\D\[338] = Net_424[89]

------------------------------------------------------
Aliased 0 equations, 53 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__LED4_net_0' (cost = 0):
tmpOE__LED4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_425' (cost = 0):
Net_425 <= (not Net_479);

Note:  Expanding virtual equation for '\Stopwatch:TimerUDB:trigger_polarized\' (cost = 0):
\Stopwatch:TimerUDB:trigger_polarized\ <= (\Stopwatch:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for 'Net_424' (cost = 0):
Net_424 <= (not Net_613);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Stopwatch:TimerUDB:fifo_load_polarized\' (cost = 1):
\Stopwatch:TimerUDB:fifo_load_polarized\ <= ((not \Stopwatch:TimerUDB:capture_last\ and not Net_479));

Note:  Expanding virtual equation for '\Stopwatch:TimerUDB:trigger_enable\' (cost = 3):
\Stopwatch:TimerUDB:trigger_enable\ <= ((\Stopwatch:TimerUDB:control_4\ and \Stopwatch:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Stopwatch:TimerUDB:timer_enable\' (cost = 2):
\Stopwatch:TimerUDB:timer_enable\ <= ((\Stopwatch:TimerUDB:control_7\ and \Stopwatch:TimerUDB:control_4\ and \Stopwatch:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 8 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Lab2.cyprj" -dcpsoc3 Lab2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.398ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Wednesday, 26 February 2014 22:16:15
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Stephen\Dropbox\Masters Project\PSoC Course\Lab2.cydsn\Lab2.cyprj -d CY8C5868AXI-LP035 Lab2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Stopwatch_clock'. Fanout=3, Signal=Net_412
    Digital Clock 1: Automatic-assigning  clock 'SecondTimer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Stopwatch:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Stopwatch:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Stopwatch:TimerUDB:tc_reg_i\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Stopwatch:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Stopwatch_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Stopwatch_clock, EnableOut: Constant 1
    UDB Clk/Enable \Stopwatch:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Stopwatch_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Stopwatch_clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_425:macrocell'
    Removed unused cell/equation '\Stopwatch:TimerUDB:trig_fall_detected\\D\:macrocell'
    Removed unused cell/equation '\Stopwatch:TimerUDB:trig_rise_detected\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            input => Net_402 ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2_StopwatchStart(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2_StopwatchStart(0)__PA ,
            fb => Net_613 ,
            pad => SW2_StopwatchStart(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3_StopwatchStop(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3_StopwatchStop(0)__PA ,
            fb => Net_479 ,
            pad => SW3_StopwatchStop(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(0)\__PA ,
            pad => \Display:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(1)\__PA ,
            pad => \Display:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(2)\__PA ,
            pad => \Display:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(3)\__PA ,
            pad => \Display:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(4)\__PA ,
            pad => \Display:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(5)\__PA ,
            pad => \Display:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Display:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Display:LCDPort(6)\__PA ,
            pad => \Display:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_424, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_613
        );
        Output = Net_424 (fanout=1)

    MacroCell: Name=\Stopwatch:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              !\Stopwatch:TimerUDB:capture_last\ * 
              \Stopwatch:TimerUDB:trig_rise_detected\ * !Net_479
        );
        Output = \Stopwatch:TimerUDB:capt_fifo_load\ (fanout=5)

    MacroCell: Name=\Stopwatch:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_479
        );
        Output = \Stopwatch:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Stopwatch:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              \Stopwatch:TimerUDB:per_zero\ * 
              \Stopwatch:TimerUDB:trig_rise_detected\
        );
        Output = \Stopwatch:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Stopwatch:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              \Stopwatch:TimerUDB:trig_last\ * !Net_405 * Net_613
            + \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              !Net_405 * \Stopwatch:TimerUDB:trig_fall_detected\
        );
        Output = \Stopwatch:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\Stopwatch:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_613
        );
        Output = \Stopwatch:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\Stopwatch:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              \Stopwatch:TimerUDB:trig_rise_detected\
        );
        Output = \Stopwatch:TimerUDB:trig_reg\ (fanout=4)

    MacroCell: Name=\Stopwatch:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              !\Stopwatch:TimerUDB:trig_last\ * !Net_405 * !Net_613
            + \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              \Stopwatch:TimerUDB:trig_rise_detected\ * !Net_405
        );
        Output = \Stopwatch:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Stopwatch:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_412 ,
            cs_addr_2 => Net_405 ,
            cs_addr_1 => \Stopwatch:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Stopwatch:TimerUDB:per_zero\ ,
            f0_load => \Stopwatch:TimerUDB:capt_fifo_load\ ,
            chain_out => \Stopwatch:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Stopwatch:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Stopwatch:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_412 ,
            cs_addr_2 => Net_405 ,
            cs_addr_1 => \Stopwatch:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Stopwatch:TimerUDB:per_zero\ ,
            f0_load => \Stopwatch:TimerUDB:capt_fifo_load\ ,
            chain_in => \Stopwatch:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Stopwatch:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Stopwatch:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Stopwatch:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Stopwatch:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_412 ,
            cs_addr_2 => Net_405 ,
            cs_addr_1 => \Stopwatch:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Stopwatch:TimerUDB:per_zero\ ,
            f0_load => \Stopwatch:TimerUDB:capt_fifo_load\ ,
            chain_in => \Stopwatch:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Stopwatch:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Stopwatch:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Stopwatch:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Stopwatch:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_412 ,
            cs_addr_2 => Net_405 ,
            cs_addr_1 => \Stopwatch:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Stopwatch:TimerUDB:per_zero\ ,
            f0_load => \Stopwatch:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Stopwatch:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Stopwatch:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Stopwatch:TimerUDB:status_2\ ,
            chain_in => \Stopwatch:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Stopwatch:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StopwatchStart:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_424 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Stopwatch:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_405 ,
            clock => Net_412 ,
            status_3 => \Stopwatch:TimerUDB:status_3\ ,
            status_2 => \Stopwatch:TimerUDB:status_2\ ,
            status_1 => \Stopwatch:TimerUDB:capt_fifo_load\ ,
            status_0 => \Stopwatch:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Stopwatch:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_412 ,
            control_7 => \Stopwatch:TimerUDB:control_7\ ,
            control_6 => \Stopwatch:TimerUDB:control_6\ ,
            control_5 => \Stopwatch:TimerUDB:control_5\ ,
            control_4 => \Stopwatch:TimerUDB:control_4\ ,
            control_3 => \Stopwatch:TimerUDB:control_3\ ,
            control_2 => \Stopwatch:TimerUDB:control_2\ ,
            control_1 => \Stopwatch:TimerUDB:control_1\ ,
            control_0 => \Stopwatch:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\StopwatchReset:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_412 ,
            control_7 => \StopwatchReset:control_7\ ,
            control_6 => \StopwatchReset:control_6\ ,
            control_5 => \StopwatchReset:control_5\ ,
            control_4 => \StopwatchReset:control_4\ ,
            control_3 => \StopwatchReset:control_3\ ,
            control_2 => \StopwatchReset:control_2\ ,
            control_1 => \StopwatchReset:control_1\ ,
            control_0 => Net_405 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   13 :   59 :   72 :  18.06%
UDB Macrocells                :    9 :  183 :  192 :   4.69%
UDB Unique Pterms             :    9 :  375 :  384 :   2.34%
UDB Total Pterms              :   10 :      :      : 
UDB Datapath Cells            :    4 :   20 :   24 :  16.67%
UDB Status Cells              :    2 :   22 :   24 :   8.33%
             Status Registers :    1 
            StatusI Registers :    1 
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    0 :   32 :   32 :   0.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.542ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.860ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(6)][IoId=(3)] : LED4(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : SW2_StopwatchStart(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SW3_StopwatchStop(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \Display:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \Display:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \Display:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \Display:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \Display:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \Display:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \Display:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.520ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.25
                   Pterms :            2.25
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.005ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 98, final cost is 98 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       4.00 :       2.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
datapathcell: Name =\Stopwatch:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_412 ,
        cs_addr_2 => Net_405 ,
        cs_addr_1 => \Stopwatch:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Stopwatch:TimerUDB:per_zero\ ,
        f0_load => \Stopwatch:TimerUDB:capt_fifo_load\ ,
        chain_in => \Stopwatch:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Stopwatch:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Stopwatch:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Stopwatch:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(0,5)] contents:
datapathcell: Name =\Stopwatch:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_412 ,
        cs_addr_2 => Net_405 ,
        cs_addr_1 => \Stopwatch:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Stopwatch:TimerUDB:per_zero\ ,
        f0_load => \Stopwatch:TimerUDB:capt_fifo_load\ ,
        chain_in => \Stopwatch:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Stopwatch:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Stopwatch:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Stopwatch:TimerUDB:sT32:timerdp:u3\

controlcell: Name =\StopwatchReset:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_412 ,
        control_7 => \StopwatchReset:control_7\ ,
        control_6 => \StopwatchReset:control_6\ ,
        control_5 => \StopwatchReset:control_5\ ,
        control_4 => \StopwatchReset:control_4\ ,
        control_3 => \StopwatchReset:control_3\ ,
        control_2 => \StopwatchReset:control_2\ ,
        control_1 => \StopwatchReset:control_1\ ,
        control_0 => Net_405 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Stopwatch:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              !\Stopwatch:TimerUDB:capture_last\ * 
              \Stopwatch:TimerUDB:trig_rise_detected\ * !Net_479
        );
        Output = \Stopwatch:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Stopwatch:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_479
        );
        Output = \Stopwatch:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Stopwatch:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              \Stopwatch:TimerUDB:per_zero\ * 
              \Stopwatch:TimerUDB:trig_rise_detected\
        );
        Output = \Stopwatch:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Stopwatch:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              !\Stopwatch:TimerUDB:trig_last\ * !Net_405 * !Net_613
            + \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              \Stopwatch:TimerUDB:trig_rise_detected\ * !Net_405
        );
        Output = \Stopwatch:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Stopwatch:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_412 ,
        cs_addr_2 => Net_405 ,
        cs_addr_1 => \Stopwatch:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Stopwatch:TimerUDB:per_zero\ ,
        f0_load => \Stopwatch:TimerUDB:capt_fifo_load\ ,
        chain_out => \Stopwatch:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Stopwatch:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\Stopwatch:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_405 ,
        clock => Net_412 ,
        status_3 => \Stopwatch:TimerUDB:status_3\ ,
        status_2 => \Stopwatch:TimerUDB:status_2\ ,
        status_1 => \Stopwatch:TimerUDB:capt_fifo_load\ ,
        status_0 => \Stopwatch:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Stopwatch:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_412 ,
        control_7 => \Stopwatch:TimerUDB:control_7\ ,
        control_6 => \Stopwatch:TimerUDB:control_6\ ,
        control_5 => \Stopwatch:TimerUDB:control_5\ ,
        control_4 => \Stopwatch:TimerUDB:control_4\ ,
        control_3 => \Stopwatch:TimerUDB:control_3\ ,
        control_2 => \Stopwatch:TimerUDB:control_2\ ,
        control_1 => \Stopwatch:TimerUDB:control_1\ ,
        control_0 => \Stopwatch:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_424, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_613
        );
        Output = Net_424 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Stopwatch:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              \Stopwatch:TimerUDB:trig_last\ * !Net_405 * Net_613
            + \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              !Net_405 * \Stopwatch:TimerUDB:trig_fall_detected\
        );
        Output = \Stopwatch:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Stopwatch:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_613
        );
        Output = \Stopwatch:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Stopwatch:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stopwatch:TimerUDB:control_7\ * \Stopwatch:TimerUDB:control_4\ * 
              \Stopwatch:TimerUDB:trig_rise_detected\
        );
        Output = \Stopwatch:TimerUDB:trig_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Stopwatch:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_412 ,
        cs_addr_2 => Net_405 ,
        cs_addr_1 => \Stopwatch:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Stopwatch:TimerUDB:per_zero\ ,
        f0_load => \Stopwatch:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Stopwatch:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Stopwatch:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Stopwatch:TimerUDB:status_2\ ,
        chain_in => \Stopwatch:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Stopwatch:TimerUDB:sT32:timerdp:u2\

statuscell: Name =\StopwatchStart:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_424 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: empty
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Display:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(0)\__PA ,
        pad => \Display:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Display:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(1)\__PA ,
        pad => \Display:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Display:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(2)\__PA ,
        pad => \Display:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \Display:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(3)\__PA ,
        pad => \Display:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Display:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(4)\__PA ,
        pad => \Display:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Display:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(5)\__PA ,
        pad => \Display:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Display:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Display:LCDPort(6)\__PA ,
        pad => \Display:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = SW2_StopwatchStart(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2_StopwatchStart(0)__PA ,
        fb => Net_613 ,
        pad => SW2_StopwatchStart(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        input => Net_402 ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = SW3_StopwatchStop(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW3_StopwatchStop(0)__PA ,
        fb => Net_479 ,
        pad => SW3_StopwatchStop(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_412 ,
            dclk_0 => Net_412_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\SecondTimer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_402 ,
            cmp => \SecondTimer:Net_261\ ,
            irq => \SecondTimer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |  \Display:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |  \Display:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |  \Display:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |  \Display:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |  \Display:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |  \Display:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |  \Display:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+------------
   6 |   1 |     * |      NONE |      RES_PULL_UP | SW2_StopwatchStart(0) | FB(Net_613)
     |   3 |     * |      NONE |         CMOS_OUT |               LED4(0) | In(Net_402)
-----+-----+-------+-----------+------------------+-----------------------+------------
  15 |   5 |     * |      NONE |      RES_PULL_UP |  SW3_StopwatchStop(0) | FB(Net_479)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.016ms
Digital Placement phase: Elapsed time ==> 7s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.111ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.960ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab2_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.551ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 4s.781ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.397ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 24s.842ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 25s.556ms
API generation phase: Elapsed time ==> 3s.336ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.002ms
