<stg><name>main</name>


<trans_list>

<trans id="18" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="19" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:0 %b_num_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_num_0_loc"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:1 %b_num_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_num_1_loc"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:2 %b_num_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_num_2_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:5 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_1, i32 %b_num_2_loc, i32 %b_num_1_loc, i32 %b_num_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:5 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_1, i32 %b_num_2_loc, i32 %b_num_1_loc, i32 %b_num_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:6 %b_num_2_loc_load = load i32 %b_num_2_loc

]]></Node>
<StgValue><ssdm name="b_num_2_loc_load"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:7 %b_num_1_loc_load = load i32 %b_num_1_loc

]]></Node>
<StgValue><ssdm name="b_num_1_loc_load"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:8 %b_num_0_loc_load = load i32 %b_num_0_loc

]]></Node>
<StgValue><ssdm name="b_num_0_loc_load"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:9 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_142_1, i32 %b_num_2_loc_load, i32 %b_num_1_loc_load, i32 %b_num_0_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:4 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:9 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_142_1, i32 %b_num_2_loc_load, i32 %b_num_1_loc_load, i32 %b_num_0_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32">
<![CDATA[
codeRepl:10 %ret_ln101 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
<dataflow id="22" from="StgValue_21" to="b_num_0_loc" fromId="21" toId="5">
</dataflow>
<dataflow id="23" from="StgValue_21" to="b_num_1_loc" fromId="21" toId="6">
</dataflow>
<dataflow id="24" from="StgValue_21" to="b_num_2_loc" fromId="21" toId="7">
</dataflow>
<dataflow id="26" from="main_Pipeline_VITIS_LOOP_21_1" to="call_ln0" fromId="25" toId="8">
</dataflow>
<dataflow id="27" from="b_num_2_loc" to="call_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="28" from="b_num_1_loc" to="call_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="29" from="b_num_0_loc" to="call_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="30" from="main_Pipeline_VITIS_LOOP_21_1" to="call_ln0" fromId="25" toId="9">
</dataflow>
<dataflow id="31" from="b_num_2_loc" to="call_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="32" from="b_num_1_loc" to="call_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="33" from="b_num_0_loc" to="call_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="34" from="b_num_2_loc" to="b_num_2_loc_load" fromId="7" toId="10">
</dataflow>
<dataflow id="35" from="b_num_1_loc" to="b_num_1_loc_load" fromId="6" toId="11">
</dataflow>
<dataflow id="36" from="b_num_0_loc" to="b_num_0_loc_load" fromId="5" toId="12">
</dataflow>
<dataflow id="38" from="main_Pipeline_VITIS_LOOP_142_1" to="call_ln0" fromId="37" toId="13">
</dataflow>
<dataflow id="39" from="b_num_2_loc_load" to="call_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="40" from="b_num_1_loc_load" to="call_ln0" fromId="11" toId="13">
</dataflow>
<dataflow id="41" from="b_num_0_loc_load" to="call_ln0" fromId="12" toId="13">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="14">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specbitsmap_ln0" fromId="44" toId="14">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="46" toId="15">
</dataflow>
<dataflow id="49" from="empty" to="spectopmodule_ln0" fromId="48" toId="15">
</dataflow>
<dataflow id="50" from="main_Pipeline_VITIS_LOOP_142_1" to="call_ln0" fromId="37" toId="16">
</dataflow>
<dataflow id="51" from="b_num_2_loc_load" to="call_ln0" fromId="10" toId="16">
</dataflow>
<dataflow id="52" from="b_num_1_loc_load" to="call_ln0" fromId="11" toId="16">
</dataflow>
<dataflow id="53" from="b_num_0_loc_load" to="call_ln0" fromId="12" toId="16">
</dataflow>
<dataflow id="54" from="StgValue_44" to="ret_ln101" fromId="44" toId="17">
</dataflow>
</dataflows>


</stg>
