INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/simon/Desktop/elettro/snake/snake.sim/sim_1/impl/timing/xsim/vgasim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgebutton
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettro/snake/snake.srcs/sources_1/new/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simon/Desktop/elettro/snake/snake.srcs/sim_1/new/vgasim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vgasim
