<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select4c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select4c.v</a>
defines: 
time_elapsed: 0.284s
ram usage: 27756 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp3q6wz4v/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select4c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select4c.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select4c.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select4c.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select4c.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select4c.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select4c.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select4c.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:21
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:22, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:23
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:24
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:25
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:26
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:27, file:<a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select4c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select4c.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:5
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:4, line:6
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (idx), id:2, line:6
          |vpiName:idx
          |vpiFullName:work@top.idx
        |vpiRhs:
        \_constant: , id:3, line:6
          |vpiConstType:3
          |BIN:&#39;bx
      |vpiStmt:
      \_force: , id:5, line:7
        |vpiRhs:
        \_constant: , id:10, line:7
          |vpiConstType:3
          |vpiSize:1
          |BIN:1
        |vpiLhs:
        \_indexed_part_select: , id:8, line:7
          |vpiConstantSelect:1
          |vpiIndexedPartSelectType:1
          |vpiBaseExpr:
          \_ref_obj: (idx), id:6, line:7
            |vpiName:idx
          |vpiWidthExpr:
          \_constant: , id:7, line:7
            |vpiConstType:7
            |vpiSize:32
            |INT:1
      |vpiStmt:
      \_release: , id:11, line:8
        |vpiLhs:
        \_indexed_part_select: , id:14, line:8
          |vpiConstantSelect:1
          |vpiIndexedPartSelectType:1
          |vpiBaseExpr:
          \_ref_obj: (idx), id:12, line:8
            |vpiName:idx
          |vpiWidthExpr:
          \_constant: , id:13, line:8
            |vpiConstType:7
            |vpiSize:32
            |INT:1
  |vpiNet:
  \_logic_net: (vec), id:28, line:2
    |vpiName:vec
    |vpiFullName:work@top.vec
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (idx), id:29, line:3
    |vpiName:idx
    |vpiFullName:work@top.idx
|uhdmtopModules:
\_module: work@top (work@top), id:30, file:<a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select4c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select4c.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (vec), id:19, line:2, parent:work@top
    |vpiName:vec
    |vpiFullName:work@top.vec
    |vpiNetType:1
    |vpiRange:
    \_range: , id:18
      |vpiLeftRange:
      \_constant: , id:16
        |INT:2
      |vpiRightRange:
      \_constant: , id:17
        |INT:-1
  |vpiNet:
  \_logic_net: (idx), id:20, line:3, parent:work@top
    |vpiName:idx
    |vpiFullName:work@top.idx

Object: work_top of type 32 @ 1
Object:  of type 24 @ 0
Object: work_top of type 4 @ 5
Object:  of type 3 @ 6
Object:  of type 7 @ 6
Object: idx of type 608 @ 6
Object:  of type 16 @ 7
%Error: 	! Unhandled type: 16
Object:  of type 50 @ 8
%Error: 	! Unhandled type: 50
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 1
Object: vec of type 36 @ 2
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>