// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module decode_upsamp6 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv6_out_dout,
        conv6_out_num_data_valid,
        conv6_out_fifo_cap,
        conv6_out_empty_n,
        conv6_out_read,
        upsamp6_out_din,
        upsamp6_out_num_data_valid,
        upsamp6_out_fifo_cap,
        upsamp6_out_full_n,
        upsamp6_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [39:0] conv6_out_dout;
input  [1:0] conv6_out_num_data_valid;
input  [1:0] conv6_out_fifo_cap;
input   conv6_out_empty_n;
output   conv6_out_read;
output  [39:0] upsamp6_out_din;
input  [1:0] upsamp6_out_num_data_valid;
input  [1:0] upsamp6_out_fifo_cap;
input   upsamp6_out_full_n;
output   upsamp6_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg conv6_out_read;
reg[39:0] upsamp6_out_din;
reg upsamp6_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    internal_ap_ready;
wire    ap_CS_fsm_pp0_stage15;
reg   [0:0] icmp_ln76_reg_719;
reg   [0:0] empty_reg_748;
reg    ap_predicate_op174_read_state16;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state32_pp0_stage15_iter1;
reg    ap_block_pp0_stage15_subdone;
reg    ap_condition_exit_pp0_iter0_stage15;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv6_out_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage0;
reg    upsamp6_out_blk_n;
wire   [0:0] icmp_ln76_fu_417_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op181_read_state17;
reg    ap_block_state17_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] add_ln76_fu_423_p2;
reg   [9:0] add_ln76_reg_723;
wire   [4:0] select_ln76_fu_441_p3;
reg   [4:0] select_ln76_reg_728;
wire   [4:0] select_ln76_1_fu_455_p3;
reg   [4:0] select_ln76_1_reg_733;
reg   [3:0] div15_i_udiv_reg_738;
wire   [0:0] empty_fu_481_p2;
reg    ap_predicate_op62_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state18_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [39:0] conv6_out_read_reg_757;
wire   [5:0] div15_i_udiv_cast6_fu_494_p1;
reg   [5:0] div15_i_udiv_cast6_reg_762;
reg    ap_predicate_op73_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state19_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [7:0] upsam_buf_addr_2_reg_773;
reg   [39:0] conv6_out_read_1_reg_778;
wire   [39:0] upsam_buf6_q0;
reg   [39:0] upsam_buf_load_reg_783;
wire   [6:0] div15_i_udiv_cast7_fu_519_p1;
reg   [6:0] div15_i_udiv_cast7_reg_788;
reg    ap_predicate_op85_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state20_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg   [7:0] upsam_buf_addr_3_reg_796;
reg   [7:0] upsam_buf_addr_4_reg_801;
reg   [39:0] conv6_out_read_2_reg_806;
reg   [39:0] upsam_buf_load_1_reg_811;
wire   [39:0] upsam_buf6_q1;
reg   [39:0] upsam_buf_load_2_reg_816;
reg   [7:0] upsam_buf_addr_5_reg_821;
reg    ap_predicate_op97_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state21_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [7:0] upsam_buf_addr_6_reg_827;
reg   [39:0] conv6_out_read_3_reg_833;
reg   [39:0] upsam_buf_load_3_reg_838;
reg   [39:0] upsam_buf_load_4_reg_843;
reg   [7:0] upsam_buf_addr_7_reg_848;
reg    ap_predicate_op111_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state22_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg   [7:0] upsam_buf_addr_8_reg_853;
reg   [39:0] conv6_out_read_4_reg_858;
reg   [39:0] upsam_buf_load_5_reg_863;
reg   [39:0] upsam_buf_load_6_reg_868;
wire   [7:0] div15_i_udiv_cast2_fu_593_p1;
reg   [7:0] div15_i_udiv_cast2_reg_873;
reg    ap_predicate_op124_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state23_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [7:0] upsam_buf_addr_9_reg_880;
reg   [7:0] upsam_buf_addr_10_reg_886;
reg   [39:0] conv6_out_read_5_reg_892;
reg   [39:0] upsam_buf_load_7_reg_897;
reg   [39:0] upsam_buf_load_8_reg_902;
reg   [7:0] upsam_buf_addr_11_reg_907;
reg    ap_predicate_op136_read_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state24_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg   [7:0] upsam_buf_addr_12_reg_912;
reg   [39:0] conv6_out_read_6_reg_917;
reg   [39:0] upsam_buf_load_9_reg_922;
reg   [39:0] upsam_buf_load_10_reg_927;
reg   [7:0] upsam_buf_addr_13_reg_932;
reg    ap_predicate_op153_read_state9;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state25_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_11001;
reg   [7:0] upsam_buf_addr_14_reg_938;
reg   [39:0] conv6_out_read_7_reg_944;
reg   [39:0] upsam_buf_load_11_reg_949;
reg   [39:0] upsam_buf_load_12_reg_954;
reg   [39:0] conv6_out_read_8_reg_959;
reg    ap_predicate_op159_read_state10;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_state26_pp0_stage9_iter1;
reg    ap_block_pp0_stage9_11001;
reg   [39:0] conv6_out_read_9_reg_974;
reg    ap_predicate_op164_read_state11;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_state27_pp0_stage10_iter1;
reg    ap_block_pp0_stage10_11001;
reg   [39:0] conv6_out_read_10_reg_979;
reg    ap_predicate_op166_read_state12;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state28_pp0_stage11_iter1;
reg    ap_block_pp0_stage11_11001;
reg   [39:0] conv6_out_read_11_reg_984;
reg    ap_predicate_op168_read_state13;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state29_pp0_stage12_iter1;
reg    ap_block_pp0_stage12_11001;
reg   [39:0] conv6_out_read_12_reg_989;
reg    ap_predicate_op170_read_state14;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_state30_pp0_stage13_iter1;
reg    ap_block_pp0_stage13_11001;
reg   [39:0] conv6_out_read_13_reg_994;
reg    ap_predicate_op172_read_state15;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_state31_pp0_stage14_iter1;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_pp0_stage15_11001;
reg   [39:0] upsam_buf_load_15_reg_1009;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [7:0] upsam_buf6_address0;
reg    upsam_buf6_ce0;
reg    upsam_buf6_we0;
reg   [7:0] upsam_buf6_address1;
reg    upsam_buf6_ce1;
reg    upsam_buf6_we1;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_857597983105111135_reg_324;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_857597983105111135_reg_324;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_968709296120126_reg_334;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_968709296120126_reg_334;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_108082106110136_reg_344;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_108082106110136_reg_344;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_119395121125_reg_354;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_119395121125_reg_354;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_12107109137_reg_364;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_12107109137_reg_364;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_13122124_reg_374;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_13122124_reg_374;
reg   [39:0] ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_14138_reg_384;
reg   [39:0] ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_14138_reg_384;
wire   [63:0] zext_ln84_fu_487_p1;
wire   [63:0] zext_ln84_1_fu_503_p1;
wire   [63:0] zext_ln84_2_fu_514_p1;
wire   [63:0] zext_ln84_3_fu_527_p1;
wire   [63:0] zext_ln84_4_fu_538_p1;
wire   [63:0] zext_ln84_5_fu_548_p1;
wire   [63:0] zext_ln84_6_fu_558_p1;
wire   [63:0] zext_ln84_7_fu_572_p1;
wire   [63:0] zext_ln84_8_fu_588_p1;
wire   [63:0] zext_ln84_9_fu_602_p1;
wire   [63:0] zext_ln84_10_fu_613_p1;
wire   [63:0] zext_ln84_11_fu_623_p1;
wire   [63:0] zext_ln84_12_fu_633_p1;
wire   [63:0] zext_ln84_13_fu_643_p1;
wire   [63:0] zext_ln84_14_fu_657_p1;
wire   [63:0] zext_ln82_fu_684_p1;
wire   [63:0] zext_ln84_15_fu_693_p1;
reg   [4:0] cona_col_fu_84;
wire   [4:0] cona_col_1_fu_662_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_cona_col_load;
reg   [4:0] cona_row_fu_88;
reg   [4:0] ap_sig_allocacmp_cona_row_load;
reg   [9:0] indvar_flatten_fu_92;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_01001;
reg    ap_block_pp0_stage11_01001;
reg    ap_block_pp0_stage12_01001;
reg    ap_block_pp0_stage13_01001;
reg    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_01001;
wire   [0:0] icmp_ln77_fu_435_p2;
wire   [4:0] add_ln76_1_fu_449_p2;
wire   [0:0] trunc_ln77_fu_467_p1;
wire   [0:0] trunc_ln76_fu_463_p1;
wire   [4:0] div15_i_udiv_cast_fu_491_p1;
wire   [4:0] add_ln84_fu_497_p2;
wire   [5:0] add_ln84_1_fu_508_p2;
wire   [5:0] add_ln84_2_fu_522_p2;
wire   [6:0] add_ln84_3_fu_532_p2;
wire   [6:0] add_ln84_4_fu_543_p2;
wire   [6:0] add_ln84_5_fu_553_p2;
wire   [5:0] add_ln84_6_fu_563_p2;
wire  signed [6:0] sext_ln84_fu_568_p1;
wire   [4:0] or_ln_fu_577_p3;
wire  signed [6:0] sext_ln84_1_fu_584_p1;
wire   [7:0] add_ln84_7_fu_596_p2;
wire   [7:0] add_ln84_8_fu_607_p2;
wire   [7:0] add_ln84_9_fu_618_p2;
wire   [7:0] add_ln84_10_fu_628_p2;
wire   [7:0] add_ln84_11_fu_638_p2;
wire   [6:0] add_ln84_12_fu_648_p2;
wire  signed [7:0] sext_ln84_2_fu_653_p1;
wire   [6:0] grp_fu_394_p2;
wire  signed [7:0] sext_ln82_fu_680_p1;
wire  signed [7:0] sext_ln84_3_fu_689_p1;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_662;
reg    ap_condition_1275;
reg    ap_condition_1279;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W #(
    .DataWidth( 40 ),
    .AddressRange( 224 ),
    .AddressWidth( 8 ))
upsam_buf6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(upsam_buf6_address0),
    .ce0(upsam_buf6_ce0),
    .we0(upsam_buf6_we0),
    .d0(conv6_out_dout),
    .q0(upsam_buf6_q0),
    .address1(upsam_buf6_address1),
    .ce1(upsam_buf6_ce1),
    .we1(upsam_buf6_we1),
    .d1(conv6_out_dout),
    .q1(upsam_buf6_q1)
);

decode_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage15),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage15)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244 <= conv6_out_read_reg_757;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_108082106110136_reg_344 <= conv6_out_read_10_reg_979;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_108082106110136_reg_344 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_108082106110136_reg_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_119395121125_reg_354 <= conv6_out_read_11_reg_984;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_119395121125_reg_354 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_119395121125_reg_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_12107109137_reg_364 <= conv6_out_read_12_reg_989;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_12107109137_reg_364 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_12107109137_reg_364;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_13122124_reg_374 <= conv6_out_read_13_reg_994;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_13122124_reg_374 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_13122124_reg_374;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_14138_reg_384 <= conv6_out_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_14138_reg_384 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_14138_reg_384;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254 <= conv6_out_read_1_reg_778;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264 <= conv6_out_read_2_reg_806;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274 <= conv6_out_read_3_reg_833;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284 <= conv6_out_read_4_reg_858;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294 <= conv6_out_read_5_reg_892;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304 <= conv6_out_read_6_reg_917;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314 <= conv6_out_read_7_reg_944;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_857597983105111135_reg_324 <= conv6_out_read_8_reg_959;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_857597983105111135_reg_324 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_857597983105111135_reg_324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_662)) begin
        if (((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_968709296120126_reg_334 <= conv6_out_read_9_reg_974;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_968709296120126_reg_334 <= ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_968709296120126_reg_334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1279)) begin
            cona_col_fu_84 <= 5'd0;
        end else if ((1'b1 == ap_condition_1275)) begin
            cona_col_fu_84 <= cona_col_1_fu_662_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1279)) begin
            cona_row_fu_88 <= 5'd0;
        end else if ((1'b1 == ap_condition_1275)) begin
            cona_row_fu_88 <= select_ln76_1_reg_733;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1279)) begin
            indvar_flatten_fu_92 <= 10'd0;
        end else if ((1'b1 == ap_condition_1275)) begin
            indvar_flatten_fu_92 <= add_ln76_reg_723;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln76_reg_723 <= add_ln76_fu_423_p2;
        icmp_ln76_reg_719 <= icmp_ln76_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244 <= upsam_buf_load_reg_783;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_108082106110136_reg_344 <= upsam_buf_load_10_reg_927;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_119395121125_reg_354 <= upsam_buf_load_11_reg_949;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_12107109137_reg_364 <= upsam_buf_load_12_reg_954;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_13122124_reg_374 <= upsam_buf6_q1;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_14138_reg_384 <= upsam_buf6_q0;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254 <= upsam_buf_load_1_reg_811;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264 <= upsam_buf_load_2_reg_816;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274 <= upsam_buf_load_3_reg_838;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284 <= upsam_buf_load_4_reg_843;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294 <= upsam_buf_load_5_reg_863;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304 <= upsam_buf_load_6_reg_868;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314 <= upsam_buf_load_7_reg_897;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_857597983105111135_reg_324 <= upsam_buf_load_8_reg_902;
        ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_968709296120126_reg_334 <= upsam_buf_load_9_reg_922;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op166_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv6_out_read_10_reg_979 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op168_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv6_out_read_11_reg_984 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op170_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv6_out_read_12_reg_989 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op172_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv6_out_read_13_reg_994 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op73_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv6_out_read_1_reg_778 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op85_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv6_out_read_2_reg_806 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op97_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv6_out_read_3_reg_833 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op111_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv6_out_read_4_reg_858 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op124_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv6_out_read_5_reg_892 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op136_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv6_out_read_6_reg_917 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op153_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv6_out_read_7_reg_944 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op159_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv6_out_read_8_reg_959 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op164_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv6_out_read_9_reg_974 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op62_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv6_out_read_reg_757 <= conv6_out_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln76_reg_719 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        div15_i_udiv_cast2_reg_873[3 : 0] <= div15_i_udiv_cast2_fu_593_p1[3 : 0];
        upsam_buf_addr_10_reg_886 <= zext_ln84_10_fu_613_p1;
        upsam_buf_addr_9_reg_880 <= zext_ln84_9_fu_602_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln76_reg_719 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        div15_i_udiv_cast6_reg_762[3 : 0] <= div15_i_udiv_cast6_fu_494_p1[3 : 0];
        upsam_buf_addr_2_reg_773[5 : 0] <= zext_ln84_2_fu_514_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln76_reg_719 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        div15_i_udiv_cast7_reg_788[3 : 0] <= div15_i_udiv_cast7_fu_519_p1[3 : 0];
        upsam_buf_addr_3_reg_796[5 : 0] <= zext_ln84_3_fu_527_p1[5 : 0];
        upsam_buf_addr_4_reg_801[6 : 0] <= zext_ln84_4_fu_538_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        div15_i_udiv_reg_738 <= {{select_ln76_fu_441_p3[4:1]}};
        empty_reg_748 <= empty_fu_481_p2;
        select_ln76_1_reg_733 <= select_ln76_1_fu_455_p3;
        select_ln76_reg_728 <= select_ln76_fu_441_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln76_reg_719 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf_addr_11_reg_907 <= zext_ln84_11_fu_623_p1;
        upsam_buf_addr_12_reg_912 <= zext_ln84_12_fu_633_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln76_reg_719 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf_addr_13_reg_932 <= zext_ln84_13_fu_643_p1;
        upsam_buf_addr_14_reg_938 <= zext_ln84_14_fu_657_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln76_reg_719 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf_addr_5_reg_821[6 : 0] <= zext_ln84_5_fu_548_p1[6 : 0];
        upsam_buf_addr_6_reg_827[6 : 0] <= zext_ln84_6_fu_558_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln76_reg_719 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf_addr_7_reg_848[6 : 0] <= zext_ln84_7_fu_572_p1[6 : 0];
        upsam_buf_addr_8_reg_853[3 : 0] <= zext_ln84_8_fu_588_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf_load_10_reg_927 <= upsam_buf6_q0;
        upsam_buf_load_9_reg_922 <= upsam_buf6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf_load_11_reg_949 <= upsam_buf6_q0;
        upsam_buf_load_12_reg_954 <= upsam_buf6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf_load_15_reg_1009 <= upsam_buf6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf_load_1_reg_811 <= upsam_buf6_q0;
        upsam_buf_load_2_reg_816 <= upsam_buf6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf_load_3_reg_838 <= upsam_buf6_q0;
        upsam_buf_load_4_reg_843 <= upsam_buf6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf_load_5_reg_863 <= upsam_buf6_q1;
        upsam_buf_load_6_reg_868 <= upsam_buf6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf_load_7_reg_897 <= upsam_buf6_q0;
        upsam_buf_load_8_reg_902 <= upsam_buf6_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf_load_reg_783 <= upsam_buf6_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (icmp_ln76_reg_719 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cona_col_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cona_col_load = cona_col_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cona_row_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cona_row_load = cona_row_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_92;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_predicate_op174_read_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 
    == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((1'b0 == ap_block_pp0_stage3) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv6_out_blk_n = conv6_out_empty_n;
    end else begin
        conv6_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_predicate_op174_read_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op172_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op170_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op168_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op166_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op164_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op159_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op153_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op136_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op124_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op111_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op97_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op85_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (ap_predicate_op73_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op62_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op181_read_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv6_out_read = 1'b1;
    end else begin
        conv6_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        upsam_buf6_address0 = zext_ln82_fu_684_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        upsam_buf6_address0 = upsam_buf_addr_13_reg_932;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        upsam_buf6_address0 = upsam_buf_addr_11_reg_907;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        upsam_buf6_address0 = upsam_buf_addr_9_reg_880;
    end else if (((1'b0 == ap_block_pp0_stage8) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf6_address0 = zext_ln84_14_fu_657_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf6_address0 = upsam_buf_addr_7_reg_848;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf6_address0 = zext_ln84_11_fu_623_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf6_address0 = zext_ln84_10_fu_613_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf6_address0 = upsam_buf_addr_5_reg_821;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf6_address0 = zext_ln84_7_fu_572_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf6_address0 = zext_ln84_6_fu_558_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf6_address0 = upsam_buf_addr_3_reg_796;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf6_address0 = zext_ln84_3_fu_527_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf6_address0 = zext_ln84_1_fu_503_p1;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsam_buf6_address0 = zext_ln84_fu_487_p1;
    end else begin
        upsam_buf6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf6_address1 = zext_ln84_15_fu_693_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        upsam_buf6_address1 = upsam_buf_addr_14_reg_938;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        upsam_buf6_address1 = upsam_buf_addr_12_reg_912;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        upsam_buf6_address1 = upsam_buf_addr_10_reg_886;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        upsam_buf6_address1 = upsam_buf_addr_8_reg_853;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf6_address1 = zext_ln84_13_fu_643_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf6_address1 = zext_ln84_12_fu_633_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf6_address1 = upsam_buf_addr_6_reg_827;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf6_address1 = zext_ln84_9_fu_602_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf6_address1 = zext_ln84_8_fu_588_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf6_address1 = upsam_buf_addr_4_reg_801;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf6_address1 = zext_ln84_5_fu_548_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf6_address1 = zext_ln84_4_fu_538_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf6_address1 = upsam_buf_addr_2_reg_773;
    end else if (((1'b0 == ap_block_pp0_stage2) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf6_address1 = zext_ln84_2_fu_514_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf6_address1 = zext_ln84_1_fu_503_p1;
    end else begin
        upsam_buf6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 
    1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsam_buf6_ce0 = 1'b1;
    end else begin
        upsam_buf6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) 
    & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_reg_748 == 1'd1) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsam_buf6_ce1 = 1'b1;
    end else begin
        upsam_buf6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) 
    & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsam_buf6_we0 = 1'b1;
    end else begin
        upsam_buf6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) 
    & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        upsam_buf6_we1 = 1'b1;
    end else begin
        upsam_buf6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsamp6_out_blk_n = upsamp6_out_full_n;
    end else begin
        upsamp6_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15_01001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            upsamp6_out_din = upsam_buf_load_15_reg_1009;
        end else if (((1'b0 == ap_block_pp0_stage14_01001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_14138_reg_384;
        end else if (((1'b0 == ap_block_pp0_stage13_01001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_13122124_reg_374;
        end else if (((1'b0 == ap_block_pp0_stage12_01001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_12107109137_reg_364;
        end else if (((1'b0 == ap_block_pp0_stage11_01001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_119395121125_reg_354;
        end else if (((1'b0 == ap_block_pp0_stage10_01001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_108082106110136_reg_344;
        end else if (((1'b0 == ap_block_pp0_stage9_01001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_968709296120126_reg_334;
        end else if (((1'b0 == ap_block_pp0_stage8_01001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_857597983105111135_reg_324;
        end else if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_7474967719197119127_reg_314;
        end else if (((1'b0 == ap_block_pp0_stage6_01001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_6384056607884104112134_reg_304;
        end else if (((1'b0 == ap_block_pp0_stage5_01001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032465066729098118128_reg_294;
        end else if (((1'b0 == ap_block_pp0_stage4_01001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_42325374155617785103113133_reg_284;
        end else if (((1'b0 == ap_block_pp0_stage3_01001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933455165738999117129_reg_274;
        end else if (((1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_212142226364254627686102114132_reg_264;
        end else if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_1810162028344452647488100116130_reg_254;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            upsamp6_out_din = ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i5711152127354353637587101115131_reg_244;
        end else begin
            upsamp6_out_din = 'bx;
        end
    end else begin
        upsamp6_out_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsamp6_out_write = 1'b1;
    end else begin
        upsamp6_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln76_1_fu_449_p2 = (ap_sig_allocacmp_cona_row_load + 5'd1);

assign add_ln76_fu_423_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln84_10_fu_628_p2 = ($signed(div15_i_udiv_cast2_reg_873) + $signed(8'd168));

assign add_ln84_11_fu_638_p2 = ($signed(div15_i_udiv_cast2_reg_873) + $signed(8'd182));

assign add_ln84_12_fu_648_p2 = ($signed(div15_i_udiv_cast7_reg_788) + $signed(7'd68));

assign add_ln84_1_fu_508_p2 = (div15_i_udiv_cast6_fu_494_p1 + 6'd28);

assign add_ln84_2_fu_522_p2 = ($signed(div15_i_udiv_cast6_reg_762) + $signed(6'd42));

assign add_ln84_3_fu_532_p2 = (div15_i_udiv_cast7_fu_519_p1 + 7'd56);

assign add_ln84_4_fu_543_p2 = ($signed(div15_i_udiv_cast7_reg_788) + $signed(7'd70));

assign add_ln84_5_fu_553_p2 = ($signed(div15_i_udiv_cast7_reg_788) + $signed(7'd84));

assign add_ln84_6_fu_563_p2 = ($signed(div15_i_udiv_cast6_reg_762) + $signed(6'd34));

assign add_ln84_7_fu_596_p2 = (div15_i_udiv_cast2_fu_593_p1 + 8'd126);

assign add_ln84_8_fu_607_p2 = ($signed(div15_i_udiv_cast2_fu_593_p1) + $signed(8'd140));

assign add_ln84_9_fu_618_p2 = ($signed(div15_i_udiv_cast2_reg_873) + $signed(8'd154));

assign add_ln84_fu_497_p2 = (div15_i_udiv_cast_fu_491_p1 + 5'd14);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((upsamp6_out_full_n == 1'b0) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op181_read_state17 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((upsamp6_out_full_n == 1'b0) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op181_read_state17 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((upsamp6_out_full_n == 1'b0) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op181_read_state17 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op164_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op164_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op164_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op166_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op166_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op166_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op168_read_state13 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op168_read_state13 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op168_read_state13 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op170_read_state14 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op170_read_state14 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op170_read_state14 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op172_read_state15 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op172_read_state15 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op172_read_state15 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op174_read_state16 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op174_read_state16 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op174_read_state16 == 1'b1) & (conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op62_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op62_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op62_read_state2 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op73_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op73_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op73_read_state3 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op85_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op85_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op85_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op97_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op97_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op97_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op111_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op111_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op111_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op124_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op124_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op124_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op136_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op136_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op136_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op153_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op153_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op153_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op159_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op159_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((upsamp6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op159_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op159_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op164_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op166_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((ap_predicate_op168_read_state13 == 1'b1) & (conv6_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((ap_predicate_op170_read_state14 == 1'b1) & (conv6_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((ap_predicate_op172_read_state15 == 1'b1) & (conv6_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((ap_predicate_op174_read_state16 == 1'b1) & (conv6_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter1 = ((upsamp6_out_full_n == 1'b0) | ((conv6_out_empty_n == 1'b0) & (ap_predicate_op181_read_state17 == 1'b1)));
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state20_pp0_stage3_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage8_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage9_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage10_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage11_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage12_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op62_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state30_pp0_stage13_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage14_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage15_iter1 = (upsamp6_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op73_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op85_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op97_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op111_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op124_read_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op136_read_state8 == 1'b1));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = ((conv6_out_empty_n == 1'b0) & (ap_predicate_op153_read_state9 == 1'b1));
end

always @ (*) begin
    ap_condition_1275 = ((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln76_reg_719 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_1279 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_662 = ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage15;

always @ (*) begin
    ap_predicate_op111_read_state6 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_read_state7 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op136_read_state8 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op153_read_state9 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op159_read_state10 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op164_read_state11 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op166_read_state12 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op168_read_state13 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op170_read_state14 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op172_read_state15 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op174_read_state16 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_read_state17 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op62_read_state2 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_read_state3 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op85_read_state4 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_read_state5 = ((empty_reg_748 == 1'd0) & (icmp_ln76_reg_719 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cona_col_1_fu_662_p2 = (select_ln76_reg_728 + 5'd1);

assign div15_i_udiv_cast2_fu_593_p1 = div15_i_udiv_reg_738;

assign div15_i_udiv_cast6_fu_494_p1 = div15_i_udiv_reg_738;

assign div15_i_udiv_cast7_fu_519_p1 = div15_i_udiv_reg_738;

assign div15_i_udiv_cast_fu_491_p1 = div15_i_udiv_reg_738;

assign empty_fu_481_p2 = (trunc_ln77_fu_467_p1 | trunc_ln76_fu_463_p1);

assign grp_fu_394_p2 = ($signed(div15_i_udiv_cast7_reg_788) + $signed(7'd82));

assign icmp_ln76_fu_417_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_435_p2 = ((ap_sig_allocacmp_cona_col_load == 5'd28) ? 1'b1 : 1'b0);

assign or_ln_fu_577_p3 = {{1'd1}, {div15_i_udiv_reg_738}};

assign select_ln76_1_fu_455_p3 = ((icmp_ln77_fu_435_p2[0:0] == 1'b1) ? add_ln76_1_fu_449_p2 : ap_sig_allocacmp_cona_row_load);

assign select_ln76_fu_441_p3 = ((icmp_ln77_fu_435_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_cona_col_load);

assign sext_ln82_fu_680_p1 = $signed(grp_fu_394_p2);

assign sext_ln84_1_fu_584_p1 = $signed(or_ln_fu_577_p3);

assign sext_ln84_2_fu_653_p1 = $signed(add_ln84_12_fu_648_p2);

assign sext_ln84_3_fu_689_p1 = $signed(grp_fu_394_p2);

assign sext_ln84_fu_568_p1 = $signed(add_ln84_6_fu_563_p2);

assign start_out = real_start;

assign trunc_ln76_fu_463_p1 = select_ln76_1_fu_455_p3[0:0];

assign trunc_ln77_fu_467_p1 = select_ln76_fu_441_p3[0:0];

assign zext_ln82_fu_684_p1 = $unsigned(sext_ln82_fu_680_p1);

assign zext_ln84_10_fu_613_p1 = add_ln84_8_fu_607_p2;

assign zext_ln84_11_fu_623_p1 = add_ln84_9_fu_618_p2;

assign zext_ln84_12_fu_633_p1 = add_ln84_10_fu_628_p2;

assign zext_ln84_13_fu_643_p1 = add_ln84_11_fu_638_p2;

assign zext_ln84_14_fu_657_p1 = $unsigned(sext_ln84_2_fu_653_p1);

assign zext_ln84_15_fu_693_p1 = $unsigned(sext_ln84_3_fu_689_p1);

assign zext_ln84_1_fu_503_p1 = add_ln84_fu_497_p2;

assign zext_ln84_2_fu_514_p1 = add_ln84_1_fu_508_p2;

assign zext_ln84_3_fu_527_p1 = add_ln84_2_fu_522_p2;

assign zext_ln84_4_fu_538_p1 = add_ln84_3_fu_532_p2;

assign zext_ln84_5_fu_548_p1 = add_ln84_4_fu_543_p2;

assign zext_ln84_6_fu_558_p1 = add_ln84_5_fu_553_p2;

assign zext_ln84_7_fu_572_p1 = $unsigned(sext_ln84_fu_568_p1);

assign zext_ln84_8_fu_588_p1 = $unsigned(sext_ln84_1_fu_584_p1);

assign zext_ln84_9_fu_602_p1 = add_ln84_7_fu_596_p2;

assign zext_ln84_fu_487_p1 = div15_i_udiv_reg_738;

always @ (posedge ap_clk) begin
    div15_i_udiv_cast6_reg_762[5:4] <= 2'b00;
    upsam_buf_addr_2_reg_773[7:6] <= 2'b00;
    div15_i_udiv_cast7_reg_788[6:4] <= 3'b000;
    upsam_buf_addr_3_reg_796[7:6] <= 2'b00;
    upsam_buf_addr_4_reg_801[7] <= 1'b0;
    upsam_buf_addr_5_reg_821[7] <= 1'b0;
    upsam_buf_addr_6_reg_827[7] <= 1'b0;
    upsam_buf_addr_7_reg_848[7] <= 1'b0;
    upsam_buf_addr_8_reg_853[7:4] <= 4'b0111;
    div15_i_udiv_cast2_reg_873[7:4] <= 4'b0000;
end

endmodule //decode_upsamp6
