Return-Path: <linux-clk-owner@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id DA73A47554D
	for <lists+linux-clk@lfdr.de>; Wed, 15 Dec 2021 10:38:10 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S241234AbhLOJiJ (ORCPT <rfc822;lists+linux-clk@lfdr.de>);
        Wed, 15 Dec 2021 04:38:09 -0500
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39322 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S241235AbhLOJiJ (ORCPT
        <rfc822;linux-clk@vger.kernel.org>); Wed, 15 Dec 2021 04:38:09 -0500
Received: from relay02.th.seeweb.it (relay02.th.seeweb.it [IPv6:2001:4b7a:2000:18::163])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9EEA6C06173E
        for <linux-clk@vger.kernel.org>; Wed, 15 Dec 2021 01:38:08 -0800 (PST)
Received: from SoMainline.org (94-209-165-62.cable.dynamic.v4.ziggo.nl [94.209.165.62])
        (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
         key-exchange ECDHE (P-256) server-signature RSA-PSS (2048 bits) server-digest SHA256)
        (No client certificate requested)
        by m-r1.th.seeweb.it (Postfix) with ESMTPSA id 053E41FA34;
        Wed, 15 Dec 2021 10:38:06 +0100 (CET)
Date:   Wed, 15 Dec 2021 10:38:05 +0100
From:   Marijn Suijten <marijn.suijten@somainline.org>
To:     Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc:     Andy Gross <agross@kernel.org>,
        Bjorn Andersson <bjorn.andersson@linaro.org>,
        Stephen Boyd <swboyd@chromium.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Taniya Das <tdas@codeaurora.org>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org
Subject: Re: [PATCH v2 10/15] clk: qcom: camcc-sdm845: convert to
 parent_hws/_data
Message-ID: <20211215093805.pnb3cpcg7tm2xhye@SoMainline.org>
References: <20211215005423.2114261-1-dmitry.baryshkov@linaro.org>
 <20211215005423.2114261-11-dmitry.baryshkov@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20211215005423.2114261-11-dmitry.baryshkov@linaro.org>
Precedence: bulk
List-ID: <linux-clk.vger.kernel.org>
X-Mailing-List: linux-clk@vger.kernel.org

On 2021-12-15 03:54:18, Dmitry Baryshkov wrote:
> Convert the clock driver to specify parent hws/data rather than parent
> names, to actually bind using 'clock-names' specified in the DTS rather
> than global clock names.
> 
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>

Reviewed-by: Marijn Suijten <marijn.suijten@somainline.org>

After squashing in the cam_cc_parent_names_0 -> cam_cc_parent_data_0
transition from:

    [PATCH v2 08/15] clk: qcom: camcc-sdm845: move clock parent tables down

Into this one.  This patch unbreaks that patch as cam_cc_parent_names_0
doesn't exist in between, hence won't be bisectable.

- Marijn

> ---
>  drivers/clk/qcom/camcc-sdm845.c | 238 +++++++++++++++++---------------
>  1 file changed, 127 insertions(+), 111 deletions(-)
> 
> diff --git a/drivers/clk/qcom/camcc-sdm845.c b/drivers/clk/qcom/camcc-sdm845.c
> index bc2fb8453911..be3f95326965 100644
> --- a/drivers/clk/qcom/camcc-sdm845.c
> +++ b/drivers/clk/qcom/camcc-sdm845.c
> @@ -31,7 +31,9 @@ static struct clk_alpha_pll cam_cc_pll0 = {
>  	.clkr = {
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_pll0",
> -			.parent_names = (const char *[]){ "bi_tcxo" },
> +			.parent_data = &(const struct clk_parent_data){
> +				.fw_name = "bi_tcxo", .name = "bi_tcxo",
> +			},
>  			.num_parents = 1,
>  			.ops = &clk_alpha_pll_fabia_ops,
>  		},
> @@ -53,7 +55,9 @@ static struct clk_alpha_pll_postdiv cam_cc_pll0_out_even = {
>  	.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_pll0_out_even",
> -		.parent_names = (const char *[]){ "cam_cc_pll0" },
> +		.parent_hws = (const struct clk_hw*[]){
> +			&cam_cc_pll0.clkr.hw,
> +		},
>  		.num_parents = 1,
>  		.ops = &clk_alpha_pll_postdiv_fabia_ops,
>  	},
> @@ -65,7 +69,9 @@ static struct clk_alpha_pll cam_cc_pll1 = {
>  	.clkr = {
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_pll1",
> -			.parent_names = (const char *[]){ "bi_tcxo" },
> +			.parent_data = &(const struct clk_parent_data){
> +				.fw_name = "bi_tcxo", .name = "bi_tcxo",
> +			},
>  			.num_parents = 1,
>  			.ops = &clk_alpha_pll_fabia_ops,
>  		},
> @@ -81,7 +87,9 @@ static struct clk_alpha_pll_postdiv cam_cc_pll1_out_even = {
>  	.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_pll1_out_even",
> -		.parent_names = (const char *[]){ "cam_cc_pll1" },
> +		.parent_hws = (const struct clk_hw*[]){
> +			&cam_cc_pll1.clkr.hw,
> +		},
>  		.num_parents = 1,
>  		.ops = &clk_alpha_pll_postdiv_fabia_ops,
>  	},
> @@ -93,7 +101,9 @@ static struct clk_alpha_pll cam_cc_pll2 = {
>  	.clkr = {
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_pll2",
> -			.parent_names = (const char *[]){ "bi_tcxo" },
> +			.parent_data = &(const struct clk_parent_data){
> +				.fw_name = "bi_tcxo", .name = "bi_tcxo",
> +			},
>  			.num_parents = 1,
>  			.ops = &clk_alpha_pll_fabia_ops,
>  		},
> @@ -109,7 +119,9 @@ static struct clk_alpha_pll_postdiv cam_cc_pll2_out_even = {
>  	.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_pll2_out_even",
> -		.parent_names = (const char *[]){ "cam_cc_pll2" },
> +		.parent_hws = (const struct clk_hw*[]){
> +			&cam_cc_pll2.clkr.hw,
> +		},
>  		.num_parents = 1,
>  		.ops = &clk_alpha_pll_postdiv_fabia_ops,
>  	},
> @@ -121,7 +133,9 @@ static struct clk_alpha_pll cam_cc_pll3 = {
>  	.clkr = {
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_pll3",
> -			.parent_names = (const char *[]){ "bi_tcxo" },
> +			.parent_data = &(const struct clk_parent_data){
> +				.fw_name = "bi_tcxo", .name = "bi_tcxo",
> +			},
>  			.num_parents = 1,
>  			.ops = &clk_alpha_pll_fabia_ops,
>  		},
> @@ -137,7 +151,9 @@ static struct clk_alpha_pll_postdiv cam_cc_pll3_out_even = {
>  	.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_pll3_out_even",
> -		.parent_names = (const char *[]){ "cam_cc_pll3" },
> +		.parent_hws = (const struct clk_hw*[]){
> +			&cam_cc_pll3.clkr.hw,
> +		},
>  		.num_parents = 1,
>  		.ops = &clk_alpha_pll_postdiv_fabia_ops,
>  	},
> @@ -186,7 +202,7 @@ static struct clk_rcg2 cam_cc_bps_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_bps_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_bps_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_shared_ops,
> @@ -209,7 +225,7 @@ static struct clk_rcg2 cam_cc_cci_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_cci_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_cci_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.ops = &clk_rcg2_ops,
>  	},
> @@ -229,7 +245,7 @@ static struct clk_rcg2 cam_cc_cphy_rx_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_cphy_rx_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_cphy_rx_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.ops = &clk_rcg2_ops,
>  	},
> @@ -250,7 +266,7 @@ static struct clk_rcg2 cam_cc_csi0phytimer_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_csi0phytimer_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -265,7 +281,7 @@ static struct clk_rcg2 cam_cc_csi1phytimer_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_csi1phytimer_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -280,7 +296,7 @@ static struct clk_rcg2 cam_cc_csi2phytimer_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_csi2phytimer_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -295,7 +311,7 @@ static struct clk_rcg2 cam_cc_csi3phytimer_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_csi3phytimer_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -320,7 +336,7 @@ static struct clk_rcg2 cam_cc_fast_ahb_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_fast_ahb_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_fast_ahb_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.ops = &clk_rcg2_ops,
>  	},
> @@ -343,7 +359,7 @@ static struct clk_rcg2 cam_cc_fd_core_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_fd_core_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_fd_core_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.ops = &clk_rcg2_shared_ops,
>  	},
> @@ -366,7 +382,7 @@ static struct clk_rcg2 cam_cc_icp_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_icp_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_icp_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.ops = &clk_rcg2_shared_ops,
>  	},
> @@ -390,7 +406,7 @@ static struct clk_rcg2 cam_cc_ife_0_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_ife_0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_ife_0_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_shared_ops,
> @@ -413,7 +429,7 @@ static struct clk_rcg2 cam_cc_ife_0_csid_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_ife_0_csid_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_ife_0_csid_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.ops = &clk_rcg2_shared_ops,
>  	},
> @@ -427,7 +443,7 @@ static struct clk_rcg2 cam_cc_ife_1_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_ife_0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_ife_1_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_shared_ops,
> @@ -442,7 +458,7 @@ static struct clk_rcg2 cam_cc_ife_1_csid_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_ife_0_csid_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_ife_1_csid_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.ops = &clk_rcg2_shared_ops,
>  	},
> @@ -456,7 +472,7 @@ static struct clk_rcg2 cam_cc_ife_lite_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_ife_0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_ife_lite_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_shared_ops,
> @@ -471,7 +487,7 @@ static struct clk_rcg2 cam_cc_ife_lite_csid_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_ife_0_csid_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_ife_lite_csid_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.ops = &clk_rcg2_shared_ops,
>  	},
> @@ -496,7 +512,7 @@ static struct clk_rcg2 cam_cc_ipe_0_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_ipe_0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_ipe_0_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_shared_ops,
> @@ -511,7 +527,7 @@ static struct clk_rcg2 cam_cc_ipe_1_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_ipe_0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_ipe_1_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_shared_ops,
> @@ -526,7 +542,7 @@ static struct clk_rcg2 cam_cc_jpeg_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_bps_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_jpeg_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_shared_ops,
> @@ -551,7 +567,7 @@ static struct clk_rcg2 cam_cc_lrme_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_lrme_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_lrme_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_shared_ops,
> @@ -574,7 +590,7 @@ static struct clk_rcg2 cam_cc_mclk0_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_mclk0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_mclk0_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -589,7 +605,7 @@ static struct clk_rcg2 cam_cc_mclk1_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_mclk0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_mclk1_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -604,7 +620,7 @@ static struct clk_rcg2 cam_cc_mclk2_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_mclk0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_mclk2_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -619,7 +635,7 @@ static struct clk_rcg2 cam_cc_mclk3_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_mclk0_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_mclk3_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -643,7 +659,7 @@ static struct clk_rcg2 cam_cc_slow_ahb_clk_src = {
>  	.freq_tbl = ftbl_cam_cc_slow_ahb_clk_src,
>  	.clkr.hw.init = &(struct clk_init_data){
>  		.name = "cam_cc_slow_ahb_clk_src",
> -		.parent_names = cam_cc_parent_names_0,
> +		.parent_data = cam_cc_parent_data_0,
>  		.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),
>  		.flags = CLK_SET_RATE_PARENT,
>  		.ops = &clk_rcg2_ops,
> @@ -658,8 +674,8 @@ static struct clk_branch cam_cc_bps_ahb_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_bps_ahb_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_slow_ahb_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_slow_ahb_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -676,8 +692,8 @@ static struct clk_branch cam_cc_bps_areg_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_bps_areg_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_fast_ahb_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_fast_ahb_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -707,8 +723,8 @@ static struct clk_branch cam_cc_bps_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_bps_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_bps_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_bps_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -751,8 +767,8 @@ static struct clk_branch cam_cc_cci_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_cci_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_cci_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_cci_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -769,8 +785,8 @@ static struct clk_branch cam_cc_cpas_ahb_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_cpas_ahb_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_slow_ahb_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_slow_ahb_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -787,8 +803,8 @@ static struct clk_branch cam_cc_csi0phytimer_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_csi0phytimer_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_csi0phytimer_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_csi0phytimer_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -805,8 +821,8 @@ static struct clk_branch cam_cc_csi1phytimer_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_csi1phytimer_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_csi1phytimer_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_csi1phytimer_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -823,8 +839,8 @@ static struct clk_branch cam_cc_csi2phytimer_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_csi2phytimer_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_csi2phytimer_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_csi2phytimer_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -841,8 +857,8 @@ static struct clk_branch cam_cc_csi3phytimer_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_csi3phytimer_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_csi3phytimer_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_csi3phytimer_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -859,8 +875,8 @@ static struct clk_branch cam_cc_csiphy0_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_csiphy0_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_cphy_rx_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_cphy_rx_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -877,8 +893,8 @@ static struct clk_branch cam_cc_csiphy1_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_csiphy1_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_cphy_rx_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_cphy_rx_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -895,8 +911,8 @@ static struct clk_branch cam_cc_csiphy2_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_csiphy2_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_cphy_rx_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_cphy_rx_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -913,8 +929,8 @@ static struct clk_branch cam_cc_csiphy3_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_csiphy3_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_cphy_rx_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_cphy_rx_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -931,8 +947,8 @@ static struct clk_branch cam_cc_fd_core_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_fd_core_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_fd_core_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_fd_core_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -949,8 +965,8 @@ static struct clk_branch cam_cc_fd_core_uar_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_fd_core_uar_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_fd_core_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_fd_core_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.ops = &clk_branch2_ops,
> @@ -992,8 +1008,8 @@ static struct clk_branch cam_cc_icp_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_icp_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_icp_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_icp_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1049,8 +1065,8 @@ static struct clk_branch cam_cc_ife_0_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_0_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ife_0_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ife_0_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1067,8 +1083,8 @@ static struct clk_branch cam_cc_ife_0_cphy_rx_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_0_cphy_rx_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_cphy_rx_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_cphy_rx_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1085,8 +1101,8 @@ static struct clk_branch cam_cc_ife_0_csid_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_0_csid_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ife_0_csid_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ife_0_csid_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1103,8 +1119,8 @@ static struct clk_branch cam_cc_ife_0_dsp_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_0_dsp_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ife_0_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ife_0_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.ops = &clk_branch2_ops,
> @@ -1133,8 +1149,8 @@ static struct clk_branch cam_cc_ife_1_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_1_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ife_1_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ife_1_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1151,8 +1167,8 @@ static struct clk_branch cam_cc_ife_1_cphy_rx_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_1_cphy_rx_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_cphy_rx_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_cphy_rx_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1169,8 +1185,8 @@ static struct clk_branch cam_cc_ife_1_csid_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_1_csid_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ife_1_csid_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ife_1_csid_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1187,8 +1203,8 @@ static struct clk_branch cam_cc_ife_1_dsp_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_1_dsp_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ife_1_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ife_1_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.ops = &clk_branch2_ops,
> @@ -1204,8 +1220,8 @@ static struct clk_branch cam_cc_ife_lite_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_lite_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ife_lite_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ife_lite_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1222,8 +1238,8 @@ static struct clk_branch cam_cc_ife_lite_cphy_rx_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_lite_cphy_rx_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_cphy_rx_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_cphy_rx_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1240,8 +1256,8 @@ static struct clk_branch cam_cc_ife_lite_csid_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ife_lite_csid_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ife_lite_csid_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ife_lite_csid_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1258,8 +1274,8 @@ static struct clk_branch cam_cc_ipe_0_ahb_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ipe_0_ahb_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_slow_ahb_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_slow_ahb_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1276,8 +1292,8 @@ static struct clk_branch cam_cc_ipe_0_areg_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ipe_0_areg_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_fast_ahb_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_fast_ahb_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1307,8 +1323,8 @@ static struct clk_branch cam_cc_ipe_0_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ipe_0_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ipe_0_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ipe_0_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1325,8 +1341,8 @@ static struct clk_branch cam_cc_ipe_1_ahb_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ipe_1_ahb_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_slow_ahb_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_slow_ahb_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1343,8 +1359,8 @@ static struct clk_branch cam_cc_ipe_1_areg_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ipe_1_areg_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_fast_ahb_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_fast_ahb_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1374,8 +1390,8 @@ static struct clk_branch cam_cc_ipe_1_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_ipe_1_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_ipe_1_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_ipe_1_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1392,8 +1408,8 @@ static struct clk_branch cam_cc_jpeg_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_jpeg_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_jpeg_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_jpeg_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1410,8 +1426,8 @@ static struct clk_branch cam_cc_lrme_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_lrme_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_lrme_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_lrme_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1428,8 +1444,8 @@ static struct clk_branch cam_cc_mclk0_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_mclk0_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_mclk0_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_mclk0_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1446,8 +1462,8 @@ static struct clk_branch cam_cc_mclk1_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_mclk1_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_mclk1_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_mclk1_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1464,8 +1480,8 @@ static struct clk_branch cam_cc_mclk2_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_mclk2_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_mclk2_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_mclk2_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> @@ -1482,8 +1498,8 @@ static struct clk_branch cam_cc_mclk3_clk = {
>  		.enable_mask = BIT(0),
>  		.hw.init = &(struct clk_init_data){
>  			.name = "cam_cc_mclk3_clk",
> -			.parent_names = (const char *[]){
> -				"cam_cc_mclk3_clk_src",
> +			.parent_hws = (const struct clk_hw*[]){
> +				&cam_cc_mclk3_clk_src.clkr.hw,
>  			},
>  			.num_parents = 1,
>  			.flags = CLK_SET_RATE_PARENT,
> -- 
> 2.33.0
> 
