`timescale 1ns/1ns
module ShiftReg2TB();
	reg si=1,clk=1,rst=0;
	wire so;
	wire[7:0] parout;
	shifter8_MSDFF U2(si , rst , clk ,parout,so);
	initial begin
	#100
	clk=0;
	#100
	si=0;
	#100
	clk=1;
	#100
	si=1;
	#100
	clk=0;
	#100;
	end 
endmodule
