$date
	Mon Sep  8 13:07:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_evenparity $end
$var wire 1 ! op $end
$var wire 1 " ep $end
$var reg 9 # x [8:0] $end
$scope module dut $end
$var wire 1 ! op $end
$var wire 9 $ x [8:0] $end
$var wire 1 " ep $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111110000 $
b111110000 #
1"
0!
$end
#5
1!
0"
b10101010 #
b10101010 $
#10
0!
1"
b111111111 #
b111111111 $
#15
1!
0"
b0 #
b0 $
#20
