Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:14:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr/post_route_timing.rpt
| Design       : or1200_cfgr
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
spr_addr[2]                    spr_dat_o_reg[5]/D             inf           
spr_addr[3]                    spr_dat_o_reg[0]/D             inf           
spr_addr[0]                    spr_dat_o_reg[3]/D             inf           
spr_addr[2]                    spr_dat_o_reg[8]/D             inf           
spr_dat_o_reg[0]/G             spr_dat_o[0]                   inf           
spr_dat_o_reg[10]/G            spr_dat_o[10]                  inf           
spr_dat_o_reg[13]/G            spr_dat_o[13]                  inf           
spr_dat_o_reg[8]/G             spr_dat_o[1]                   inf           
spr_dat_o_reg[28]/G            spr_dat_o[25]                  inf           
spr_dat_o_reg[28]/G            spr_dat_o[28]                  inf           
spr_dat_o_reg[2]/G             spr_dat_o[2]                   inf           
spr_dat_o_reg[3]/G             spr_dat_o[3]                   inf           
spr_dat_o_reg[5]/G             spr_dat_o[5]                   inf           
spr_dat_o_reg[13]/G            spr_dat_o[7]                   inf           
spr_dat_o_reg[8]/G             spr_dat_o[8]                   inf           
spr_addr[1]                    spr_dat_o_reg[9]/D             inf           
spr_dat_o_reg[4]/G             spr_dat_o[4]                   inf           
spr_dat_o_reg[9]/G             spr_dat_o[6]                   inf           
spr_dat_o_reg[9]/G             spr_dat_o[9]                   inf           
spr_addr[1]                    spr_dat_o_reg[10]/D            inf           
spr_addr[0]                    spr_dat_o_reg[2]/D             inf           
spr_addr[2]                    spr_dat_o_reg[13]/D            inf           
spr_addr[1]                    spr_dat_o_reg[28]/D            inf           
spr_addr[0]                    spr_dat_o_reg[4]/D             inf           



