
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.16-s077_1, built Fri Nov 8 08:48:16 PST 2019
Options:	
Date:		Thu Jan  7 23:55:12 2021
Host:		s2424 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 16.15 fill procedures
<CMD> win
<CMD> setDesignMode -process 250
##  Process: 250           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 250nm process node.
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../genus/genus_output/counter_synth.v
<CMD> set init_mmmc_file MMMC_no_RC.view
<CMD> set init_oa_ref_lib KALLHALL_STD_LIB2
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=01/07 23:57:31, mem=520.4M)
#% End Load MMMC data ... (date=01/07 23:57:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=520.6M, current mem=520.6M)
Reading tech data from OA library 'KALLHALL_STD_LIB2' ...
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-775):	Layer 'OVERLAP' has already been defined in Innovus database, the contents will be skipped.
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'Poly'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'Poly'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 8000.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_PO' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_DIFF' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_PSUB' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_PIMP' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_NIMP' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_NWELL' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'KALLHALL_STD_LIB2'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.

##  Check design process and node:  
##  Design tech node is not set.


viaInitial starts at Thu Jan  7 23:57:31 2021
viaInitial ends at Thu Jan  7 23:57:31 2021
Loading view definition file from MMMC_no_RC.view
Reading slow_liberty timing library '/home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/slow_vdd1v2_basicCells.lib)
Read 489 cells in library 'slow_vdd1v2' 
Reading fast_liberty timing library '/home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/saul/projects/KALLHALL_DIG/liberty/fast_vdd1v2_basicCells.lib)
Read 489 cells in library 'fast_vdd1v2' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=13.7M, fe_cpu=0.48min, fe_real=2.33min, fe_mem=650.4M) ***
#% Begin Load netlist data ... (date=01/07 23:57:32, mem=538.3M)
*** Begin netlist parsing (mem=650.4M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../genus/genus_output/counter_synth.v'

*** Memory Usage v#1 (Current mem = 650.418M, initial mem = 253.809M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=650.4M) ***
#% End Load netlist data ... (date=01/07 23:57:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=547.4M, current mem=547.4M)
Top level cell is counter.
Hooked 978 DB cells to tlib cells.
** Removed 484 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell counter ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 20000.
** info: there are 11 modules.
** info: there are 80 stdCell insts.

*** Memory Usage v#1 (Current mem = 684.840M, initial mem = 253.809M) ***
**WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: slow_functional_mode
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fast_functional_mode
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Checking Cells bindingReading timing constraints file '../genus/genus_output/design.sdc' ...
Current (total cpu=0:00:29.1, real=0:02:20, peak res=707.1M, current mem=707.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 10).

counter
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../genus/genus_output/design.sdc, Line 50).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../genus/genus_output/design.sdc, Line 53).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../genus/genus_output/design.sdc, Line 55).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view slow_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view slow_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view slow_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view slow_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view slow_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view slow_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view slow_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view slow_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2 in any library for view fast_functional_mode.
**WARN: (IMPCTE-288):	Could not locate the library kallhall.
**WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library slow_vdd1v2.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPCTE-288) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPCTE-289) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../genus/genus_output/design.sdc completed, with 5 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=726.6M, current mem=726.6M)
Current (total cpu=0:00:29.1, real=0:02:21, peak res=726.6M, current mem=726.6M)
Total number of combinational cells: 4
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX1
Total number of usable inverters: 1
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
WARNING   IMPOAX-1637          6  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-775           1  Layer '%s' has already been defined in %...
WARNING   IMPCTE-288          24  Could not locate the library %s.         
WARNING   IMPCTE-289          24  set_driving_cell : %s Use the cell in li...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
*** Message Summary: 117 warning(s), 0 error(s)

<CMD> clearGlobalNets
net ignore based on current view = 0
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> saveDesign counter_loaded
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=01/07 23:58:25, mem=764.2M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are created in OA database.
Signal Routes: Created 0 routes.
Created 80 insts; 160 instTerms; 93 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.08s cpu {0h 0m 0s elapsed} Memory = 4.0.
% Begin Save AAE data ... (date=01/07 23:58:25, mem=772.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/07 23:58:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=772.3M, current mem=772.3M)
% Begin Save clock tree data ... (date=01/07 23:58:25, mem=776.3M)
% End Save clock tree data ... (date=01/07 23:58:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.3M, current mem=776.3M)
Saving preference file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=01/07 23:58:26, mem=781.1M)
% End Save ccopt configuration ... (date=01/07 23:58:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=781.8M, current mem=781.8M)
% Begin Save power constraints data ... (date=01/07 23:58:26, mem=781.8M)
% End Save power constraints data ... (date=01/07 23:58:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=781.9M, current mem=781.9M)
Saving property file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=897.3M) ***
#% End save design ... (date=01/07 23:58:26, total cpu=0:00:00.3, real=0:00:01.0, peak res=782.2M, current mem=782.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.891702706318 0.2 20.0 20.0 20.0 20.0
**WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.818181818182 0.198232 26.0 26.0 26.0 26.0
**WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.810810810811 0.196446 28.0 28.0 28.0 28.0
**WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 6 bottom 6 left 6 right 6} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
'setViaGenMode -symmetrical_via_only true' is set by default for this OA design. 
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 922.5M)
**ERROR: Error: Invalid net names specified. 
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 6 bottom 6 left 6 right 6} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 922.5M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox 453.55450 -4.08100 508.04550 38.64450
<CMD> zoomBox 495.22500 0.89100 469.49700 26.38750
<CMD> fit
<CMD> saveDesign counter_loaded_power
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=01/08 00:14:07, mem=819.7M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_power
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 8 strips and 8 vias are created in OA database.
Signal Routes: Created 0 routes.
Created 80 insts; 160 instTerms; 93 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=01/08 00:14:07, mem=820.0M)
Saving AAE Data ...
% End Save AAE data ... (date=01/08 00:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=820.0M, current mem=820.0M)
% Begin Save clock tree data ... (date=01/08 00:14:07, mem=820.0M)
% End Save clock tree data ... (date=01/08 00:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=820.0M, current mem=820.0M)
Saving preference file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=01/08 00:14:08, mem=825.9M)
% End Save ccopt configuration ... (date=01/08 00:14:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.9M, current mem=825.9M)
% Begin Save power constraints data ... (date=01/08 00:14:08, mem=825.9M)
% End Save power constraints data ... (date=01/08 00:14:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.9M, current mem=825.9M)
Saving property file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=928.4M) ***
#% End save design ... (date=01/08 00:14:08, total cpu=0:00:00.3, real=0:00:01.0, peak res=825.9M, current mem=825.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal4(4) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal4(4) }
*** Begin SPECIAL ROUTE on Fri Jan  8 00:14:58 2021 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/KALLHALL_DIG/innovus
SPECIAL ROUTE ran on machine: s2424 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.21Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1803.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 9 layers, 4 routing layers, 1 overlap layer
Read in 5 macros, 5 used
Read in 5 components
  5 core components: 5 unplaced, 0 placed, 0 fixed
Read in 11 logical pins
Read in 11 nets
Read in 2 special nets, 2 routed
Read in 10 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 38
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 19
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1808.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 57 wires.
ViaGen created 38 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       57       |       NA       |
|  Via1  |       38       |        0       |
+--------+----------------+----------------+
<CMD> saveDesign counter_loaded_power
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=01/08 00:15:50, mem=824.1M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_power
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 65 strips and 46 vias are created in OA database.
Signal Routes: Created 0 routes.
Created 80 insts; 160 instTerms; 93 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=01/08 00:15:50, mem=824.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/08 00:15:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=824.1M, current mem=824.1M)
% Begin Save clock tree data ... (date=01/08 00:15:50, mem=824.1M)
% End Save clock tree data ... (date=01/08 00:15:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=824.1M, current mem=824.1M)
Saving preference file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=01/08 00:15:51, mem=830.1M)
% End Save ccopt configuration ... (date=01/08 00:15:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.1M, current mem=830.1M)
% Begin Save power constraints data ... (date=01/08 00:15:51, mem=830.1M)
% End Save power constraints data ... (date=01/08 00:15:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.1M, current mem=830.1M)
Saving property file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=930.9M) ***
#% End save design ... (date=01/08 00:15:51, total cpu=0:00:00.3, real=0:00:01.0, peak res=830.1M, current mem=830.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 8.0 -pin {clk enable reset}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 940.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 941.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 2.0 -pinDepth 2.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 2.0 -pinDepth 2.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox 532.81400 173.63350 480.80000 266.51600
<CMD> selectPhyPin 502.0000 237.0000 504.0000 239.0000 1 {out[0]}
<CMD> deselectAll
<CMD> fit
<CMD> gui_select -rect {-23.24150 233.69750 38.06100 176.11050}
<CMD> deselectAll
<CMD> zoomBox 27.53450 177.34900 -56.67900 254.75050
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 2.0 -pinDepth 2.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 2.0 -pinDepth 2.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 943.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 2.0 -pinDepth 2.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 943.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 2.0 -pinDepth 2.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> fit
<CMD> saveDesign counter_loaded_power_pin
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=01/08 00:19:12, mem=836.6M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_power_pin
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 65 strips and 46 vias are created in OA database.
Signal Routes: Created 0 routes.
Created 80 insts; 160 instTerms; 93 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=01/08 00:19:12, mem=836.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/08 00:19:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.6M, current mem=836.6M)
% Begin Save clock tree data ... (date=01/08 00:19:12, mem=836.6M)
% End Save clock tree data ... (date=01/08 00:19:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.6M, current mem=836.6M)
Saving preference file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=01/08 00:19:13, mem=842.5M)
% End Save ccopt configuration ... (date=01/08 00:19:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=842.5M, current mem=842.5M)
% Begin Save power constraints data ... (date=01/08 00:19:13, mem=842.5M)
% End Save power constraints data ... (date=01/08 00:19:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=842.5M, current mem=842.5M)
Saving property file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=949.8M) ***
#% End save design ... (date=01/08 00:19:13, total cpu=0:00:00.3, real=0:00:01.0, peak res=842.5M, current mem=842.5M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 INVX1} -maxAllowedDelay 1
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
Estimated cell power/ground rail width = 2.500 um
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=990.039 CPU=0:00:00.2 REAL=0:00:00.0) 

*summary: 8 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 61 (73.5%) nets
3		: 7 (8.4%) nets
4     -	14	: 15 (18.1%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=72 (0 fixed + 72 movable) #buf cell=0 #inv cell=11 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=83 #term=224 #term/net=2.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=11
stdCell: 72 single + 0 double + 0 multi
Total standard cell length = 1.4900 (mm), area = 0.0298 (mm^2)
Average module density = 0.201.
Density for the design = 0.201.
       = stdcell_area 149 sites (29800 um^2) / alloc_area 741 sites (148160 um^2).
Pin Density = 0.2828.
            = total # of pins 224 / total area 792.
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 3.753e+03 (3.56e+03 1.95e+02)
              Est.  stn bbox = 4.016e+03 (3.81e+03 2.04e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1008.8M
Iteration  2: Total net bbox = 3.753e+03 (3.56e+03 1.95e+02)
              Est.  stn bbox = 4.016e+03 (3.81e+03 2.04e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1008.8M
Iteration  3: Total net bbox = 3.202e+03 (2.98e+03 2.18e+02)
              Est.  stn bbox = 3.552e+03 (3.32e+03 2.35e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1010.2M
Iteration  4: Total net bbox = 6.402e+03 (4.33e+03 2.08e+03)
              Est.  stn bbox = 7.109e+03 (4.79e+03 2.32e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1010.2M
Iteration  5: Total net bbox = 7.290e+03 (4.30e+03 2.99e+03)
              Est.  stn bbox = 8.028e+03 (4.80e+03 3.22e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1010.2M
Iteration  6: Total net bbox = 8.097e+03 (4.68e+03 3.42e+03)
              Est.  stn bbox = 8.807e+03 (5.16e+03 3.65e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1010.2M
Iteration  7: Total net bbox = 9.366e+03 (5.58e+03 3.78e+03)
              Est.  stn bbox = 1.010e+04 (6.06e+03 4.04e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1011.2M
Iteration  8: Total net bbox = 9.685e+03 (5.92e+03 3.76e+03)
              Est.  stn bbox = 1.041e+04 (6.40e+03 4.02e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.6M
Iteration  9: Total net bbox = 9.685e+03 (5.92e+03 3.76e+03)
              Est.  stn bbox = 1.041e+04 (6.40e+03 4.02e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.6M
Finished Global Placement (cpu=0:00:00.1, real=0:00:02.0, mem=1012.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:51 mem=1012.6M) ***
Total net bbox length = 9.685e+03 (5.920e+03 3.765e+03) (ext = 2.028e+03)
Move report: Detail placement moves 72 insts, mean move: 12.21 um, max move: 75.28 um
	Max move on inst (g261__6083): (127.91, 163.37) --> (68.00, 148.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1012.6MB
Summary Report:
Instances move: 72 (out of 72 movable)
Instances flipped: 0
Mean displacement: 12.21 um
Max displacement: 75.28 um (Instance: g261__6083) (127.911, 163.365) -> (68, 148)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 9.592e+03 (5.888e+03 3.704e+03) (ext = 2.004e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1012.6MB
*** Finished refinePlace (0:03:51 mem=1012.6M) ***
*** Finished Initial Placement (cpu=0:00:00.2, real=0:00:02.0, mem=1012.6M) ***

Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 50 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=50 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 83 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.028000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1012.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 213
[NR-eGR] Metal2  (2V) length: 4.506000e+03um, number of vias: 288
[NR-eGR] Metal3  (3H) length: 6.426000e+03um, number of vias: 6
[NR-eGR] Metal4  (4V) length: 2.000000e+01um, number of vias: 0
[NR-eGR] Total length: 1.095200e+04um, number of vias: 507
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.120000e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1028.6M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1028.6M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 883.8M, totSessionCpu=0:03:51 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1034.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 50 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=50 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 83 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.032000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 213
[NR-eGR] Metal2  (2V) length: 4.222000e+03um, number of vias: 286
[NR-eGR] Metal3  (3H) length: 6.662000e+03um, number of vias: 6
[NR-eGR] Metal4  (4V) length: 2.000000e+01um, number of vias: 0
[NR-eGR] Total length: 1.090400e+04um, number of vias: 505
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.120000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1034.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
Extraction called for design 'counter' of instances=72 and nets=85 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1034.633M)
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1045.95)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 83
End delay calculation. (MEM=1138.39 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1126.85 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:51 mem=1126.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 89.752  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     75 (193)     |   -2.684   |     75 (193)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.813%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 915.5M, totSessionCpu=0:03:51 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1088.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1088.9M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:51.5/0:27:00.4 (0.1), mem = 1091.9M

Footprint cell information for calculating maxBufDist
*info: There are 1 candidate Buffer cell
*info: There are 1 candidate Inverter cell


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:03:51.7/0:27:00.6 (0.1), mem = 1159.2M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (81.9), totSession cpu/real = 0:03:51.7/0:27:00.6 (0.1), mem = 1124.2M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    18.81%|        -|   0.000|   0.000|   0:00:00.0| 1143.3M|
|    18.81%|        -|   0.000|   0.000|   0:00:00.0| 1143.3M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1143.3M) ***
*** DrvOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:03:51.7/0:27:00.6 (0.1), mem = 1124.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:51.7/0:27:00.6 (0.1), mem = 1124.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    80|   203|    -2.74|     1|     1|    -0.00|     0|     0|     0|     0|    89.75|     0.00|       0|       0|       0|  18.81|          |         |
|    17|    30|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|    95.23|     0.00|     145|       0|       0|  37.12| 0:00:00.0|  1182.4M|
|    17|    30|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|    95.12|     0.00|      19|       0|       0|  39.52| 0:00:00.0|  1182.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 17 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1182.4M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:03:52.1/0:27:01.0 (0.1), mem = 1163.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 959.9M, totSessionCpu=0:03:52 **

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:52.1/0:27:01.0 (0.1), mem = 1126.2M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------------+---------+--------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
+--------+--------+----------+------------+--------+--------------------+---------+--------------+
|   0.000|   0.000|    39.52%|   0:00:00.0| 1164.3M|slow_functional_mode|       NA| NA           |
+--------+--------+----------+------------+--------+--------------------+---------+--------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1164.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1164.3M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:52.2/0:27:01.1 (0.1), mem = 1129.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:52.3/0:27:01.2 (0.1), mem = 1164.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 39.52
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    39.52%|        -|   0.000|   0.000|   0:00:00.0| 1164.3M|
|    39.52%|        0|   0.000|   0.000|   0:00:00.0| 1165.3M|
|    33.71%|       44|   0.000|   0.000|   0:00:01.0| 1204.4M|
|    33.71%|        0|   0.000|   0.000|   0:00:00.0| 1204.4M|
|    33.71%|        0|   0.000|   0.000|   0:00:00.0| 1204.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 33.71
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.2 (1.0), totSession cpu/real = 0:03:52.5/0:27:01.4 (0.1), mem = 1204.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1131.20M, totSessionCpu=0:03:53).

*** Start incrementalPlace ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  slow_functional_mode
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 50 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=50 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=201  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 201 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 201 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.032000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         1( 0.76%)         1( 0.76%)   ( 1.53%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total                0( 0.00%)         1( 0.25%)         1( 0.25%)   ( 0.51%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1133.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  4: Total net bbox = 5.638e+03 (4.11e+03 1.53e+03)
              Est.  stn bbox = 5.788e+03 (4.22e+03 1.56e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1151.6M
Iteration  5: Total net bbox = 6.262e+03 (4.46e+03 1.80e+03)
              Est.  stn bbox = 6.439e+03 (4.61e+03 1.83e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1151.6M
Iteration  6: Total net bbox = 6.930e+03 (4.28e+03 2.65e+03)
              Est.  stn bbox = 7.099e+03 (4.43e+03 2.67e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1168.6M
Iteration  7: Total net bbox = 8.710e+03 (4.65e+03 4.07e+03)
              Est.  stn bbox = 8.896e+03 (4.79e+03 4.10e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1168.6M
Move report: Timing Driven Placement moves 190 insts, mean move: 89.78 um, max move: 221.88 um
	Max move on inst (FE_OFC77_n_87): (58.00, 228.00) --> (227.29, 280.59)
SKP cleared!

Finished Incremental Placement (cpu=0:00:01.2, real=0:00:01.0, mem=1152.6M)
*** Starting refinePlace (0:03:54 mem=1152.6M) ***
Total net bbox length = 9.376e+03 (5.226e+03 4.151e+03) (ext = 1.086e+03)
Move report: Detail placement moves 190 insts, mean move: 9.55 um, max move: 120.23 um
	Max move on inst (FE_OFC26_out_4): (401.80, 194.43) --> (288.00, 188.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1152.6MB
Summary Report:
Instances move: 190 (out of 190 movable)
Instances flipped: 0
Mean displacement: 9.55 um
Max displacement: 120.23 um (Instance: FE_OFC26_out_4) (401.8, 194.431) -> (288, 188)
	Length: 1 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Total net bbox length = 9.702e+03 (5.274e+03 4.428e+03) (ext = 1.082e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1152.6MB
*** Finished refinePlace (0:03:54 mem=1152.6M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 50 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=50 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=201  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 201 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 201 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.520000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1152.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 449
[NR-eGR] Metal2  (2V) length: 4.870000e+03um, number of vias: 513
[NR-eGR] Metal3  (3H) length: 5.322000e+03um, number of vias: 29
[NR-eGR] Metal4  (4V) length: 5.400000e+02um, number of vias: 0
[NR-eGR] Total length: 1.073200e+04um, number of vias: 991
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.440000e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1138.4M

*** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:01.0)***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1138.4M)
Extraction called for design 'counter' of instances=190 and nets=203 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1138.418M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 936.7M, totSessionCpu=0:03:54 **
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1126.82)
Total number of fetched objects 201
End delay calculation. (MEM=1191.73 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1191.73 CPU=0:00:00.3 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:54.5/0:27:03.5 (0.1), mem = 1191.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    53|   109|    -0.65|     0|     0|     0.00|     0|     0|     0|     0|    94.29|     0.00|       0|       0|       0|  33.71|          |         |
|    13|    20|    -0.63|     0|     0|     0.00|     0|     0|     0|     0|    95.06|     0.00|      57|       0|       0|  40.66| 0:00:00.0|  1210.8M|
|     8|     8|    -0.63|     0|     0|     0.00|     0|     0|     0|     0|    95.00|     0.00|       5|       0|       0|  40.66| 0:00:00.0|  1210.8M|
|     8|     8|    -0.63|     0|     0|     0.00|     0|     0|     0|     0|    95.00|     0.00|       0|       0|       0|  40.66| 0:00:00.0|  1210.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because the solution degraded timing.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1210.8M) ***

*** Starting refinePlace (0:03:55 mem=1226.8M) ***
Total net bbox length = 1.016e+04 (5.474e+03 4.684e+03) (ext = 6.780e+02)
Move report: Detail placement moves 67 insts, mean move: 10.90 um, max move: 40.00 um
	Max move on inst (FE_OFC172_FE_OFN27_out_4): (368.00, 188.00) --> (348.00, 168.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1226.8MB
Summary Report:
Instances move: 67 (out of 252 movable)
Instances flipped: 0
Mean displacement: 10.90 um
Max displacement: 40.00 um (Instance: FE_OFC172_FE_OFN27_out_4) (368, 188) -> (348, 168)
	Length: 1 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Total net bbox length = 1.070e+04 (5.972e+03 4.724e+03) (ext = 7.180e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1226.8MB
*** Finished refinePlace (0:03:55 mem=1226.8M) ***
*** maximum move = 40.00 um ***
*** Finished re-routing un-routed nets (1226.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1226.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:03:54.9/0:27:03.9 (0.1), mem = 1191.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=1149.9M)                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.996  | 94.996  | 97.403  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.569   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.540%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 979.9M, totSessionCpu=0:03:55 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:55.0/0:27:03.9 (0.1), mem = 1169.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    41.54%|        -|   0.000|   0.000|   0:00:00.0| 1169.0M|
|    41.54%|        0|   0.000|   0.000|   0:00:00.0| 1170.0M|
|    32.45%|       70|   0.000|   0.000|   0:00:00.0| 1209.1M|
|    32.45%|        0|   0.000|   0.000|   0:00:00.0| 1209.1M|
|    32.45%|        0|   0.000|   0.000|   0:00:00.0| 1209.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 32.45
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting refinePlace (0:03:55 mem=1225.1M) ***
Total net bbox length = 9.808e+03 (5.496e+03 4.312e+03) (ext = 8.680e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1225.1MB
Summary Report:
Instances move: 0 (out of 180 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.808e+03 (5.496e+03 4.312e+03) (ext = 8.680e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1225.1MB
*** Finished refinePlace (0:03:55 mem=1225.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1225.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1225.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.4 (1.0), totSession cpu/real = 0:03:55.3/0:27:04.3 (0.1), mem = 1225.1M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1151.88M, totSessionCpu=0:03:55).

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'counter' of instances=180 and nets=193 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1137.676M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 50 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=50 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=191  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 191 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 191 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1137.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1135.68)
Total number of fetched objects 191
End delay calculation. (MEM=1199.57 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1199.57 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:56 mem=1199.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 982.2M, totSessionCpu=0:03:56 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 95.189  | 95.189  | 97.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.570   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.449%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 983.7M, totSessionCpu=0:03:56 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=1150.6M)
**place_opt_design ... cpu = 0:00:07, real = 0:00:09, mem = 1120.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 11 warning(s), 0 error(s)

<CMD> fit
ambiguous command name "check": checkBondPadSpacing checkBump checkDesign checkFPlan checkFPlanSpace checkFiller checkFootPrint checkHierRoute checkMacroLLOnTrack checkMultiCpuUsage checkNamespaceBindings checkNetlist checkPartitionSdc checkPinAssignment checkPlace checkSdpGroup checkTQuantusModelFile checkTimingLibrary checkUnique checkWhatIfTiming check_ccopt_clock_tree_convergence check_ccr check_design check_instance_library_in_views check_ldb_version check_library check_macro_place_constraint check_noise check_pg_library check_syntax check_timing check_tracks checkbutton
<CMD> checkPlace
Begin checking placement ... (start mem=1120.5M, init mem=1120.5M)
*info: Placed = 180           
*info: Unplaced = 0           
Placement Density:32.45%(51400/158400)
Placement Density (including fixed std cells):32.45%(51400/158400)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1120.5M)
<CMD> checkPlace
Begin checking placement ... (start mem=1120.5M, init mem=1120.5M)
*info: Placed = 180           
*info: Unplaced = 0           
Placement Density:32.45%(51400/158400)
Placement Density (including fixed std cells):32.45%(51400/158400)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1120.5M)
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> earlyGlobalRoute
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1120.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 157 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=789 numPGBlocks=157 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=191  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 191 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 191 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)        15(12.40%)         4( 3.31%)         1( 0.83%)   (16.53%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               15( 2.90%)         4( 0.77%)         1( 0.19%)   ( 3.87%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 2.008000e+03um, number of vias: 431
[NR-eGR] Metal2  (2V) length: 4.548000e+03um, number of vias: 174
[NR-eGR] Metal3  (3H) length: 3.842000e+03um, number of vias: 12
[NR-eGR] Metal4  (4V) length: 3.600000e+01um, number of vias: 0
[NR-eGR] Total length: 1.043400e+04um, number of vias: 617
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.440000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1106.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
<CMD> redraw
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -isVisible 1
<CMD> setLayerPreference congestV -isVisible 1
<CMD> setLayerPreference congest -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference congestH -isVisible 0
<CMD> setLayerPreference congestV -isVisible 0
<CMD> setLayerPreference gcellOvflow -isVisible 0
<CMD> setLayerPreference congest -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -isVisible 1
<CMD> setLayerPreference congestV -isVisible 1
<CMD> setLayerPreference congest -isVisible 1
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference congestH -isVisible 0
<CMD> setLayerPreference congestV -isVisible 0
<CMD> setLayerPreference gcellOvflow -isVisible 0
<CMD> setLayerPreference congest -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -isVisible 1
<CMD> setLayerPreference congestV -isVisible 1
<CMD> setLayerPreference congest -isVisible 1
<CMD> redraw
<CMD> redraw
<CMD> redraw
<CMD> redraw
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference pinObj -isSelectable 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference congestH -isVisible 0
<CMD> setLayerPreference congestV -isVisible 0
<CMD> setLayerPreference gcellOvflow -isVisible 0
<CMD> setLayerPreference congest -isVisible 0
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1195.3M)
Extraction called for design 'counter' of instances=180 and nets=193 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1203.340M)
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1207.11)
Total number of fetched objects 191
End delay calculation. (MEM=1295.01 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1295.01 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:04:38 mem=1295.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 95.179  | 95.179  | 97.425  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.593   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.449%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.49 sec
Total Real time: 1.0 sec
Total Memory Usage: 1247.816406 Mbytes
<CMD> report_timing
Path 1: MET Setup Check with Pin out_reg[7]/CK 
Endpoint:   out_reg[7]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: out_reg[1]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: slow_functional_mode
Other End Arrival Time          0.200
- Setup                         0.075
+ Phase Shift                 100.000
- Uncertainty                   0.300
= Required Time                99.825
- Arrival Time                  4.646
= Slack Time                   95.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.200
     = Beginpoint Arrival Time       0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | out_reg[1]      | CK ^         |         |       |   0.200 |   95.379 | 
     | out_reg[1]      | CK ^ -> QN v | DFFX1   | 0.176 |   0.376 |   95.554 | 
     | FE_OFC38_n_1    | A v -> Y v   | BUFX2   | 0.115 |   0.491 |   95.670 | 
     | g269            | A v -> Y ^   | INVX1   | 0.094 |   0.584 |   95.763 | 
     | FE_OFC68_n_24   | A ^ -> Y ^   | BUFX2   | 0.124 |   0.709 |   95.888 | 
     | g260__1840      | A ^ -> Y v   | NAND2X1 | 0.092 |   0.801 |   95.980 | 
     | FE_OFC179_n_47  | A v -> Y v   | BUFX2   | 0.112 |   0.913 |   96.092 | 
     | FE_OFC90_n_47   | A v -> Y v   | BUFX2   | 0.176 |   1.089 |   96.267 | 
     | g252__1786      | B v -> Y ^   | NOR2X1  | 0.130 |   1.218 |   96.397 | 
     | FE_OFC171_n_51  | A ^ -> Y ^   | BUFX2   | 0.127 |   1.345 |   96.524 | 
     | FE_OFC94_n_51   | A ^ -> Y ^   | BUFX2   | 0.146 |   1.491 |   96.670 | 
     | g246__7675      | B ^ -> Y v   | NAND2X1 | 0.105 |   1.597 |   96.776 | 
     | FE_OFC185_n_58  | A v -> Y v   | BUFX2   | 0.171 |   1.768 |   96.947 | 
     | FE_OFC205_n     | A v -> Y v   | BUFX2   | 0.215 |   1.983 |   97.161 | 
     | FE_OFC168_n     | A v -> Y v   | BUFX2   | 0.226 |   2.208 |   97.387 | 
     | FE_OFC103_n_58  | A v -> Y v   | BUFX2   | 0.149 |   2.357 |   97.536 | 
     | g2              | B v -> Y ^   | NOR2X1  | 0.157 |   2.514 |   97.693 | 
     | FE_OFC109_n_148 | A ^ -> Y ^   | BUFX2   | 0.136 |   2.650 |   97.829 | 
     | g3              | A ^ -> Y v   | INVX1   | 0.043 |   2.693 |   97.872 | 
     | FE_OFC113_n_149 | A v -> Y v   | BUFX2   | 0.148 |   2.841 |   98.020 | 
     | g237__8780      | B v -> Y ^   | NOR2X1  | 0.121 |   2.962 |   98.141 | 
     | FE_OFC119_n_70  | A ^ -> Y ^   | BUFX2   | 0.106 |   3.068 |   98.247 | 
     | g225__2250      | B ^ -> Y v   | NAND2X1 | 0.152 |   3.220 |   98.398 | 
     | FE_OFC145_n_81  | A v -> Y v   | BUFX2   | 0.212 |   3.432 |   98.611 | 
     | g217__8757      | B v -> Y ^   | NOR2X1  | 0.193 |   3.624 |   98.803 | 
     | FE_OFC133_n_82  | A ^ -> Y ^   | BUFX2   | 0.141 |   3.765 |   98.944 | 
     | g213__2683      | B ^ -> Y v   | NOR2X1  | 0.050 |   3.815 |   98.994 | 
     | FE_OFC213_n_90  | A v -> Y v   | BUFX2   | 0.112 |   3.927 |   99.106 | 
     | g210__9682      | B v -> Y ^   | NOR2X1  | 0.186 |   4.112 |   99.291 | 
     | g205__4296      | B ^ -> Y v   | NOR2X1  | 0.135 |   4.247 |   99.426 | 
     | FE_OFC180_n_95  | A v -> Y v   | BUFX2   | 0.135 |   4.383 |   99.561 | 
     | g203__8780      | B v -> Y ^   | NOR2X1  | 0.143 |   4.526 |   99.705 | 
     | FE_OFC144_n_96  | A ^ -> Y ^   | BUFX2   | 0.120 |   4.646 |   99.825 | 
     | out_reg[7]      | D ^          | DFFX1   | 0.000 |   4.646 |   99.825 | 
     +-----------------------------------------------------------------------+ 

<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (IMPQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (IMPQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (IMPGTD-908):	Path (1) not found.
<CMD> saveDesign counter_loaded_power_pin_placed
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=01/08 00:29:30, mem=974.2M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_power_pin_placed
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 65 strips and 46 vias are created in OA database.
Signal Routes: Created 298 routes.
Created 180 insts; 360 instTerms; 193 nets; 0 routes.
**WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OA database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=01/08 00:29:30, mem=974.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/08 00:29:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=974.5M, current mem=974.5M)
% Begin Save clock tree data ... (date=01/08 00:29:30, mem=974.8M)
% End Save clock tree data ... (date=01/08 00:29:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=974.8M, current mem=974.8M)
Saving preference file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=01/08 00:29:31, mem=980.8M)
% End Save ccopt configuration ... (date=01/08 00:29:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.9M, current mem=980.9M)
% Begin Save power constraints data ... (date=01/08 00:29:31, mem=980.9M)
% End Save power constraints data ... (date=01/08 00:29:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.9M, current mem=980.9M)
Saving property file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1255.8M) ***
#% End save design ... (date=01/08 00:29:31, total cpu=0:00:00.4, real=0:00:01.0, peak res=980.9M, current mem=980.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec -file ccopt_native.spec
Creating clock tree spec for modes (timing configs): functional_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt_native.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
Extracting original clock gating for CLK...
  clock_tree CLK contains 8 sinks and 0 clock gates.
  Extraction for CLK complete.
Extracting original clock gating for CLK done.
<CMD> set_ccopt_property source_driver -clock_tree CLK {BUFX2/A BUFX2/Y}
<CMD> set_ccopt_property clock_period -pin clk 100
<CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
The skew group CLK/functional_mode was created. It contains 8 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 0.200
<CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> set_ccopt_mode -cts_inverter_cells INVX1
<CMD> set_ccopt_mode -cts_buffer_cells BUFX2
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=01/08 00:31:28, mem=968.8M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1241.5M, init mem=1241.5M)
*info: Placed = 180           
*info: Unplaced = 0           
Placement Density:32.45%(51400/158400)
Placement Density (including fixed std cells):32.45%(51400/158400)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1241.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1241.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 157 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=789 numPGBlocks=157 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=191  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 191 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 191 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)        15(12.40%)         4( 3.31%)         1( 0.83%)   (16.53%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               15( 2.90%)         4( 0.77%)         1( 0.19%)   ( 3.87%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 2.008000e+03um, number of vias: 431
[NR-eGR] Metal2  (2V) length: 4.548000e+03um, number of vias: 174
[NR-eGR] Metal3  (3H) length: 3.842000e+03um, number of vias: 12
[NR-eGR] Metal4  (4V) length: 3.600000e+01um, number of vias: 0
[NR-eGR] Total length: 1.043400e+04um, number of vias: 617
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.440000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1241.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_insertion_delay is set for at least one key
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX2/A BUFX2/Y (default: )
For power domain auto-default:
  Buffers:     BUFX2 
  Inverters:   INVX1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 158400.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.176ns
  Slew time target (trunk):   0.176ns
  Slew time target (top):     0.182ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.101ns
  Buffer max distance: 106.214um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFX2, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=106.214um, saturatedSlew=0.175ns, speed=567.990um per ns, cellArea=1882.991um^2 per 1000um}
  Inverter  : {lib_cell:INVX1, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=46.359um, saturatedSlew=0.172ns, speed=297.650um per ns, cellArea=4314.157um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for slow_corner:setup.late...
Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group CLK/functional_mode:
  Sources:                     pin clk
  Total number of sinks:       8
  Delay constrained sinks:     8
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.101ns
  Insertion delay target:      0.200ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group CLK/functional_mode with 8 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------------
Layer            Via Cell    Res.     Cap.     RC       Top of Stack
Range                        (Ohm)    (fF)     (fs)     Only
--------------------------------------------------------------------
Metal1-Metal2    M2_M1_HV    4.000    0.000    0.000    false
Metal2-Metal3    M3_M2_VH    4.000    0.000    0.000    false
Metal3-Metal4    M4_M3_HV    4.000    0.000    0.000    false
--------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree CLK...
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=12, i=0, icg=0, nicg=0, l=0, total=12
      cell areas       : b=2400.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2400.000um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFX2: 12 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:05:07 mem=1279.7M) ***
Total net bbox length = 1.013e+04 (5.658e+03 4.468e+03) (ext = 7.000e+02)
Move report: Detail placement moves 17 insts, mean move: 31.18 um, max move: 60.00 um
	Max move on inst (FE_OFC165_enable): (148.00, 208.00) --> (88.00, 208.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1279.7MB
Summary Report:
Instances move: 17 (out of 192 movable)
Instances flipped: 0
Mean displacement: 31.18 um
Max displacement: 60.00 um (Instance: FE_OFC165_enable) (148, 208) -> (88, 208)
	Length: 1 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Total net bbox length = 1.062e+04 (6.150e+03 4.468e+03) (ext = 6.800e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1279.7MB
*** Finished refinePlace (0:05:07 mem=1279.7M) ***
    Moved 6, flipped 0 and cell swapped 0 of 20 clock instance(s) during refinement.
    The largest move was 50 microns for out_reg[3].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [10,13)                 1
    [13,16)                 0
    [16,19)                 0
    [19,22)                 3
    [22,25)                 0
    [25,28)                 0
    [28,31)                 0
    [31,34)                 0
    [34,37)                 0
    [37,40)                 1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
         40          (298.000,208.000)    (338.000,208.000)    ccl_a clock buffer, uid:A20ae (a lib_cell BUFX2) at (338.000,208.000), in power domain auto-default
         20          (298.000,208.000)    (318.000,208.000)    ccl_a clock buffer, uid:A20a6 (a lib_cell BUFX2) at (318.000,208.000), in power domain auto-default
         20          (278.000,208.000)    (258.000,208.000)    ccl_a clock buffer, uid:A20af (a lib_cell BUFX2) at (258.000,208.000), in power domain auto-default
         20          (278.000,208.000)    (298.000,208.000)    ccl_a clock buffer, uid:A20b1 (a lib_cell BUFX2) at (298.000,208.000), in power domain auto-default
         10          (228.000,208.000)    (238.000,208.000)    ccl_a clock buffer, uid:A20a4 (a lib_cell BUFX2) at (238.000,208.000), in power domain auto-default
          0          (303.000,217.000)    (303.000,217.000)    ccl_a clock buffer, uid:A20b1 (a lib_cell BUFX2) at (298.000,208.000), in power domain auto-default
          0          (223.000,217.000)    (223.000,217.000)    ccl_a clock buffer, uid:A20b3 (a lib_cell BUFX2) at (218.000,208.000), in power domain auto-default
          0          (163.000,217.000)    (163.000,217.000)    ccl_a clock buffer, uid:A20b5 (a lib_cell BUFX2) at (158.000,208.000), in power domain auto-default
          0          (103.000,217.000)    (103.000,217.000)    ccl_a clock buffer, uid:A20b7 (a lib_cell BUFX2) at (98.000,208.000), in power domain auto-default
          0          (43.000,217.000)     (43.000,217.000)     ccl_a clock buffer, uid:A20b9 (a lib_cell BUFX2) at (38.000,208.000), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=12, i=0, icg=0, nicg=0, l=0, total=12
      cell areas       : b=2400.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2400.000um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.003pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.130pF, leaf=0.069pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=594.000um, leaf=322.000um, total=916.000um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.176ns count=9 avg=0.119ns sd=0.030ns min=0.085ns max=0.174ns {3 <= 0.106ns, 3 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.140ns sd=0.034ns min=0.103ns max=0.184ns {1 <= 0.106ns, 1 <= 0.141ns, 1 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns} {1 <= 0.185ns, 0 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFX2: 12 
    Primary reporting skew groups after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.905, max=0.964, avg=0.929, sd=0.025], skew [0.059 vs 0.101], 100% {0.905, 0.964} (wid=0.002 ws=0.000) (gid=0.962 gs=0.059)
    Skew group summary after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.905, max=0.964, avg=0.929, sd=0.025], skew [0.059 vs 0.101], 100% {0.905, 0.964} (wid=0.002 ws=0.000) (gid=0.962 gs=0.059)
    Clock network insertion delays are now [0.905ns, 0.964ns] average 0.929ns std.dev 0.025ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 197 succeeded with high effort: 197 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=192 and nets=205 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1279.707M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=12, i=0, icg=0, nicg=0, l=0, total=12
    cell areas       : b=2400.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2400.000um^2
    cell capacitance : b=0.003pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.003pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.131pF, leaf=0.069pF, total=0.200pF
    wire lengths     : top=0.000um, trunk=594.000um, leaf=322.000um, total=916.000um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.176ns count=9 avg=0.119ns sd=0.030ns min=0.085ns max=0.174ns {3 <= 0.106ns, 3 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 1 <= 0.176ns}
    Leaf  : target=0.176ns count=4 avg=0.140ns sd=0.034ns min=0.103ns max=0.184ns {1 <= 0.106ns, 1 <= 0.141ns, 1 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns} {1 <= 0.185ns, 0 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BUFX2: 12 
  Primary reporting skew groups After congestion update:
    skew_group CLK/functional_mode: insertion delay [min=0.905, max=0.964, avg=0.930, sd=0.024], skew [0.059 vs 0.101], 100% {0.905, 0.964} (wid=0.003 ws=0.000) (gid=0.962 gs=0.059)
  Skew group summary After congestion update:
    skew_group CLK/functional_mode: insertion delay [min=0.905, max=0.964, avg=0.930, sd=0.024], skew [0.059 vs 0.101], 100% {0.905, 0.964} (wid=0.003 ws=0.000) (gid=0.962 gs=0.059)
  Clock network insertion delays are now [0.905ns, 0.964ns] average 0.930ns std.dev 0.024ns
  Update congestion based capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=12, i=0, icg=0, nicg=0, l=0, total=12
      cell areas       : b=2400.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2400.000um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.003pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.142pF, leaf=0.063pF, total=0.205pF
      wire lengths     : top=0.000um, trunk=646.000um, leaf=294.000um, total=940.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.176ns count=9 avg=0.128ns sd=0.033ns min=0.085ns max=0.174ns {2 <= 0.106ns, 3 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 2 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.130ns sd=0.019ns min=0.103ns max=0.145ns {1 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFX2: 12 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.905, max=0.982, avg=0.941, sd=0.035], skew [0.077 vs 0.101], 100% {0.905, 0.982} (wid=0.003 ws=0.001) (gid=0.980 gs=0.077)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.905, max=0.982, avg=0.941, sd=0.035], skew [0.077 vs 0.101], 100% {0.905, 0.982} (wid=0.003 ws=0.001) (gid=0.980 gs=0.077)
    Clock network insertion delays are now [0.905ns, 0.982ns] average 0.941ns std.dev 0.035ns
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.982}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=12, i=0, icg=0, nicg=0, l=0, total=12
      cell areas       : b=2400.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2400.000um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.003pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.142pF, leaf=0.063pF, total=0.205pF
      wire lengths     : top=0.000um, trunk=646.000um, leaf=294.000um, total=940.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.176ns count=9 avg=0.128ns sd=0.033ns min=0.085ns max=0.174ns {2 <= 0.106ns, 3 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 2 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.130ns sd=0.019ns min=0.103ns max=0.145ns {1 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFX2: 12 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.905, max=0.982, avg=0.941, sd=0.035], skew [0.077 vs 0.101], 100% {0.905, 0.982} (wid=0.003 ws=0.001) (gid=0.980 gs=0.077)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.905, max=0.982, avg=0.941, sd=0.035], skew [0.077 vs 0.101], 100% {0.905, 0.982} (wid=0.003 ws=0.001) (gid=0.980 gs=0.077)
    Clock network insertion delays are now [0.905ns, 0.982ns] average 0.941ns std.dev 0.035ns
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.982}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=11, i=0, icg=0, nicg=0, l=0, total=11
      cell areas       : b=2200.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2200.000um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.003pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.142pF, leaf=0.063pF, total=0.205pF
      wire lengths     : top=0.000um, trunk=646.000um, leaf=294.000um, total=940.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.176ns count=8 avg=0.143ns sd=0.031ns min=0.085ns max=0.174ns {1 <= 0.106ns, 1 <= 0.141ns, 3 <= 0.158ns, 1 <= 0.167ns, 2 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.130ns sd=0.019ns min=0.103ns max=0.145ns {1 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFX2: 11 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.831, max=0.908, avg=0.867, sd=0.035], skew [0.077 vs 0.101], 100% {0.831, 0.908} (wid=0.003 ws=0.001) (gid=0.906 gs=0.077)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.831, max=0.908, avg=0.867, sd=0.035], skew [0.077 vs 0.101], 100% {0.831, 0.908} (wid=0.003 ws=0.001) (gid=0.906 gs=0.077)
    Clock network insertion delays are now [0.831ns, 0.908ns] average 0.867ns std.dev 0.035ns
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.908}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=11, i=0, icg=0, nicg=0, l=0, total=11
      cell areas       : b=2200.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2200.000um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.003pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.142pF, leaf=0.063pF, total=0.205pF
      wire lengths     : top=0.000um, trunk=646.000um, leaf=294.000um, total=940.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.176ns count=8 avg=0.143ns sd=0.031ns min=0.085ns max=0.174ns {1 <= 0.106ns, 1 <= 0.141ns, 3 <= 0.158ns, 1 <= 0.167ns, 2 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.130ns sd=0.019ns min=0.103ns max=0.145ns {1 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFX2: 11 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.831, max=0.908, avg=0.867, sd=0.035], skew [0.077 vs 0.101], 100% {0.831, 0.908} (wid=0.003 ws=0.001) (gid=0.906 gs=0.077)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.831, max=0.908, avg=0.867, sd=0.035], skew [0.077 vs 0.101], 100% {0.831, 0.908} (wid=0.003 ws=0.001) (gid=0.906 gs=0.077)
    Clock network insertion delays are now [0.831ns, 0.908ns] average 0.867ns std.dev 0.035ns
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.908}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=11, i=0, icg=0, nicg=0, l=0, total=11
      cell areas       : b=2200.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2200.000um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.003pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.142pF, leaf=0.063pF, total=0.205pF
      wire lengths     : top=0.000um, trunk=646.000um, leaf=294.000um, total=940.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.176ns count=8 avg=0.143ns sd=0.031ns min=0.085ns max=0.174ns {1 <= 0.106ns, 1 <= 0.141ns, 3 <= 0.158ns, 1 <= 0.167ns, 2 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.130ns sd=0.019ns min=0.103ns max=0.145ns {1 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFX2: 11 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.831, max=0.908, avg=0.867, sd=0.035], skew [0.077 vs 0.101], 100% {0.831, 0.908} (wid=0.003 ws=0.001) (gid=0.906 gs=0.077)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.831, max=0.908, avg=0.867, sd=0.035], skew [0.077 vs 0.101], 100% {0.831, 0.908} (wid=0.003 ws=0.001) (gid=0.906 gs=0.077)
    Clock network insertion delays are now [0.831ns, 0.908ns] average 0.867ns std.dev 0.035ns
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.908}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.063pF, total=0.181pF
      wire lengths     : top=0.000um, trunk=538.000um, leaf=294.000um, total=832.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.176ns count=7 avg=0.136ns sd=0.027ns min=0.108ns max=0.174ns {0 <= 0.106ns, 3 <= 0.141ns, 2 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.130ns sd=0.019ns min=0.103ns max=0.146ns {1 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.696, max=0.735, avg=0.709, sd=0.016], skew [0.039 vs 0.101], 100% {0.696, 0.735} (wid=0.002 ws=0.000) (gid=0.733 gs=0.038)
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.696, max=0.735, avg=0.709, sd=0.016], skew [0.039 vs 0.101], 100% {0.696, 0.735} (wid=0.002 ws=0.000) (gid=0.733 gs=0.038)
    Clock network insertion delays are now [0.696ns, 0.735ns] average 0.709ns std.dev 0.016ns
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.735}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 59 succeeded with high effort: 59 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.703}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 220 succeeded with high effort: 220 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Skew group summary after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.703}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.703}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.251 -> 0.703}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group CLK/functional_mode from 0.251ns to 0.702ns.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 12 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
          wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
          Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFX2: 10 
        Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
          wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
          Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFX2: 10 
        Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
          wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
          Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX2: 10 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFX2: 10 
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
    wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
    Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
  Skew group summary after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
  Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Skew group summary after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
          wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
          Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX2: 10 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Skew group summary after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Skew group summary after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Skew group summary after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=0.689, max=0.703, avg=0.696, sd=0.006], skew [0.014 vs 0.101], 100% {0.689, 0.703} (wid=0.002 ws=0.000) (gid=0.701 gs=0.014)
    Clock network insertion delays are now [0.689ns, 0.703ns] average 0.696ns std.dev 0.006ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=190 and nets=203 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1279.707M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
    wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
    Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups After congestion update:
    skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
  Skew group summary After congestion update:
    skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
  Clock network insertion delays are now [0.691ns, 0.705ns] average 0.698ns std.dev 0.006ns
  Merging balancing drivers for power...
    Tried: 12 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Clock network insertion delays are now [0.691ns, 0.705ns] average 0.698ns std.dev 0.006ns
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.703 -> 0.705}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Skew group summary after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Clock network insertion delays are now [0.691ns, 0.705ns] average 0.698ns std.dev 0.006ns
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.703 -> 0.705}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.004pF fall=0.004pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Clock network insertion delays are now [0.691ns, 0.705ns] average 0.698ns std.dev 0.006ns
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.703 -> 0.705}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Skew group summary after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Clock network insertion delays are now [0.691ns, 0.705ns] average 0.698ns std.dev 0.006ns
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.703 -> 0.705}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Capacitance Reduction...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {CLK/functional_mode,WC: 0.703 -> 0.705}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Capacitance Reduction':
        cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
        cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
        cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
        sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
        wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
      Clock DAG net violations after 'Wire Capacitance Reduction': none
      Clock DAG primary half-corner transition distribution after 'Wire Capacitance Reduction':
        Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
        Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
      Clock DAG library cell distribution after 'Wire Capacitance Reduction' {count}:
         Bufs: BUFX2: 10 
      Primary reporting skew groups after 'Wire Capacitance Reduction':
        skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
      Skew group summary after 'Wire Capacitance Reduction':
        skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
      Clock network insertion delays are now [0.691ns, 0.705ns] average 0.698ns std.dev 0.006ns
      BalancingStep Wire Capacitance Reduction has increased max latencies (wire and cell) to be greater than the max desired latencies
      {CLK/functional_mode,WC: 0.703 -> 0.705}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Capacitance Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
    Move For Wirelength...
      Move for wirelength. considered=11, filtered=11, permitted=10, cannotCompute=0, computed=10, attempted=2, currentlyIllegal=0, legalizationFail=0, accepted=0
      Clock DAG stats after 'Move For Wirelength':
        cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
        cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
        cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
        sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
        wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
      Clock DAG net violations after 'Move For Wirelength': none
      Clock DAG primary half-corner transition distribution after 'Move For Wirelength':
        Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
        Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
      Clock DAG library cell distribution after 'Move For Wirelength' {count}:
         Bufs: BUFX2: 10 
      Primary reporting skew groups after 'Move For Wirelength':
        skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
      Skew group summary after 'Move For Wirelength':
        skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
      Clock network insertion delays are now [0.691ns, 0.705ns] average 0.698ns std.dev 0.006ns
      BalancingStep Move For Wirelength has increased max latencies (wire and cell) to be greater than the max desired latencies
      {CLK/functional_mode,WC: 0.703 -> 0.705}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Move For Wirelength done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    Orientation Wirelength Optimization: Attempted = 12 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 10 , Other = 0
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.065pF, total=0.174pF
      wire lengths     : top=0.000um, trunk=496.000um, leaf=302.000um, total=798.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.176ns count=7 avg=0.127ns sd=0.035ns min=0.077ns max=0.174ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns}
      Leaf  : target=0.176ns count=4 avg=0.133ns sd=0.013ns min=0.118ns max=0.146ns {0 <= 0.106ns, 2 <= 0.141ns, 2 <= 0.158ns, 0 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Skew group summary after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=0.691, max=0.705, avg=0.698, sd=0.006], skew [0.014 vs 0.101], 100% {0.691, 0.705} (wid=0.002 ws=0.000) (gid=0.703 gs=0.014)
    Clock network insertion delays are now [0.691ns, 0.705ns] average 0.698ns std.dev 0.006ns
    BalancingStep Wire Opt OverFix has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.703 -> 0.705}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.179pF fall=0.178pF), of which (rise=0.174pF fall=0.174pF) is wire, and (rise=0.004pF fall=0.004pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:05:07 mem=1279.7M) ***
Total net bbox length = 1.050e+04 (6.056e+03 4.444e+03) (ext = 7.200e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1279.7MB
Summary Report:
Instances move: 0 (out of 190 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.050e+04 (6.056e+03 4.444e+03) (ext = 7.200e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1279.7MB
*** Finished refinePlace (0:05:07 mem=1279.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   192 (unrouted=2, trialRouted=190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 11 nets for routing of which 11 have one or more fixed wires.
(ccopt eGR): Start to route 11 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 157 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=829 numPGBlocks=157 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=201  numIgnoredNets=190
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 11 clock nets ( 11 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.000000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 2.204000e+03um, number of vias: 453
[NR-eGR] Metal2  (2V) length: 4.564000e+03um, number of vias: 180
[NR-eGR] Metal3  (3H) length: 3.866000e+03um, number of vias: 12
[NR-eGR] Metal4  (4V) length: 3.600000e+01um, number of vias: 0
[NR-eGR] Total length: 1.067000e+04um, number of vias: 645
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.800000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 3.300000e+02um, number of vias: 31
[NR-eGR] Metal2  (2V) length: 2.320000e+02um, number of vias: 11
[NR-eGR] Metal3  (3H) length: 3.180000e+02um, number of vias: 0
[NR-eGR] Metal4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.800000e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.800000e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1279.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
Set FIXED routing status on 11 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   192 (unrouted=2, trialRouted=190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=190 and nets=203 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1279.707M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_corner:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.120pF, leaf=0.074pF, total=0.194pF
          wire lengths     : top=0.000um, trunk=544.000um, leaf=336.000um, total=880.000um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.176ns count=7 avg=0.139ns sd=0.040ns min=0.076ns max=0.184ns {1 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns} {1 <= 0.185ns, 0 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
          Leaf  : target=0.176ns count=4 avg=0.150ns sd=0.010ns min=0.137ns max=0.160ns {0 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFX2: 10 
        Primary reporting skew groups eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Skew group summary eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Clock network insertion delays are now [0.735ns, 0.770ns] average 0.752ns std.dev 0.015ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
        
          Nodes to move:         1
          Processed:             1
          Moved (slew improved): 0
          Moved (slew fixed):    0
          Not moved:             1
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.120pF, leaf=0.074pF, total=0.194pF
          wire lengths     : top=0.000um, trunk=544.000um, leaf=336.000um, total=880.000um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.176ns count=7 avg=0.139ns sd=0.040ns min=0.076ns max=0.184ns {1 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns} {1 <= 0.185ns, 0 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
          Leaf  : target=0.176ns count=4 avg=0.150ns sd=0.010ns min=0.137ns max=0.160ns {0 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: BUFX2: 10 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Skew group summary eGRPC after moving buffers:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Clock network insertion delays are now [0.735ns, 0.770ns] average 0.752ns std.dev 0.015ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {CLK/functional_mode,WC: 0.703 -> 0.770}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 7, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.120pF, leaf=0.074pF, total=0.194pF
          wire lengths     : top=0.000um, trunk=544.000um, leaf=336.000um, total=880.000um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.176ns count=7 avg=0.139ns sd=0.040ns min=0.076ns max=0.184ns {1 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns} {1 <= 0.185ns, 0 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
          Leaf  : target=0.176ns count=4 avg=0.150ns sd=0.010ns min=0.137ns max=0.160ns {0 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: BUFX2: 10 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Skew group summary eGRPC after downsizing:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Clock network insertion delays are now [0.735ns, 0.770ns] average 0.752ns std.dev 0.015ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 11, tested: 11, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        -------------------------------------------------------------------------------------------------------------------
        top                0                    0           0            0                    0                  0 (0.0%)
        trunk              1 (100.0%)           0           0            0                    0                  1 (100.0%)
        leaf               0                    0           0            0                    0                  0 (0.0%)
        -------------------------------------------------------------------------------------------------------------------
        Total              1 (100%)      -           -            -                           0 (100%)           1 (100%)
        -------------------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.120pF, leaf=0.074pF, total=0.194pF
          wire lengths     : top=0.000um, trunk=544.000um, leaf=336.000um, total=880.000um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.176ns count=7 avg=0.139ns sd=0.040ns min=0.076ns max=0.184ns {1 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns} {1 <= 0.185ns, 0 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
          Leaf  : target=0.176ns count=4 avg=0.150ns sd=0.010ns min=0.137ns max=0.160ns {0 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: BUFX2: 10 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Skew group summary eGRPC after DRV fixing:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Clock network insertion delays are now [0.735ns, 0.770ns] average 0.752ns std.dev 0.015ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 6 insts, 12 nets
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
          cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
          cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
          sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.120pF, leaf=0.074pF, total=0.194pF
          wire lengths     : top=0.000um, trunk=544.000um, leaf=336.000um, total=880.000um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.176ns count=7 avg=0.139ns sd=0.040ns min=0.076ns max=0.184ns {1 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 1 <= 0.176ns} {1 <= 0.185ns, 0 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
          Leaf  : target=0.176ns count=4 avg=0.150ns sd=0.010ns min=0.137ns max=0.160ns {0 <= 0.106ns, 1 <= 0.141ns, 2 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFX2: 10 
        Primary reporting skew groups before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Skew group summary before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=0.735, max=0.770, avg=0.752, sd=0.015], skew [0.035 vs 0.101], 100% {0.735, 0.770} (wid=0.001 ws=0.000) (gid=0.769 gs=0.035)
        Clock network insertion delays are now [0.735ns, 0.770ns] average 0.752ns std.dev 0.015ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:05:07 mem=1289.2M) ***
Total net bbox length = 1.050e+04 (6.056e+03 4.444e+03) (ext = 7.200e+02)
Move report: Detail placement moves 3 insts, mean move: 10.00 um, max move: 10.00 um
	Max move on inst (FE_OFC173_enable): (78.00, 208.00) --> (68.00, 208.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1289.2MB
Summary Report:
Instances move: 3 (out of 190 movable)
Instances flipped: 0
Mean displacement: 10.00 um
Max displacement: 10.00 um (Instance: FE_OFC173_enable) (78, 208) -> (68, 208)
	Length: 1 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.051e+04 (6.066e+03 4.444e+03) (ext = 7.100e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1289.2MB
*** Finished refinePlace (0:05:07 mem=1289.2M) ***
  Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   192 (unrouted=2, trialRouted=190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 11 nets for routing of which 11 have one or more fixed wires.
(ccopt eGR): Start to route 11 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 157 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=829 numPGBlocks=157 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=201  numIgnoredNets=190
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 11 clock nets ( 11 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.000000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 2.204000e+03um, number of vias: 453
[NR-eGR] Metal2  (2V) length: 4.564000e+03um, number of vias: 180
[NR-eGR] Metal3  (3H) length: 3.866000e+03um, number of vias: 12
[NR-eGR] Metal4  (4V) length: 3.600000e+01um, number of vias: 0
[NR-eGR] Total length: 1.067000e+04um, number of vias: 645
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.800000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 3.300000e+02um, number of vias: 31
[NR-eGR] Metal2  (2V) length: 2.320000e+02um, number of vias: 11
[NR-eGR] Metal3  (3H) length: 3.180000e+02um, number of vias: 0
[NR-eGR] Metal4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.800000e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.800000e+02um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1279.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_30005_s2424_saul_0u67TA/.rgf3keLUT
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 11 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 11 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/08 00:31:30, mem=978.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Jan  8 00:31:30 2021
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#NanoRoute Version 18.16-s077_1 NR191106-2227/18_16-UB
#Start routing data preparation on Fri Jan  8 00:31:30 2021
#
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Metal1 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Metal2 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Metal3 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Metal4 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 201 nets.
# Metal1       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal2       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal3       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal4       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 4.00000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.16 (MB), peak = 1010.48 (MB)
#Merging special wires: starts on Fri Jan  8 00:31:30 2021 with memory = 977.32 (MB), peak = 1010.48 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:977.4 MB, peak:1010.5 MB
#reading routing guides ......
#
#Finished routing data preparation on Fri Jan  8 00:31:30 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.55 (MB)
#Total memory = 977.44 (MB)
#Peak memory = 1010.48 (MB)
#
#
#Start global routing on Fri Jan  8 00:31:30 2021
#
#
#Start global routing initialization on Fri Jan  8 00:31:30 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Jan  8 00:31:30 2021
#
#Start routing resource analysis on Fri Jan  8 00:31:30 2021
#
#Routing resource analysis is done on Fri Jan  8 00:31:30 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         104           0          56     1.79%
#  Metal2         V         126           0          56     0.00%
#  Metal3         H         104           0          56     0.00%
#  Metal4         V         126           0          56     0.00%
#  --------------------------------------------------------------
#  Total                    460       0.00%         224     0.45%
#
#  11 nets (5.42%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan  8 00:31:30 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.68 (MB), peak = 1010.48 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Fri Jan  8 00:31:30 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.74 (MB), peak = 1010.48 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00141
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.70 (MB), peak = 1010.48 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.79 (MB), peak = 1010.48 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.79 (MB), peak = 1010.48 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 11.
#Total number of unselected nets (but routable) for routing = 190 (skipped).
#Total number of nets in the design = 203.
#
#190 skipped nets do not have any wires.
#11 routable nets have only global wires.
#11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 11               0  
#------------------------------------------------
#        Total                 11               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 11             190  
#------------------------------------------------
#        Total                 11             190  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 840 um.
#Total half perimeter of net bounding box = 841 um.
#Total wire length on LAYER Metal1 = 180 um.
#Total wire length on LAYER Metal2 = 240 um.
#Total wire length on LAYER Metal3 = 420 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 40
#Up-Via Summary (total 40):
#           
#-----------------------
# Metal1             26
# Metal2             14
#-----------------------
#                    40 
#
#Total number of involved priority nets 11
#Maximum src to sink distance for priority net 190.0
#Average of max src_to_sink distance for priority net 130.5
#Average of ave src_to_sink distance for priority net 108.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.88 (MB)
#Total memory = 982.32 (MB)
#Peak memory = 1010.48 (MB)
#
#Finished global routing on Fri Jan  8 00:31:30 2021
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.58 (MB), peak = 1010.48 (MB)
#Start Track Assignment.
#Done with 12 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Done with 12 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 940 um.
#Total half perimeter of net bounding box = 841 um.
#Total wire length on LAYER Metal1 = 228 um.
#Total wire length on LAYER Metal2 = 232 um.
#Total wire length on LAYER Metal3 = 480 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 40
#Up-Via Summary (total 40):
#           
#-----------------------
# Metal1             26
# Metal2             14
#-----------------------
#                    40 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.24 (MB), peak = 1010.48 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.64 (MB)
#Total memory = 981.48 (MB)
#Peak memory = 1010.48 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1006.35 (MB), peak = 1010.48 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 841 um.
#Total half perimeter of net bounding box = 841 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 48 um.
#Total wire length on LAYER Metal3 = 605 um.
#Total wire length on LAYER Metal4 = 188 um.
#Total number of vias = 73
#Up-Via Summary (total 73):
#           
#-----------------------
# Metal1             28
# Metal2             28
# Metal3             17
#-----------------------
#                    73 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.65 (MB)
#Total memory = 982.13 (MB)
#Peak memory = 1010.48 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.65 (MB)
#Total memory = 982.13 (MB)
#Peak memory = 1010.48 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 14.74 (MB)
#Total memory = 993.00 (MB)
#Peak memory = 1010.48 (MB)
#Number of warnings = 5
#Total number of warnings = 13
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan  8 00:31:30 2021
#
% End globalDetailRoute (date=01/08 00:31:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=1010.5M, current mem=992.6M)
        NanoRoute done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock detailed routing done.
Checking guided vs. routed lengths for 11 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
      below         40.000           2
        40.000      50.000           1
        50.000      60.000           3
        60.000      70.000           2
        70.000      80.000           1
        80.000      90.000           0
        90.000     100.000           2
       100.000     110.000           0
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           7
        0.000      5.000           0
        5.000     10.000           3
       10.000     15.000           0
       15.000     20.000           0
       20.000     25.000           0
       25.000     30.000           1
      -------------------------------------
      
Set FIXED routing status on 11 net(s)
Set FIXED placed status on 10 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   192 (unrouted=192, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 157 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=829 numPGBlocks=157 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 11  Num Prerouted Wires = 109
[NR-eGR] Read numTotalNets=201  numIgnoredNets=11
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 190 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 190 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.75% H + 0.00% V. EstWL: 9.520000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)        13(10.74%)         4( 3.31%)         1( 0.83%)   (14.88%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               13( 2.51%)         4( 0.77%)         1( 0.19%)   ( 3.48%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1254.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 2.116000e+03um, number of vias: 457
[NR-eGR] Metal2  (2V) length: 4.384000e+03um, number of vias: 202
[NR-eGR] Metal3  (3H) length: 4.287000e+03um, number of vias: 29
[NR-eGR] Metal4  (4V) length: 2.320000e+02um, number of vias: 0
[NR-eGR] Total length: 1.101900e+04um, number of vias: 688
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1254.9M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   192 (unrouted=2, trialRouted=190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=190 and nets=203 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1254.863M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.068pF, total=0.183pF
    wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.011ns]} avg=0.011ns sd=0.000ns sum=0.011ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.176ns count=7 avg=0.133ns sd=0.037ns min=0.077ns max=0.187ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns} {0 <= 0.185ns, 1 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
    Leaf  : target=0.176ns count=4 avg=0.139ns sd=0.018ns min=0.119ns max=0.162ns {0 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
  Skew group summary after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
  Clock network insertion delays are now [0.711ns, 0.728ns] average 0.719ns std.dev 0.007ns
  CCOpt::Phase::Routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 11, tested: 11, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              1 (100.0%)           0           0            0                    0                  1 (100.0%)
    leaf               0                    0           0            0                    0                  0 (0.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 (100%)      -           -            -                           0 (100%)           1 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.068pF, total=0.183pF
      wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=1, worst=[0.011ns]} avg=0.011ns sd=0.000ns sum=0.011ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.176ns count=7 avg=0.133ns sd=0.037ns min=0.077ns max=0.187ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns} {0 <= 0.185ns, 1 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
      Leaf  : target=0.176ns count=4 avg=0.139ns sd=0.018ns min=0.119ns max=0.162ns {0 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
    Clock network insertion delays are now [0.711ns, 0.728ns] average 0.719ns std.dev 0.007ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group CLK/functional_mode from 0.251ns to 0.728ns.
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 11, tested: 11, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              1 (100.0%)           0           0            0                    0                  1 (100.0%)
    leaf               0                    0           0            0                    0                  0 (0.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 (100%)      -           -            -                           0 (100%)           1 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.068pF, total=0.183pF
      wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=1, worst=[0.011ns]} avg=0.011ns sd=0.000ns sum=0.011ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.176ns count=7 avg=0.133ns sd=0.037ns min=0.077ns max=0.187ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns} {0 <= 0.185ns, 1 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
      Leaf  : target=0.176ns count=4 avg=0.139ns sd=0.018ns min=0.119ns max=0.162ns {0 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
    Skew group summary PostConditioning after DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
    Clock network insertion delays are now [0.711ns, 0.728ns] average 0.719ns std.dev 0.007ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 11, nets tested: 11, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.068pF, total=0.183pF
      wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.011ns]} avg=0.011ns sd=0.000ns sum=0.011ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.176ns count=7 avg=0.133ns sd=0.037ns min=0.077ns max=0.187ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns} {0 <= 0.185ns, 1 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
      Leaf  : target=0.176ns count=4 avg=0.139ns sd=0.018ns min=0.119ns max=0.162ns {0 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
    Clock network insertion delays are now [0.711ns, 0.728ns] average 0.719ns std.dev 0.007ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
      cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
      cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
      sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.068pF, total=0.183pF
      wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=1, worst=[0.011ns]} avg=0.011ns sd=0.000ns sum=0.011ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.176ns count=7 avg=0.133ns sd=0.037ns min=0.077ns max=0.187ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns} {0 <= 0.185ns, 1 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
      Leaf  : target=0.176ns count=4 avg=0.139ns sd=0.018ns min=0.119ns max=0.162ns {0 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: BUFX2: 10 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
    Clock network insertion delays are now [0.711ns, 0.728ns] average 0.719ns std.dev 0.007ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:05:08 mem=1296.1M) ***
Total net bbox length = 1.051e+04 (6.066e+03 4.444e+03) (ext = 7.100e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1296.1MB
Summary Report:
Instances move: 0 (out of 190 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.051e+04 (6.066e+03 4.444e+03) (ext = 7.100e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1296.1MB
*** Finished refinePlace (0:05:08 mem=1296.1M) ***
    Moved 0, flipped 0 and cell swapped 0 of 18 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
    Set dirty flag on 2 insts, 4 nets
  PostConditioning done.
Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   192 (unrouted=2, trialRouted=190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.068pF, total=0.183pF
    wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.011ns]} avg=0.011ns sd=0.000ns sum=0.011ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.176ns count=7 avg=0.133ns sd=0.037ns min=0.077ns max=0.187ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns} {0 <= 0.185ns, 1 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
    Leaf  : target=0.176ns count=4 avg=0.139ns sd=0.018ns min=0.119ns max=0.162ns {0 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
  Skew group summary after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
  Clock network insertion delays are now [0.711ns, 0.728ns] average 0.719ns std.dev 0.007ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        10      2000.000       0.002
  Inverters                       0         0.000       0.000
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                            10      2000.000       0.002
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      523.000
  Leaf       318.000
  Total      841.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.002    0.115    0.117
  Leaf     0.002    0.068    0.070
  Total    0.004    0.183    0.187
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    8      0.002     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.011       0.000      0.011    [0.011]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.176       7       0.133       0.037      0.077    0.187    {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}    {0 <= 0.185ns, 1 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
  Leaf        0.176       4       0.139       0.018      0.119    0.162    {0 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}                                      -
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------
  Name     Type      Inst     Inst Area 
                     Count    (um^2)
  --------------------------------------
  BUFX2    buffer     10       2000.000
  --------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    CLK/functional_mode    0.711     0.728     0.017       0.101         0.000           0.000           0.719        0.007     100% {0.711, 0.728}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    CLK/functional_mode    0.711     0.728     0.017       0.101         0.000           0.000           0.719        0.007     100% {0.711, 0.728}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.711ns, 0.728ns] average 0.719ns std.dev 0.007ns
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------
  Half corner             Violation  Slew    Slew      Dont   Ideal  Target         Pin
                          amount     target  achieved  touch  net?   source         
                                                       net?                         
  -------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    0.011    0.176    0.187    N      N      auto computed  CTS_ccl_a_buf_00034/A
  slow_corner:setup.late    0.011    0.176    0.187    N      N      auto computed  CTS_ccl_a_buf_00037/Y
  -------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1307.64)
Total number of fetched objects 201
Total number of fetched objects 201
End delay calculation. (MEM=1371.63 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1371.63 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 0.2, Propagated Latency: 0.79465
	 Executing: set_clock_latency -source -early -max -rise -0.59465 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 0.2, Propagated Latency: 0.79465
	 Executing: set_clock_latency -source -late -max -rise -0.59465 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 0.2, Propagated Latency: 0.852151
	 Executing: set_clock_latency -source -early -max -fall -0.652151 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 0.2, Propagated Latency: 0.852151
	 Executing: set_clock_latency -source -late -max -fall -0.652151 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 0.2, Propagated Latency: 0.25955
	 Executing: set_clock_latency -source -early -min -rise -0.05955 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 0.2, Propagated Latency: 0.25955
	 Executing: set_clock_latency -source -late -min -rise -0.05955 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 0.2, Propagated Latency: 0.267919
	 Executing: set_clock_latency -source -early -min -fall -0.0679186 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 0.2, Propagated Latency: 0.267919
	 Executing: set_clock_latency -source -late -min -fall -0.0679186 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
  cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
  cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
  sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.068pF, total=0.183pF
  wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.011ns]} avg=0.011ns sd=0.000ns sum=0.011ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.176ns count=7 avg=0.133ns sd=0.037ns min=0.077ns max=0.187ns {1 <= 0.106ns, 3 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns} {0 <= 0.185ns, 1 <= 0.194ns, 0 <= 0.211ns, 0 <= 0.264ns, 0 > 0.264ns}
  Leaf  : target=0.176ns count=4 avg=0.139ns sd=0.018ns min=0.119ns max=0.162ns {0 <= 0.106ns, 2 <= 0.141ns, 1 <= 0.158ns, 1 <= 0.167ns, 0 <= 0.176ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFX2: 10 
Primary reporting skew groups after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
Skew group summary after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=0.711, max=0.728, avg=0.719, sd=0.007], skew [0.017 vs 0.101], 100% {0.711, 0.728} (wid=0.002 ws=0.000) (gid=0.726 gs=0.017)
Clock network insertion delays are now [0.711ns, 0.728ns] average 0.719ns std.dev 0.007ns
Logging CTS constraint violations...
  Clock tree CLK has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_a_buf_00037 (a lib_cell BUFX2) at (118.000,208.000), in power domain auto-default with half corner slow_corner:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00037/Y with a slew time target of 0.176ns. Achieved a slew time of 0.187ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.200ns (+/- 0.051ns) for skew group CLK/functional_mode. Achieved longest insertion delay of 0.728ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:02.0 real=0:00:02.2)
Runtime Summary
===============
Clock Runtime:  (62%) Core CTS           1.33 (Init 0.42, Construction 0.40, Implementation 0.21, eGRPC 0.16, PostConditioning 0.08, Other 0.05)
Clock Runtime:  (20%) CTS services       0.44 (RefinePlace 0.09, EarlyGlobalClock 0.09, NanoRoute 0.22, ExtractRC 0.03)
Clock Runtime:  (16%) Other CTS          0.35 (Init 0.02, CongRepair 0.10, TimingUpdate 0.22, Other 0.00)
Clock Runtime: (100%) Total              2.11

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1059        2  %s%s from %s to %s.                      
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
*** Message Summary: 13 warning(s), 0 error(s)

#% End ccopt_design (date=01/08 00:31:31, total cpu=0:00:02.1, real=0:00:03.0, peak res=1028.7M, current mem=1012.4M)
<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1253.9M)
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1255.89)
Total number of fetched objects 201
End delay calculation. (MEM=1319.79 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1319.79 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:13 mem=1319.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 95.016  | 95.016  | 97.392  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     15 (27)      |   -0.593   |     15 (27)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.712%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.49 sec
Total Real time: 2.0 sec
Total Memory Usage: 1273.113281 Mbytes
<CMD> timeDesign -postCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1256.9M)
Starting delay calculation for hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1258.91)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 201
End delay calculation. (MEM=1322.81 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1322.81 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:17 mem=1322.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.167  |  0.065  | -0.167  |
|           TNS (ns):| -0.248  |  0.000  | -0.248  |
|    Violating Paths:|    4    |    0    |    4    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 33.712%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.46 sec
Total Real time: 1.0 sec
Total Memory Usage: 1256.902344 Mbytes
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -id ctd_window
Clock tree timing engine global stage delay update for slow_corner:setup.late...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -fixDRC true
<CMD> saveDesign counter_loaded_power_pin_placed_cts
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=01/08 00:37:56, mem=1022.8M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_power_pin_placed_cts
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 65 strips and 46 vias are created in OA database.
Signal Routes: Created 311 routes.
Created 190 insts; 380 instTerms; 203 nets; 0 routes.
**WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OA database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=01/08 00:37:56, mem=1022.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/08 00:37:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.8M, current mem=1022.8M)
% Begin Save clock tree data ... (date=01/08 00:37:56, mem=1022.8M)
% End Save clock tree data ... (date=01/08 00:37:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.8M, current mem=1022.8M)
Saving preference file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=01/08 00:37:57, mem=1022.8M)
% End Save ccopt configuration ... (date=01/08 00:37:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1023.0M, current mem=1023.0M)
% Begin Save power constraints data ... (date=01/08 00:37:57, mem=1023.0M)
% End Save power constraints data ... (date=01/08 00:37:57, total cpu=0:00:00.0, real=0:00:01.0, peak res=1023.0M, current mem=1023.0M)
Saving property file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1313.7M) ***
#% End save design ... (date=01/08 00:37:58, total cpu=0:00:00.4, real=0:00:02.0, peak res=1023.1M, current mem=1023.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.21 (MB), peak = 1028.74 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1313.7M, init mem=1313.7M)
*info: Placed = 190            (Fixed = 10)
*info: Unplaced = 0           
Placement Density:33.71%(53400/158400)
Placement Density (including fixed std cells):33.71%(53400/158400)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1313.7M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (11) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1313.7M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Jan  8 00:38:38 2021
#
#Generating timing data, please wait...
#201 total nets, 11 already routed, 11 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 201
End delay calculation. (MEM=1329.04 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1010.16 (MB), peak = 1033.65 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#Start reading timing information from file .timing_file_30005.tif.gz ...
#Read in timing information for 11 ports, 190 instances from timing file .timing_file_30005.tif.gz.
#NanoRoute Version 18.16-s077_1 NR191106-2227/18_16-UB
#Start routing data preparation on Fri Jan  8 00:38:38 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 201 nets.
# Metal1       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal2       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal3       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal4       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 4.00000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.89 (MB), peak = 1033.65 (MB)
#Merging special wires: starts on Fri Jan  8 00:38:38 2021 with memory = 992.89 (MB), peak = 1033.65 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:992.9 MB, peak:1.0 GB
#
#Connectivity extraction summary:
#3 routed nets are extracted.
#8 routed net(s) are imported.
#190 (93.60%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 203.
#
#
#Finished routing data preparation on Fri Jan  8 00:38:38 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.79 (MB)
#Total memory = 992.89 (MB)
#Peak memory = 1033.65 (MB)
#
#
#Start global routing on Fri Jan  8 00:38:38 2021
#
#
#Start global routing initialization on Fri Jan  8 00:38:38 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Jan  8 00:38:38 2021
#
#Start routing resource analysis on Fri Jan  8 00:38:38 2021
#
#Routing resource analysis is done on Fri Jan  8 00:38:38 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         104           0          56     1.79%
#  Metal2         V         126           0          56     0.00%
#  Metal3         H         104           0          56     0.00%
#  Metal4         V         126           0          56     0.00%
#  --------------------------------------------------------------
#  Total                    460       0.00%         224     0.45%
#
#  11 nets (5.42%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan  8 00:38:38 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.98 (MB), peak = 1033.65 (MB)
#
#
#Global routing initialization is done on Fri Jan  8 00:38:38 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.98 (MB), peak = 1033.65 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.01009
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.73 (MB), peak = 1033.65 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.73 (MB), peak = 1033.65 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.73 (MB), peak = 1033.65 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.73 (MB), peak = 1033.65 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 201.
#Total number of nets in the design = 203.
#
#190 routable nets have only global wires.
#11 routable nets have only detail routed wires.
#11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             190  
#-----------------------------
#        Total             190  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 11             190  
#------------------------------------------------
#        Total                 11             190  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        0(0.00%)      0(0.00%)      1(1.79%)   (1.79%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      0(0.00%)      0(0.00%)      1(0.45%)   (0.45%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.45% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |          1.00 |          1.00 |
[hotspot] |   Metal2(V)   |          1.00 |          1.00 |
[hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(Metal1     1.00 |(Metal1     1.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 10865 um.
#Total half perimeter of net bounding box = 11303 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 4888 um.
#Total wire length on LAYER Metal3 = 5369 um.
#Total wire length on LAYER Metal4 = 608 um.
#Total number of vias = 585
#Up-Via Summary (total 585):
#           
#-----------------------
# Metal1            379
# Metal2            176
# Metal3             30
#-----------------------
#                   585 
#
#Max overcon = 3 tracks.
#Total overcon = 0.45%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.74 (MB)
#Total memory = 994.66 (MB)
#Peak memory = 1033.65 (MB)
#
#Finished global routing on Fri Jan  8 00:38:38 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.94 (MB), peak = 1033.65 (MB)
#Start Track Assignment.
#Done with 81 horizontal wires in 1 hboxes and 96 vertical wires in 1 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 18 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2      4540.05 	  0.00%  	  0.00% 	  0.00%
# Metal3      4534.01 	  0.04%  	  0.00% 	  0.00%
# Metal4       338.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        9412.06  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11689 um.
#Total half perimeter of net bounding box = 11303 um.
#Total wire length on LAYER Metal1 = 948 um.
#Total wire length on LAYER Metal2 = 4432 um.
#Total wire length on LAYER Metal3 = 5777 um.
#Total wire length on LAYER Metal4 = 532 um.
#Total number of vias = 585
#Up-Via Summary (total 585):
#           
#-----------------------
# Metal1            379
# Metal2            176
# Metal3             30
#-----------------------
#                   585 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 994.43 (MB), peak = 1033.65 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.54 (MB)
#Total memory = 994.64 (MB)
#Peak memory = 1033.65 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#2 out of 190 instances (1.1%) need to be verified(marked ipoed), dirty area = 0.2%.
#27.5% of the total area is being checked for drcs
#27.5% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.04 (MB), peak = 1033.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11173 um.
#Total half perimeter of net bounding box = 11303 um.
#Total wire length on LAYER Metal1 = 440 um.
#Total wire length on LAYER Metal2 = 6230 um.
#Total wire length on LAYER Metal3 = 4271 um.
#Total wire length on LAYER Metal4 = 232 um.
#Total number of vias = 668
#Up-Via Summary (total 668):
#           
#-----------------------
# Metal1            471
# Metal2            178
# Metal3             19
#-----------------------
#                   668 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.57 (MB)
#Total memory = 995.21 (MB)
#Peak memory = 1033.65 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.18 (MB), peak = 1033.65 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Jan  8 00:38:39 2021
#
#
#Start Post Route Wire Spread.
#Done with 4 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11205 um.
#Total half perimeter of net bounding box = 11303 um.
#Total wire length on LAYER Metal1 = 440 um.
#Total wire length on LAYER Metal2 = 6238 um.
#Total wire length on LAYER Metal3 = 4295 um.
#Total wire length on LAYER Metal4 = 232 um.
#Total number of vias = 668
#Up-Via Summary (total 668):
#           
#-----------------------
# Metal1            471
# Metal2            178
# Metal3             19
#-----------------------
#                   668 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.70 (MB), peak = 1033.65 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.36 (MB), peak = 1033.65 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11205 um.
#Total half perimeter of net bounding box = 11303 um.
#Total wire length on LAYER Metal1 = 440 um.
#Total wire length on LAYER Metal2 = 6238 um.
#Total wire length on LAYER Metal3 = 4295 um.
#Total wire length on LAYER Metal4 = 232 um.
#Total number of vias = 668
#Up-Via Summary (total 668):
#           
#-----------------------
# Metal1            471
# Metal2            178
# Metal3             19
#-----------------------
#                   668 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.76 (MB)
#Total memory = 995.39 (MB)
#Peak memory = 1033.65 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -28.70 (MB)
#Total memory = 994.57 (MB)
#Peak memory = 1033.65 (MB)
#Number of warnings = 1
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan  8 00:38:39 2021
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 993.60 (MB), peak = 1033.65 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
<CMD> verify_drc
#-report counter.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 1261.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Jan  8 00:39:36 2021

Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (504.0000, 416.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Jan  8 00:39:36 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveDesign counter_loaded_power_pin_placed_cts_routed
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=01/08 00:39:55, mem=997.3M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_power_pin_placed_cts_routed
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 65 strips and 46 vias are created in OA database.
Signal Routes: Created 316 routes.
Created 190 insts; 380 instTerms; 203 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=01/08 00:39:56, mem=997.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/08 00:39:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=997.4M, current mem=997.4M)
% Begin Save clock tree data ... (date=01/08 00:39:56, mem=997.4M)
% End Save clock tree data ... (date=01/08 00:39:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=997.4M, current mem=997.4M)
Saving preference file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts_routed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts_routed/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=01/08 00:39:57, mem=1003.4M)
% End Save ccopt configuration ... (date=01/08 00:39:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.7M, current mem=1003.7M)
% Begin Save power constraints data ... (date=01/08 00:39:57, mem=1003.7M)
% End Save power constraints data ... (date=01/08 00:39:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.7M, current mem=1003.7M)
Saving property file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts_routed/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1267.6M) ***
#% End save design ... (date=01/08 00:39:57, total cpu=0:00:00.4, real=0:00:02.0, peak res=1003.8M, current mem=1003.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=190 and nets=203 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.15
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_30005_s2424_saul_0u67TA/counter_30005_GkrwLC.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1267.6M)
Extracted 10.1759% (CPU Time= 0:00:00.0  MEM= 1303.6M)
Extracted 20.2261% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Extracted 30.1508% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Extracted 40.201% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Extracted 50.2513% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Extracted 60.1759% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Extracted 70.2261% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Extracted 80.1508% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Extracted 90.201% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1327.6M)
Number of Extracted Resistors     : 1477
Number of Extracted Ground Cap.   : 1674
Number of Extracted Coupling Cap. : 1332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1287.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1291.625M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1289.62)
Initializing multi-corner resistance tables ...
Total number of fetched objects 201
AAE_INFO-618: Total number of nets in the design is 203,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1344.07 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1344.07 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1344.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1344.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1305.11)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 201. 
Total number of fetched objects 201
AAE_INFO-618: Total number of nets in the design is 203,  2.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1311.27 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1311.27 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.930  | 94.930  | 97.762  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     18 (33)      |   -0.595   |     18 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.712%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.3 sec
Total Real time: 3.0 sec
Total Memory Usage: 1288.375 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=190 and nets=203 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.15
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_30005_s2424_saul_0u67TA/counter_30005_GkrwLC.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1288.4M)
Extracted 10.1759% (CPU Time= 0:00:00.0  MEM= 1324.4M)
Extracted 20.2261% (CPU Time= 0:00:00.0  MEM= 1348.4M)
Extracted 30.1508% (CPU Time= 0:00:00.0  MEM= 1348.4M)
Extracted 40.201% (CPU Time= 0:00:00.0  MEM= 1348.4M)
Extracted 50.2513% (CPU Time= 0:00:00.1  MEM= 1348.4M)
Extracted 60.1759% (CPU Time= 0:00:00.1  MEM= 1348.4M)
Extracted 70.2261% (CPU Time= 0:00:00.1  MEM= 1348.4M)
Extracted 80.1508% (CPU Time= 0:00:00.1  MEM= 1348.4M)
Extracted 90.201% (CPU Time= 0:00:00.1  MEM= 1348.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1348.4M)
Number of Extracted Resistors     : 1477
Number of Extracted Ground Cap.   : 1674
Number of Extracted Coupling Cap. : 1332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1325.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1329.125M)
Starting delay calculation for hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1269.35)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Total number of fetched objects 201
AAE_INFO-618: Total number of nets in the design is 203,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1333.33 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1333.33 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1333.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1333.3M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1305.34)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 201
AAE_INFO-618: Total number of nets in the design is 203,  3.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1311.5 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1311.5 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:06:24 mem=1311.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.244  |  0.112  | -0.244  |
|           TNS (ns):| -0.522  |  0.000  | -0.522  |
|    Violating Paths:|    4    |    0    |    4    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 33.712%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.1 sec
Total Real time: 2.0 sec
Total Memory Usage: 1237.257812 Mbytes
Reset AAE Options
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1017.2M, totSessionCpu=0:06:26 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 6 library cell signatures
#Created 203 NETS and 0 SPECIALNETS signatures
#Created 190 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.21 (MB), peak = 1107.32 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.36 (MB), peak = 1107.32 (MB)
Begin checking placement ... (start mem=1266.3M, init mem=1266.3M)
*info: Placed = 190            (Fixed = 10)
*info: Unplaced = 0           
Placement Density:33.71%(53400/158400)
Placement Density (including fixed std cells):33.71%(53400/158400)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1266.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'counter' of instances=190 and nets=203 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.15
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_30005_s2424_saul_0u67TA/counter_30005_GkrwLC.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1266.3M)
Extracted 10.1759% (CPU Time= 0:00:00.0  MEM= 1298.3M)
Extracted 20.2261% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Extracted 30.1508% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Extracted 40.201% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Extracted 50.2513% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Extracted 60.1759% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Extracted 70.2261% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Extracted 80.1508% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Extracted 90.201% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1322.3M)
Number of Extracted Resistors     : 1477
Number of Extracted Ground Cap.   : 1674
Number of Extracted Coupling Cap. : 1332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1298.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1302.320M)
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 191. 
Total number of fetched objects 201
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1300.32)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 201
AAE_INFO-618: Total number of nets in the design is 203,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1364.3 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1364.3 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1364.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1364.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1307.5)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 201. 
Total number of fetched objects 201
AAE_INFO-618: Total number of nets in the design is 203,  2.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1313.66 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1313.66 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:06:27 mem=1313.7M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.930  | 94.930  | 97.762  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     18 (33)      |   -0.595   |     18 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.712%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1043.5M, totSessionCpu=0:06:27 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   192 (unrouted=2, trialRouted=0, noStatus=0, routed=190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 10 (0%)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Removing CTS place status from clock tree and sinks.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    fast_path_multiple: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    inverter_cells is set for at least one key
    primary_delay_corner: slow_corner (default: )
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_tree CLK:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: BUFX2/A BUFX2/Y (default: )
    For power domain auto-default:
      Buffers:     BUFX2 
      Inverters:   INVX1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 158400.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner slow_corner:setup, late and power domain auto-default:
      Slew time target (leaf):    0.177ns
      Slew time target (trunk):   0.177ns
      Slew time target (top):     0.184ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.102ns
      Buffer max distance: 107.078um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFX2, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=107.078um, saturatedSlew=0.176ns, speed=569.564um per ns, cellArea=1867.797um^2 per 1000um}
      Inverter  : {lib_cell:INVX1, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=46.771um, saturatedSlew=0.173ns, speed=298.284um per ns, cellArea=4276.154um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group CLK/functional_mode:
      Sources:                     pin clk
      Total number of sinks:       8
      Delay constrained sinks:     8
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_corner:setup.late:
      Skew target:                 0.102ns
      Insertion delay target:      0.200ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group CLK/functional_mode with 8 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------------
    Layer            Via Cell    Res.     Cap.     RC       Top of Stack
    Range                        (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------------
    Metal1-Metal2    M2_M1_HV    4.000    0.000    0.000    false
    Metal2-Metal3    M3_M2_VH    4.000    0.000    0.000    false
    Metal3-Metal4    M4_M3_HV    4.000    0.000    0.000    false
    --------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.085pF, total=0.223pF
    wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=3, worst=[0.030ns, 0.018ns, 0.007ns]} avg=0.018ns sd=0.011ns sum=0.054ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.177ns count=7 avg=0.157ns sd=0.038ns min=0.094ns max=0.207ns {1 <= 0.106ns, 1 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {1 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
    Leaf  : target=0.177ns count=4 avg=0.171ns sd=0.019ns min=0.150ns max=0.195ns {0 <= 0.106ns, 0 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {0 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups PRO initial state:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group CLK/functional_mode: insertion delay [min=0.805, max=0.833, avg=0.819, sd=0.010], skew [0.027 vs 0.102], 100% {0.805, 0.833} (wid=0.002 ws=0.000) (gid=0.831 gs=0.028)
  Clock network insertion delays are now [0.805ns, 0.833ns] average 0.819ns std.dev 0.010ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group CLK/functional_mode from 0.252ns to 0.832ns.
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 11, tested: 11, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -----------------------------------------------------------------------------------------------------------------
  Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -----------------------------------------------------------------------------------------------------------------
  top                0                   0           0            0                    0                  0 (0.0%)
  trunk              2 (66.7%)           0           0            0                    0                  2 (66.7%)
  leaf               1 (33.3%)           0           0            0                    0                  1 (33.3%)
  -----------------------------------------------------------------------------------------------------------------
  Total              3 (100%)     -           -            -                           0 (100%)           3 (100%)
  -----------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.085pF, total=0.223pF
    wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=3, worst=[0.030ns, 0.018ns, 0.007ns]} avg=0.018ns sd=0.011ns sum=0.054ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.177ns count=7 avg=0.157ns sd=0.038ns min=0.094ns max=0.207ns {1 <= 0.106ns, 1 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {1 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
    Leaf  : target=0.177ns count=4 avg=0.171ns sd=0.019ns min=0.150ns max=0.195ns {0 <= 0.106ns, 0 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {0 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group CLK/functional_mode: insertion delay [min=0.805, max=0.833, avg=0.819, sd=0.010], skew [0.027 vs 0.102], 100% {0.805, 0.833} (wid=0.002 ws=0.000) (gid=0.831 gs=0.028)
  Clock network insertion delays are now [0.805ns, 0.833ns] average 0.819ns std.dev 0.010ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 5 insts, 10 nets
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.085pF, total=0.223pF
    wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=3, worst=[0.030ns, 0.018ns, 0.007ns]} avg=0.018ns sd=0.011ns sum=0.054ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.177ns count=7 avg=0.157ns sd=0.038ns min=0.094ns max=0.207ns {1 <= 0.106ns, 1 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {1 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
    Leaf  : target=0.177ns count=4 avg=0.171ns sd=0.019ns min=0.150ns max=0.195ns {0 <= 0.106ns, 0 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {0 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups PRO final:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO final:
    skew_group CLK/functional_mode: insertion delay [min=0.805, max=0.833, avg=0.819, sd=0.010], skew [0.027 vs 0.102], 100% {0.805, 0.833} (wid=0.002 ws=0.000) (gid=0.831 gs=0.028)
  Clock network insertion delays are now [0.805ns, 0.833ns] average 0.819ns std.dev 0.010ns
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   192 (unrouted=2, trialRouted=0, noStatus=0, routed=190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.1 real=0:00:00.1)
**INFO: Start fixing DRV (Mem = 1300.30M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 11 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:27.6/0:45:24.9 (0.1), mem = 1300.3M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|    42|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.93|     0.00|       0|       0|       0|  33.71|          |         |
|    11|    16|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.74|     0.00|      14|       0|       0|  35.48| 0:00:00.0|  1423.2M|
|    10|    13|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.67|     0.00|       2|       0|       0|  35.73| 0:00:00.0|  1423.2M|
|     9|    10|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.67|     0.00|       1|       0|       0|  35.86| 0:00:00.0|  1423.2M|
|     9|    10|    -0.59|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.67|     0.00|       0|       0|       0|  35.86| 0:00:00.0|  1423.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1423.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:06:27.9/0:45:25.2 (0.1), mem = 1404.1M
Running refinePlace -preserveRouting true -hardFence false
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:06:28 mem=1404.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1404.1MB
Summary Report:
Instances move: 0 (out of 197 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1404.1MB
*** Finished refinePlace (0:06:28 mem=1404.1M) ***
Density distribution unevenness ratio = 26.376%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1082.9M, totSessionCpu=0:06:28 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 1352.01M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=1352.0M)                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.668  | 94.668  | 97.732  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      9 (10)      |   -0.595   |      9 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.859%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1083.0M, totSessionCpu=0:06:28 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:28 mem=1342.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Latch borrow mode reset to max_borrow
Starting delay calculation for hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 218
AAE_INFO-618: Total number of nets in the design is 220,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 fast_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 218
AAE_INFO-618: Total number of nets in the design is 220,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.3 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:00:01.3 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_30005_s2424_saul_0u67TA/coe_eosdata_wHNjMY/fast_functional_mode.twf, for view: fast_functional_mode 
	 Dumping view 1 fast_functional_mode 
Done building hold timer [132 node(s), 128 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:00:01.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:06:29 mem=1342.5M ***
Restoring Auto Hold Views:  fast_functional_mode
Restoring Active Hold Views:  fast_functional_mode 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_30005_s2424_saul_0u67TA/coe_eosdata_wHNjMY/fast_functional_mode.twf 
	 Loading view 1 fast_functional_mode 

*Info: minBufDelay = 39.9 ps, libStdDelay = 185.2 ps, minBufSize = 800000000 (1.0)
*Info: worst delay setup view: slow_functional_mode

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold  views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.668  | 94.668  | 97.732  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.244  |  0.112  | -0.244  |
|           TNS (ns):| -0.522  |  0.000  | -0.522  |
|    Violating Paths:|    4    |    0    |    4    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      9 (10)      |   -0.595   |      9 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.859%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1081.7M, totSessionCpu=0:06:29 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:29.1/0:45:26.7 (0.1), mem = 1342.5M
*info: Run optDesign holdfix with 1 thread.
Info: 11 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:06:29 mem=1361.6M density=35.859% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.244|    -0.52|       4|          0|       0(     0)|    35.86%|   0:00:00.0|  1371.6M|
|   1|  -0.244|    -0.52|       4|          0|       0(     0)|    35.86%|   0:00:00.0|  1390.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.244|    -0.52|       4|          0|       0(     0)|    35.86%|   0:00:00.0|  1390.6M|
|   1|  -0.224|    -0.44|       4|          1|       0(     0)|    35.98%|   0:00:00.0|  1409.7M|
|   2|  -0.202|    -0.35|       4|          1|       0(     0)|    36.11%|   0:00:00.0|  1409.7M|
|   3|  -0.181|    -0.28|       2|          1|       0(     0)|    36.24%|   0:00:00.0|  1409.7M|
|   4|  -0.151|    -0.22|       2|          1|       0(     0)|    36.36%|   0:00:00.0|  1409.7M|
|   5|  -0.106|    -0.13|       2|          1|       0(     0)|    36.49%|   0:00:00.0|  1409.7M|
|   6|  -0.076|    -0.08|       1|          1|       0(     0)|    36.62%|   0:00:00.0|  1409.7M|
|   7|  -0.051|    -0.05|       1|          1|       0(     0)|    36.74%|   0:00:00.0|  1409.7M|
|   8|  -0.009|    -0.01|       1|          1|       0(     0)|    36.87%|   0:00:00.0|  1409.7M|
|   9|   0.011|     0.00|       0|          1|       0(     0)|    36.99%|   0:00:00.0|  1409.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 9 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:06:29 mem=1417.7M density=36.995% ***

*info:
*info: Added a total of 9 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            9 cells of type 'BUFX2' used

*** Finish Post Route Hold Fixing (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:06:29 mem=1417.7M density=36.995%) ***
*** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:29.3/0:45:26.9 (0.1), mem = 1398.6M
**INFO: total 9 insts, 0 nets marked don't touch
**INFO: total 9 insts, 0 nets marked don't touch DB property
**INFO: total 9 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:06:29 mem=1398.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1398.6MB
Summary Report:
Instances move: 0 (out of 206 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1398.6MB
*** Finished refinePlace (0:06:29 mem=1398.6M) ***
Density distribution unevenness ratio = 24.170%
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1079.0M, totSessionCpu=0:06:29 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1344.47M, totSessionCpu=0:06:29).
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1083.2M, totSessionCpu=0:06:29 **

Default Rule : ""
Non Default Rules :
Worst Slack : 94.668 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 94.668 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.668  | 94.668  | 97.486  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      9 (10)      |   -0.595   |      9 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1052.3M, totSessionCpu=0:06:29 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 47
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 47

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Jan  8 00:40:42 2021
#
#NanoRoute Version 18.16-s077_1 NR191106-2227/18_16-UB
#Loading the last recorded routing design signature
#Created 28 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 26
#  Total number of placement changes (moved instances are counted twice) = 26
#Start routing data preparation on Fri Jan  8 00:40:42 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 227 nets.
# Metal1       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal2       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal3       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal4       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 4.00000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.43 (MB), peak = 1107.32 (MB)
#Merging special wires: starts on Fri Jan  8 00:40:42 2021 with memory = 1054.43 (MB), peak = 1107.32 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 170.00000 242.00000 ) on Metal1 for NET FE_PDN190_FE_OFN165_enable. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 154.00000 238.00000 ) on Metal1 for NET FE_PDN190_FE_OFN165_enable. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 230.00000 214.00000 ) on Metal1 for NET FE_OFN204_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 210.00000 202.00000 ) on Metal1 for NET FE_OFN12_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 130.00000 294.00000 ) on Metal1 for NET FE_OFN205_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 310.00000 214.00000 ) on Metal1 for NET FE_OFN17_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 130.00000 242.00000 ) on Metal1 for NET FE_OFN165_enable. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 180.00000 174.00000 ) on Metal1 for NET FE_PHN191_FE_OFN171_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 154.00000 198.00000 ) on Metal1 for NET FE_PHN191_FE_OFN171_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 134.00000 158.00000 ) on Metal1 for NET FE_PDN185_FE_OFN168_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 214.00000 198.00000 ) on Metal1 for NET FE_PDN175_FE_OFN12_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 234.00000 218.00000 ) on Metal1 for NET FE_PDN176_FE_OFN204_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 134.00000 278.00000 ) on Metal1 for NET FE_PDN177_FE_OFN205_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 214.00000 238.00000 ) on Metal1 for NET FE_PDN178_n_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 130.00000 162.00000 ) on Metal1 for NET FE_OFN168_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 294.00000 258.00000 ) on Metal1 for NET FE_PDN179_n_69. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 404.00000 278.00000 ) on Metal1 for NET FE_PDN187_n_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 250.00000 214.00000 ) on Metal1 for NET FE_OFN28_out_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 314.00000 218.00000 ) on Metal1 for NET FE_PDN186_FE_OFN17_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 374.00000 258.00000 ) on Metal1 for NET FE_PDN180_FE_OFN32_out_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#38 routed nets are extracted.
#    36 (15.72%) extracted nets are partially routed.
#184 routed net(s) are imported.
#5 (2.18%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 229.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Jan  8 00:40:42 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1054.43 (MB)
#Peak memory = 1107.32 (MB)
#
#
#Start global routing on Fri Jan  8 00:40:42 2021
#
#
#Start global routing initialization on Fri Jan  8 00:40:42 2021
#
#Number of eco nets is 36
#
#Start global routing data preparation on Fri Jan  8 00:40:42 2021
#
#Start routing resource analysis on Fri Jan  8 00:40:42 2021
#
#Routing resource analysis is done on Fri Jan  8 00:40:42 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         104           0          56     1.79%
#  Metal2         V         126           0          56     0.00%
#  Metal3         H         104           0          56     0.00%
#  Metal4         V         126           0          56     0.00%
#  --------------------------------------------------------------
#  Total                    460       0.00%         224     0.45%
#
#  11 nets (4.80%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan  8 00:40:42 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.48 (MB), peak = 1107.32 (MB)
#
#
#Global routing initialization is done on Fri Jan  8 00:40:42 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.48 (MB), peak = 1107.32 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00225
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.91 (MB), peak = 1107.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.91 (MB), peak = 1107.32 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.91 (MB), peak = 1107.32 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.91 (MB), peak = 1107.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 227.
#Total number of nets in the design = 229.
#
#41 routable nets have only global wires.
#186 routable nets have only detail routed wires.
#11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              41  
#-----------------------------
#        Total              41  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 11             216  
#------------------------------------------------
#        Total                 11             216  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        4(7.14%)      1(1.79%)   (8.93%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(1.79%)      1(0.45%)   (2.23%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 2.23% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11427 um.
#Total half perimeter of net bounding box = 11747 um.
#Total wire length on LAYER Metal1 = 378 um.
#Total wire length on LAYER Metal2 = 6364 um.
#Total wire length on LAYER Metal3 = 4333 um.
#Total wire length on LAYER Metal4 = 352 um.
#Total number of vias = 699
#Up-Via Summary (total 699):
#           
#-----------------------
# Metal1            492
# Metal2            184
# Metal3             23
#-----------------------
#                   699 
#
#Max overcon = 2 tracks.
#Total overcon = 2.23%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.91 (MB)
#Total memory = 1055.34 (MB)
#Peak memory = 1107.32 (MB)
#
#Finished global routing on Fri Jan  8 00:40:42 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.91 (MB), peak = 1107.32 (MB)
#Start Track Assignment.
#Done with 3 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 12133 um.
#Total half perimeter of net bounding box = 11747 um.
#Total wire length on LAYER Metal1 = 434 um.
#Total wire length on LAYER Metal2 = 6764 um.
#Total wire length on LAYER Metal3 = 4583 um.
#Total wire length on LAYER Metal4 = 352 um.
#Total number of vias = 699
#Up-Via Summary (total 699):
#           
#-----------------------
# Metal1            492
# Metal2            184
# Metal3             23
#-----------------------
#                   699 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.18 (MB), peak = 1107.32 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.69 (MB)
#Total memory = 1055.35 (MB)
#Peak memory = 1107.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#26 out of 216 instances (12.0%) need to be verified(marked ipoed), dirty area = 2.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.54 (MB), peak = 1107.32 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.24 (MB), peak = 1107.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11517 um.
#Total half perimeter of net bounding box = 11747 um.
#Total wire length on LAYER Metal1 = 380 um.
#Total wire length on LAYER Metal2 = 6186 um.
#Total wire length on LAYER Metal3 = 4579 um.
#Total wire length on LAYER Metal4 = 372 um.
#Total number of vias = 776
#Up-Via Summary (total 776):
#           
#-----------------------
# Metal1            527
# Metal2            218
# Metal3             31
#-----------------------
#                   776 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.09 (MB)
#Total memory = 1055.27 (MB)
#Peak memory = 1107.32 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Jan  8 00:40:42 2021
#
#
#Start Post Route Wire Spread.
#Done with 3 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11541 um.
#Total half perimeter of net bounding box = 11747 um.
#Total wire length on LAYER Metal1 = 380 um.
#Total wire length on LAYER Metal2 = 6194 um.
#Total wire length on LAYER Metal3 = 4595 um.
#Total wire length on LAYER Metal4 = 372 um.
#Total number of vias = 776
#Up-Via Summary (total 776):
#           
#-----------------------
# Metal1            527
# Metal2            218
# Metal3             31
#-----------------------
#                   776 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.44 (MB), peak = 1107.32 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11541 um.
#Total half perimeter of net bounding box = 11747 um.
#Total wire length on LAYER Metal1 = 380 um.
#Total wire length on LAYER Metal2 = 6194 um.
#Total wire length on LAYER Metal3 = 4595 um.
#Total wire length on LAYER Metal4 = 372 um.
#Total number of vias = 776
#Up-Via Summary (total 776):
#           
#-----------------------
# Metal1            527
# Metal2            218
# Metal3             31
#-----------------------
#                   776 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.27 (MB)
#Total memory = 1055.08 (MB)
#Peak memory = 1107.32 (MB)
#Updating routing design signature
#Created 6 library cell signatures
#Created 229 NETS and 0 SPECIALNETS signatures
#Created 216 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.08 (MB), peak = 1107.32 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.22 (MB), peak = 1107.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -19.97 (MB)
#Total memory = 1032.31 (MB)
#Peak memory = 1107.32 (MB)
#Number of warnings = 21
#Total number of warnings = 39
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan  8 00:40:43 2021
#
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1010.7M, totSessionCpu=0:06:30 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'counter' of instances=216 and nets=229 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.15
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_30005_s2424_saul_0u67TA/counter_30005_GkrwLC.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1285.8M)
Extracted 10.1237% (CPU Time= 0:00:00.0  MEM= 1313.8M)
Extracted 20.135% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Extracted 30.1462% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Extracted 40.1575% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Extracted 50.1687% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Extracted 60.18% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Extracted 70.1912% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Extracted 80.2025% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Extracted 90.2137% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1337.8M)
Number of Extracted Resistors     : 1678
Number of Extracted Ground Cap.   : 1901
Number of Extracted Coupling Cap. : 1548
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1306.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1314.547M)
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1011.9M, totSessionCpu=0:06:30 **
Starting delay calculation for setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1286.55)
Initializing multi-corner resistance tables ...
Total number of fetched objects 227
AAE_INFO-618: Total number of nets in the design is 229,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1350.54 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1350.54 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1350.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1350.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1319.24)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 227. 
Total number of fetched objects 227
AAE_INFO-618: Total number of nets in the design is 229,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1326.4 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1326.4 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:06:31 mem=1326.4M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.756  | 94.756  | 97.727  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.595   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1058.2M, totSessionCpu=0:06:31 **
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1058.2M, totSessionCpu=0:06:31 **
Executing marking Critical Nets1
Footprint INVX1 has at least 2 pins...
Footprint NOR2X1 has at least 3 pins...
Footprint DFFX1 has at least 4 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1058.2M, totSessionCpu=0:06:31 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1303.51M, totSessionCpu=0:06:31).
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1058.3M, totSessionCpu=0:06:31 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1058.4M, totSessionCpu=0:06:31 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 227
AAE_INFO-618: Total number of nets in the design is 229,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 227
AAE_INFO-618: Total number of nets in the design is 229,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:02.3 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold  views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.756  | 94.756  | 97.727  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  |  0.112  | -0.016  |
|           TNS (ns):| -0.019  |  0.000  | -0.019  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.595   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1058.5M, totSessionCpu=0:06:32 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1059.2M, totSessionCpu=0:06:35 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 6 library cell signatures
#Created 229 NETS and 0 SPECIALNETS signatures
#Created 216 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.16 (MB), peak = 1107.32 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.16 (MB), peak = 1107.32 (MB)
Begin checking placement ... (start mem=1321.5M, init mem=1321.5M)
*info: Placed = 216            (Fixed = 10)
*info: Unplaced = 0           
Placement Density:36.99%(58600/158400)
Placement Density (including fixed std cells):36.99%(58600/158400)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1321.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'counter' of instances=216 and nets=229 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.15
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_30005_s2424_saul_0u67TA/counter_30005_GkrwLC.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1321.5M)
Extracted 10.1237% (CPU Time= 0:00:00.0  MEM= 1349.5M)
Extracted 20.135% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Extracted 30.1462% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Extracted 40.1575% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Extracted 50.1687% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Extracted 60.18% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Extracted 70.1912% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Extracted 80.2025% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Extracted 90.2137% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1373.5M)
Number of Extracted Resistors     : 1678
Number of Extracted Ground Cap.   : 1901
Number of Extracted Coupling Cap. : 1548
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1342.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1346.258M)
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 217. 
Total number of fetched objects 227
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:02.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:02.6 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1321.84)
Total number of fetched objects 227
AAE_INFO-618: Total number of nets in the design is 229,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1385.82 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1385.82 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1385.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1385.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1315.82)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 227. 
Total number of fetched objects 227
AAE_INFO-618: Total number of nets in the design is 229,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1321.98 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1321.98 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:06:36 mem=1322.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.756  | 94.756  | 97.727  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.595   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1053.5M, totSessionCpu=0:06:36 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   218 (unrouted=2, trialRouted=0, noStatus=0, routed=216, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 10 (0%)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Removing CTS place status from clock tree and sinks.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    fast_path_multiple: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    inverter_cells is set for at least one key
    primary_delay_corner: slow_corner (default: )
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_tree CLK:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: BUFX2/A BUFX2/Y (default: )
    For power domain auto-default:
      Buffers:     BUFX2 
      Inverters:   INVX1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 158400.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner slow_corner:setup, late and power domain auto-default:
      Slew time target (leaf):    0.177ns
      Slew time target (trunk):   0.177ns
      Slew time target (top):     0.184ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.102ns
      Buffer max distance: 107.078um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFX2, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=107.078um, saturatedSlew=0.176ns, speed=569.564um per ns, cellArea=1867.797um^2 per 1000um}
      Inverter  : {lib_cell:INVX1, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=46.771um, saturatedSlew=0.173ns, speed=298.284um per ns, cellArea=4276.154um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group CLK/functional_mode:
      Sources:                     pin clk
      Total number of sinks:       8
      Delay constrained sinks:     8
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_corner:setup.late:
      Skew target:                 0.102ns
      Insertion delay target:      0.200ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group CLK/functional_mode with 8 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------------
    Layer            Via Cell    Res.     Cap.     RC       Top of Stack
    Range                        (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------------
    Metal1-Metal2    M2_M1_HV    4.000    0.000    0.000    false
    Metal2-Metal3    M3_M2_VH    4.000    0.000    0.000    false
    Metal3-Metal4    M4_M3_HV    4.000    0.000    0.000    false
    --------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.086pF, total=0.223pF
    wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=3, worst=[0.028ns, 0.018ns, 0.007ns]} avg=0.018ns sd=0.011ns sum=0.053ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.177ns count=7 avg=0.157ns sd=0.037ns min=0.094ns max=0.205ns {1 <= 0.106ns, 1 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {1 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
    Leaf  : target=0.177ns count=4 avg=0.171ns sd=0.019ns min=0.150ns max=0.195ns {0 <= 0.106ns, 0 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {0 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups PRO initial state:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group CLK/functional_mode: insertion delay [min=0.807, max=0.833, avg=0.820, sd=0.010], skew [0.026 vs 0.102], 100% {0.807, 0.833} (wid=0.002 ws=0.000) (gid=0.830 gs=0.026)
  Clock network insertion delays are now [0.807ns, 0.833ns] average 0.820ns std.dev 0.010ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group CLK/functional_mode from 0.252ns to 0.832ns.
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 11, tested: 11, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -----------------------------------------------------------------------------------------------------------------
  Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -----------------------------------------------------------------------------------------------------------------
  top                0                   0           0            0                    0                  0 (0.0%)
  trunk              2 (66.7%)           0           0            0                    0                  2 (66.7%)
  leaf               1 (33.3%)           0           0            0                    0                  1 (33.3%)
  -----------------------------------------------------------------------------------------------------------------
  Total              3 (100%)     -           -            -                           0 (100%)           3 (100%)
  -----------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.086pF, total=0.223pF
    wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=3, worst=[0.028ns, 0.018ns, 0.007ns]} avg=0.018ns sd=0.011ns sum=0.053ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.177ns count=7 avg=0.157ns sd=0.037ns min=0.094ns max=0.205ns {1 <= 0.106ns, 1 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {1 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
    Leaf  : target=0.177ns count=4 avg=0.171ns sd=0.019ns min=0.150ns max=0.195ns {0 <= 0.106ns, 0 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {0 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group CLK/functional_mode: insertion delay [min=0.807, max=0.833, avg=0.820, sd=0.010], skew [0.026 vs 0.102], 100% {0.807, 0.833} (wid=0.002 ws=0.000) (gid=0.830 gs=0.026)
  Clock network insertion delays are now [0.807ns, 0.833ns] average 0.820ns std.dev 0.010ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 5 insts, 10 nets
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
    cell areas       : b=2000.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2000.000um^2
    cell capacitance : b=0.002pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.002pF
    sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.086pF, total=0.223pF
    wire lengths     : top=0.000um, trunk=523.000um, leaf=318.000um, total=841.000um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=3, worst=[0.028ns, 0.018ns, 0.007ns]} avg=0.018ns sd=0.011ns sum=0.053ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.177ns count=7 avg=0.157ns sd=0.037ns min=0.094ns max=0.205ns {1 <= 0.106ns, 1 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {1 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
    Leaf  : target=0.177ns count=4 avg=0.171ns sd=0.019ns min=0.150ns max=0.195ns {0 <= 0.106ns, 0 <= 0.142ns, 1 <= 0.159ns, 1 <= 0.168ns, 1 <= 0.177ns} {0 <= 0.186ns, 0 <= 0.195ns, 1 <= 0.212ns, 0 <= 0.266ns, 0 > 0.266ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFX2: 10 
  Primary reporting skew groups PRO final:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO final:
    skew_group CLK/functional_mode: insertion delay [min=0.807, max=0.833, avg=0.820, sd=0.010], skew [0.026 vs 0.102], 100% {0.807, 0.833} (wid=0.002 ws=0.000) (gid=0.830 gs=0.026)
  Clock network insertion delays are now [0.807ns, 0.833ns] average 0.820ns std.dev 0.010ns
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   218 (unrouted=2, trialRouted=0, noStatus=0, routed=216, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.1 real=0:00:00.1)
**INFO: Start fixing DRV (Mem = 1308.62M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 11 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:36.5/0:45:50.1 (0.1), mem = 1308.6M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|    14|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.76|     0.00|       0|       0|       0|  36.99|          |         |
|     9|    10|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.76|     0.00|       3|       0|       0|  37.37| 0:00:00.0|  1433.1M|
|     8|     8|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.76|     0.00|       1|       0|       0|  37.50| 0:00:00.0|  1433.1M|
|     8|     8|    -0.59|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    94.76|     0.00|       0|       0|       0|  37.50| 0:00:00.0|  1433.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1433.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:06:36.7/0:45:50.3 (0.1), mem = 1414.0M
Running refinePlace -preserveRouting true -hardFence false
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:06:37 mem=1414.0M) ***
Move report: Detail placement moves 3 insts, mean move: 10.00 um, max move: 10.00 um
	Max move on inst (FE_PDC180_FE_OFN32_out_1): (368.00, 248.00) --> (358.00, 248.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1414.0MB
Summary Report:
Instances move: 3 (out of 210 movable)
Instances flipped: 0
Mean displacement: 10.00 um
Max displacement: 10.00 um (Instance: FE_PDC180_FE_OFN32_out_1) (368, 248) -> (358, 248)
	Length: 1 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1414.0MB
*** Finished refinePlace (0:06:37 mem=1414.0M) ***
Density distribution unevenness ratio = 24.579%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1092.0M, totSessionCpu=0:06:37 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 1363.69M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=1363.7M)                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.755  | 94.755  | 97.625  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.595   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 37.500%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1092.1M, totSessionCpu=0:06:37 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:37 mem=1354.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Latch borrow mode reset to max_borrow
Starting delay calculation for hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 231
AAE_INFO-618: Total number of nets in the design is 233,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 fast_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 231
AAE_INFO-618: Total number of nets in the design is 233,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:03.3 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:00:03.3 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_30005_s2424_saul_0u67TA/coe_eosdata_FBPlUu/fast_functional_mode.twf, for view: fast_functional_mode 
	 Dumping view 1 fast_functional_mode 
Done building hold timer [116 node(s), 115 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:00:03.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:38 mem=1354.2M ***
Restoring Auto Hold Views:  fast_functional_mode
Restoring Active Hold Views:  fast_functional_mode 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_30005_s2424_saul_0u67TA/coe_eosdata_FBPlUu/fast_functional_mode.twf 
	 Loading view 1 fast_functional_mode 

*Info: minBufDelay = 39.9 ps, libStdDelay = 185.2 ps, minBufSize = 800000000 (1.0)
*Info: worst delay setup view: slow_functional_mode

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold  views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.755  | 94.755  | 97.625  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  |  0.112  | -0.016  |
|           TNS (ns):| -0.019  |  0.000  | -0.019  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.595   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 37.500%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1090.6M, totSessionCpu=0:06:38 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:37.9/0:45:51.8 (0.1), mem = 1354.2M
*info: Run optDesign holdfix with 1 thread.
Info: 11 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:06:38 mem=1373.2M density=37.500% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.016|    -0.02|       2|          0|       0(     0)|    37.50%|   0:00:00.0|  1383.2M|
|   1|  -0.016|    -0.02|       2|          0|       0(     0)|    37.50%|   0:00:00.0|  1402.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.016|    -0.02|       2|          0|       0(     0)|    37.50%|   0:00:00.0|  1402.3M|
|   1|   0.015|     0.00|       0|          1|       0(     0)|    37.63%|   0:00:00.0|  1421.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:06:38 mem=1421.4M density=37.626% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFX2' used

*** Finish Post Route Hold Fixing (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:06:38 mem=1421.4M density=37.626%) ***
*** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.0 (1.0), totSession cpu/real = 0:06:38.0/0:45:51.9 (0.1), mem = 1402.3M
**INFO: total 1 insts, 0 nets marked don't touch
**INFO: total 1 insts, 0 nets marked don't touch DB property
**INFO: total 1 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:06:38 mem=1402.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1402.3MB
Summary Report:
Instances move: 0 (out of 211 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1402.3MB
*** Finished refinePlace (0:06:38 mem=1402.3M) ***
Density distribution unevenness ratio = 24.344%
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1086.7M, totSessionCpu=0:06:38 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1354.15M, totSessionCpu=0:06:38).
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1090.8M, totSessionCpu=0:06:38 **

Default Rule : ""
Non Default Rules :
Worst Slack : 94.755 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 94.755 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.755  | 94.755  | 97.533  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.595   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 37.626%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1059.7M, totSessionCpu=0:06:38 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 15
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 15

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Jan  8 00:41:07 2021
#
#NanoRoute Version 18.16-s077_1 NR191106-2227/18_16-UB
#Loading the last recorded routing design signature
#Created 7 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 6
#  Number of instances deleted (including moved) = 1
#  Number of instances resized = 1
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 8
#Start routing data preparation on Fri Jan  8 00:41:07 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 232 nets.
# Metal1       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal2       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal3       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal4       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 4.00000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.50 (MB), peak = 1109.96 (MB)
#Merging special wires: starts on Fri Jan  8 00:41:07 2021 with memory = 1063.50 (MB), peak = 1109.96 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 380.00000 262.00000 ) on Metal1 for NET FE_OFN177_FE_OFN17_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 380.00000 254.00000 ) on Metal1 for NET FE_OFN178_n_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 424.00000 138.00000 ) on Metal1 for NET FE_PDN202_FE_OFN166_out_7__65. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 370.00000 254.00000 ) on Metal1 for NET FE_PDN187_n_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 420.00000 134.00000 ) on Metal1 for NET FE_OFN166_out_7__65. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 364.00000 258.00000 ) on Metal1 for NET FE_PDN180_FE_OFN32_out_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 390.00000 282.00000 ) on Metal1 for NET FE_PDN203_n_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 404.00000 258.00000 ) on Metal1 for NET FE_PDN203_n_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 230.00000 202.00000 ) on Metal1 for NET FE_OFN28_out_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 234.00000 198.00000 ) on Metal1 for NET FE_PDN200_FE_OFN28_out_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 374.00000 258.00000 ) on Metal1 for NET FE_OFN207_n_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 360.00000 254.00000 ) on Metal1 for NET FE_OFN32_out_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 80.00000 202.00000 ) on Metal1 for NET FE_PHN194_FE_OFN171_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 394.00000 278.00000 ) on Metal1 for NET FE_PDN201_n_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 400.00000 254.00000 ) on Metal1 for NET n_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 396.00000 258.00000 ) on Metal1 for NET n_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#16 routed nets are extracted.
#    14 (5.98%) extracted nets are partially routed.
#215 routed net(s) are imported.
#1 (0.43%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 234.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Jan  8 00:41:07 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1063.50 (MB)
#Peak memory = 1109.96 (MB)
#
#
#Start global routing on Fri Jan  8 00:41:07 2021
#
#
#Start global routing initialization on Fri Jan  8 00:41:07 2021
#
#Number of eco nets is 14
#
#Start global routing data preparation on Fri Jan  8 00:41:07 2021
#
#Start routing resource analysis on Fri Jan  8 00:41:07 2021
#
#Routing resource analysis is done on Fri Jan  8 00:41:07 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         104           0          56     1.79%
#  Metal2         V         126           0          56     0.00%
#  Metal3         H         104           0          56     0.00%
#  Metal4         V         126           0          56     0.00%
#  --------------------------------------------------------------
#  Total                    460       0.00%         224     0.45%
#
#  11 nets (4.70%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan  8 00:41:07 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.55 (MB), peak = 1109.96 (MB)
#
#
#Global routing initialization is done on Fri Jan  8 00:41:07 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.55 (MB), peak = 1109.96 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00097
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.93 (MB), peak = 1109.96 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.93 (MB), peak = 1109.96 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.93 (MB), peak = 1109.96 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.93 (MB), peak = 1109.96 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 232.
#Total number of nets in the design = 234.
#
#15 routable nets have only global wires.
#217 routable nets have only detail routed wires.
#11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              15  
#-----------------------------
#        Total              15  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 11             221  
#------------------------------------------------
#        Total                 11             221  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11425 um.
#Total half perimeter of net bounding box = 11865 um.
#Total wire length on LAYER Metal1 = 360 um.
#Total wire length on LAYER Metal2 = 6112 um.
#Total wire length on LAYER Metal3 = 4581 um.
#Total wire length on LAYER Metal4 = 372 um.
#Total number of vias = 774
#Up-Via Summary (total 774):
#           
#-----------------------
# Metal1            525
# Metal2            218
# Metal3             31
#-----------------------
#                   774 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.86 (MB)
#Total memory = 1064.36 (MB)
#Peak memory = 1109.96 (MB)
#
#Finished global routing on Fri Jan  8 00:41:07 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.93 (MB), peak = 1109.96 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11519 um.
#Total half perimeter of net bounding box = 11865 um.
#Total wire length on LAYER Metal1 = 360 um.
#Total wire length on LAYER Metal2 = 6172 um.
#Total wire length on LAYER Metal3 = 4615 um.
#Total wire length on LAYER Metal4 = 372 um.
#Total number of vias = 774
#Up-Via Summary (total 774):
#           
#-----------------------
# Metal1            525
# Metal2            218
# Metal3             31
#-----------------------
#                   774 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.20 (MB), peak = 1109.96 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.64 (MB)
#Total memory = 1064.37 (MB)
#Peak memory = 1109.96 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#7 out of 221 instances (3.2%) need to be verified(marked ipoed), dirty area = 0.8%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.26 (MB), peak = 1109.96 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.50 (MB), peak = 1109.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11655 um.
#Total half perimeter of net bounding box = 11865 um.
#Total wire length on LAYER Metal1 = 378 um.
#Total wire length on LAYER Metal2 = 6280 um.
#Total wire length on LAYER Metal3 = 4533 um.
#Total wire length on LAYER Metal4 = 464 um.
#Total number of vias = 800
#Up-Via Summary (total 800):
#           
#-----------------------
# Metal1            541
# Metal2            220
# Metal3             39
#-----------------------
#                   800 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.43 (MB)
#Total memory = 1063.95 (MB)
#Peak memory = 1109.96 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Jan  8 00:41:07 2021
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11655 um.
#Total half perimeter of net bounding box = 11865 um.
#Total wire length on LAYER Metal1 = 378 um.
#Total wire length on LAYER Metal2 = 6280 um.
#Total wire length on LAYER Metal3 = 4533 um.
#Total wire length on LAYER Metal4 = 464 um.
#Total number of vias = 800
#Up-Via Summary (total 800):
#           
#-----------------------
# Metal1            541
# Metal2            220
# Metal3             39
#-----------------------
#                   800 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.34 (MB), peak = 1109.96 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 11655 um.
#Total half perimeter of net bounding box = 11865 um.
#Total wire length on LAYER Metal1 = 378 um.
#Total wire length on LAYER Metal2 = 6280 um.
#Total wire length on LAYER Metal3 = 4533 um.
#Total wire length on LAYER Metal4 = 464 um.
#Total number of vias = 800
#Up-Via Summary (total 800):
#           
#-----------------------
# Metal1            541
# Metal2            220
# Metal3             39
#-----------------------
#                   800 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.48 (MB)
#Total memory = 1063.89 (MB)
#Peak memory = 1109.96 (MB)
#Updating routing design signature
#Created 6 library cell signatures
#Created 234 NETS and 0 SPECIALNETS signatures
#Created 221 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.89 (MB), peak = 1109.96 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.04 (MB), peak = 1109.96 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -18.56 (MB)
#Total memory = 1041.13 (MB)
#Peak memory = 1109.96 (MB)
#Number of warnings = 16
#Total number of warnings = 55
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan  8 00:41:08 2021
#
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1019.5M, totSessionCpu=0:06:38 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'counter' of instances=221 and nets=234 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.15
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.18
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_30005_s2424_saul_0u67TA/counter_30005_GkrwLC.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1299.1M)
Extracted 10.177% (CPU Time= 0:00:00.0  MEM= 1327.1M)
Extracted 20.1327% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Extracted 30.1991% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Extracted 40.1549% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Extracted 50.2212% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Extracted 60.177% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Extracted 70.1327% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Extracted 80.1991% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Extracted 90.1549% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1351.1M)
Number of Extracted Resistors     : 1718
Number of Extracted Ground Cap.   : 1946
Number of Extracted Coupling Cap. : 1576
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1319.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1323.867M)
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1020.7M, totSessionCpu=0:06:39 **
Starting delay calculation for setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1295.87)
Initializing multi-corner resistance tables ...
Total number of fetched objects 232
AAE_INFO-618: Total number of nets in the design is 234,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1359.85 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1359.85 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1359.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1359.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1329.81)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 232. 
Total number of fetched objects 232
AAE_INFO-618: Total number of nets in the design is 234,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1335.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1335.96 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:06:40 mem=1316.9M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.756  | 94.756  | 97.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.595   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 37.626%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1063.3M, totSessionCpu=0:06:40 **
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1063.3M, totSessionCpu=0:06:40 **
Executing marking Critical Nets1
Footprint INVX1 has at least 2 pins...
Footprint NOR2X1 has at least 3 pins...
Footprint DFFX1 has at least 4 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1063.3M, totSessionCpu=0:06:40 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1313.07M, totSessionCpu=0:06:40).
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1063.4M, totSessionCpu=0:06:40 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1063.4M, totSessionCpu=0:06:40 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 232
AAE_INFO-618: Total number of nets in the design is 234,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 232
AAE_INFO-618: Total number of nets in the design is 234,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:04.3 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold  views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 94.756  | 94.756  | 97.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.112  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -0.595   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 37.626%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:10, mem = 1063.5M, totSessionCpu=0:06:41 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> saveDesign counter_loaded_power_pin_placed_cts_routed
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=01/08 00:42:40, mem=1063.5M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_power_pin_placed_cts_routed
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 65 strips and 46 vias are created in OA database.
Signal Routes: Created 347 routes.
Created 221 insts; 442 instTerms; 234 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.07s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=01/08 00:42:40, mem=1063.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/08 00:42:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.6M, current mem=1063.6M)
% Begin Save clock tree data ... (date=01/08 00:42:40, mem=1067.3M)
% End Save clock tree data ... (date=01/08 00:42:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1067.3M, current mem=1067.3M)
Saving preference file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts_routed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts_routed/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=01/08 00:42:41, mem=1073.3M)
% End Save ccopt configuration ... (date=01/08 00:42:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1073.7M, current mem=1073.7M)
% Begin Save power constraints data ... (date=01/08 00:42:41, mem=1073.7M)
% End Save power constraints data ... (date=01/08 00:42:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1073.7M, current mem=1073.7M)
Saving property file /home/saul/projects/KALLHALL_DIG/innovus/FEOADesignlib/counter/counter_loaded_power_pin_placed_cts_routed/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1319.0M) ***
#% End save design ... (date=01/08 00:42:41, total cpu=0:00:00.4, real=0:00:01.0, peak res=1073.7M, current mem=1073.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveNetlist output/counter_pnr.v
** NOTE: Created directory path 'output' for file 'output/counter_pnr.v'.
Writing Netlist "output/counter_pnr.v" ...

--------------------------------------------------------------------------------
Exiting Innovus on Fri Jan  8 00:45:42 2021
  Total CPU time:     0:07:38
  Total real time:    0:50:31
  Peak memory (main): 1073.85MB


*** Memory Usage v#1 (Current mem = 1319.004M, initial mem = 253.809M) ***
*** Message Summary: 189 warning(s), 8 error(s)

--- Ending "Innovus" (totcpu=0:07:20, real=0:50:30, mem=1319.0M) ---
