Expected Results for rand.mips 

***********************************************************************
Cache Config: 1024 B (32 bytes/block, 8 sets, 4 ways)
  Latencies: Lookup = 0 cycles, Read = 30 cycles, Write = 10 cycles
CS 3339 MIPS Simulator
Running: input/rand.mips

 177
 1181983268

Program finished at pc = 0x400164  (4817 instructions executed)

Cycles: 13215
CPI: 2.74

Bubbles: 5080
Flushes: 294
Stalls:  3010

RAW hazards: 3651 (1 per every 1.32 instructions)
  On EXE1 op: 2838 (78%)
  On EXE2 op: 355 (10%)
  On MEM1 op: 356 (10%)
  On MEM2 op: 102 (3%)

Accesses: 1908
  Loads: 1252
  Stores: 656
Misses: 41
  Load misses:  23
  Store misses: 18
Writebacks: 207
Hit Ratio: 97.9%
***********************************************************************

Expected output for hash.mips
***********************************************************************
ache Config: 1024 B (32 bytes/block, 8 sets, 4 ways)
  Latencies: Lookup = 0 cycles, Read = 30 cycles, Write = 10 cycles
CS 3339 MIPS Simulator
Running: input/hash.mips

 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1

Program finished at pc = 0x40027c  (39119 instructions executed)

Cycles: 179055
CPI: 4.58

Bubbles: 44006
Flushes: 6526
Stalls:  89390

RAW hazards: 28889 (1 per every 1.35 instructions)
  On EXE1 op: 17508 (61%)
  On EXE2 op: 6314 (22%)
  On MEM1 op: 3411 (12%)
  On MEM2 op: 1656 (6%)

Accesses: 16230
  Loads: 12640
  Stores: 3590
Misses: 26
  Load misses:  2
  Store misses: 24
Writebacks: 8881
Hit Ratio: 99.8%
***********************************************************************

Expected output for nqueens.mips
***********************************************************************
Cache Config: 1024 B (32 bytes/block, 8 sets, 4 ways)
  Latencies: Lookup = 0 cycles, Read = 30 cycles, Write = 10 cycles
CS 3339 MIPS Simulator
Running: input/nqueens.mips

 18
 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0
 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0
 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0

Program finished at pc = 0x4004a4  (207447210 instructions executed)

Cycles: 1300260430
CPI: 6.27

Bubbles: 200522286
Flushes: 24671130
Stalls:  867619790

RAW hazards: 129752414 (1 per every 1.60 instructions)
  On EXE1 op: 79350893 (61%)
  On EXE2 op: 19940793 (15%)
  On MEM1 op: 2631425 (2%)
  On MEM2 op: 27829303 (21%)

Accesses: 88890079
  Loads: 60270123
  Stores: 28619956
Misses: 38
  Load misses:  15
  Store misses: 23
Writebacks: 86761897
Hit Ratio: 100.0%
***********************************************************************

Expected output for pqueue.mips
***********************************************************************
Cache Config: 1024 B (32 bytes/block, 8 sets, 4 ways)
  Latencies: Lookup = 0 cycles, Read = 30 cycles, Write = 10 cycles
CS 3339 MIPS Simulator
Running: ./input/pqueue.mips

 2 -4 6 -8 10 -12 14 -16 18 -20 22 -24 26 -28 30 -32 34
 34 30 26 22 18 14 10 6 2 -4 -8 -12 -16 -20 -24 -28 -32
 3 -6 9 -12
 9 3
 15 -18 21 -24 27
 27 21 15 -6 -12 -18 -24

Program finished at pc = 0x4005a0  (9544 instructions executed)

Cycles: 35134
CPI: 3.68

Bubbles: 6812
Flushes: 1624
Stalls:  17140

RAW hazards: 6022 (1 per every 1.58 instructions)
  On EXE1 op: 3627 (60%)
  On EXE2 op: 715 (12%)
  On MEM1 op: 905 (15%)
  On MEM2 op: 775 (13%)

Accesses: 4545
  Loads: 2889
  Stores: 1656
Misses: 20
  Load misses:  7
  Store misses: 13
Writebacks: 1666
Hit Ratio: 99.6%
***********************************************************************

Expected output for prime.mips
***********************************************************************
Cache Config: 1024 B (32 bytes/block, 8 sets, 4 ways)
  Latencies: Lookup = 0 cycles, Read = 30 cycles, Write = 10 cycles
CS 3339 MIPS Simulator
Running: ./input/prime.mips

 2 3 5 7 11 13 17 19 23 29 31 37 41 43 47 53 59 61 67 71 73 79 83 89 97 101 103 107 109 113 127 131 137 139 149 151 157 163 167 173 179 181 191 193 197 199 211 223 227 229 233 239 241 251 257 263 269 271 277 281 283 293 307 311 313 317 331 337 347 349 353 359 367 373 379 383 389 397 401 409 419 421 431 433 439 443 449 457 461 463 467 479 487 491 499 503 509 521 523 541 547 557 563 569 571 577 587 593 599 601 607 613 617 619 631 641 643 647 653 659 661 673 677 683 691 701 709 719 727 733 739 743 751 757 761 769 773 787 797 809 811 821 823 827 829 839 853 857 859 863 877 881 883 887 907 911 919 929 937 941 947 953 967 971 977 983 991 997 1009 1013 1019 1021 1031 1033 1039 1049 1051 1061 1063 1069 1087 1091 1093 1097 1103 1109 1117 1123 1129 1151 1153 1163 1171 1181 1187 1193 1201 1213 1217 1223 1229 1231 1237 1249 1259 1277 1279 1283 1289 1291 1297 1301 1303 1307 1319 1321 1327 1361 1367 1373 1381 1399 1409 1423 1427 1429 1433 1439 1447 1451 1453 1459 1471 1481 1483 1487 1489 1493 1499 1511 1523 1531 1543 1549 1553 1559 1567 1571 1579 1583 1597 1601 1607 1609 1613 1619 1621 1627 1637 1657 1663 1667 1669 1693 1697 1699 1709 1721 1723 1733 1741 1747 1753 1759 1777 1783 1787 1789 1801 1811 1823 1831 1847 1861 1867 1871 1873 1877 1879 1889 1901 1907 1913 1931 1933 1949 1951 1973 1979 1987 1993 1997 1999 2003 2011 2017 2027 2029 2039 2053 2063 2069 2081 2083 2087 2089 2099 2111 2113 2129 2131 2137 2141 2143 2153 2161 2179 2203 2207 2213 2221 2237 2239 2243 2251 2267 2269 2273 2281 2287 2293 2297 2309 2311 2333 2339 2341 2347 2351 2357 2371 2377 2381 2383 2389 2393 2399 2411 2417 2423 2437 2441 2447 2459 2467 2473 2477 2503 2521 2531 2539 2543 2549 2551 2557 2579 2591 2593 2609 2617 2621 2633 2647 2657 2659 2663 2671 2677 2683 2687 2689 2693 2699 2707 2711 2713 2719 2729 2731 2741

Program finished at pc = 0x400130  (274699 instructions executed)

Cycles: 775666
CPI: 2.82

Bubbles: 347163
Flushes: 54450
Stalls:  99340

RAW hazards: 205840 (1 per every 1.33 instructions)
  On EXE1 op: 116274 (56%)
  On EXE2 op: 60972 (30%)
  On MEM1 op: 27224 (13%)
  On MEM2 op: 1370 (1%)

Accesses: 114434
  Loads: 101227
  Stores: 13207
Misses: 33
  Load misses:  3
  Store misses: 30
Writebacks: 9867
Hit Ratio: 100.0%
***********************************************************************

Expected output for qsort.mips
***********************************************************************
Cache Config: 1024 B (32 bytes/block, 8 sets, 4 ways)
  Latencies: Lookup = 0 cycles, Read = 30 cycles, Write = 10 cycles
CS 3339 MIPS Simulator
Running: ./input/qsort.mips

 99 0
 0 99

Program finished at pc = 0x400238  (45947 instructions executed)

Cycles: 284174
CPI: 6.18

Bubbles: 52289
Flushes: 8334
Stalls:  177590

RAW hazards: 33209 (1 per every 1.38 instructions)
  On EXE1 op: 23819 (72%)
  On EXE2 op: 4611 (14%)
  On MEM1 op: 4219 (13%)
  On MEM2 op: 560 (2%)

Accesses: 21150
  Loads: 16721
  Stores: 4429
Misses: 32
  Load misses:  2
  Store misses: 30
Writebacks: 17695
Hit Ratio: 99.8%
***********************************************************************

Expected output for regslarge.mips
***********************************************************************
Cache Config: 1024 B (32 bytes/block, 8 sets, 4 ways)
  Latencies: Lookup = 0 cycles, Read = 30 cycles, Write = 10 cycles
CS 3339 MIPS Simulator
Running: ./input/regslarge.mips

 131 261 391 521 651 781 911 1041 1171 1301 1431 1561 1691 1821
 1951 2081 2211 2341 2471 2601 2731 2861 2991 3121 3251 3381 3511 3641 3771 3901 
 4031 4161 4291 4421 4551 4681 4811 4941 5071 5201 5331 5461 5591 5721 5851 5981 
 6111 6241 6371 6501 6631 6761 6891 7021 7151 7281 7411 7541 7671 7801 7931 8061 
 8191 8321 8451 8581 8711 8841 8971 9101 9231 9361 9491 9621 9751 9881 10011 10141 
 10271 10401 10531 10661 10791 10921 11051 11181 11311 11441 11571 11701 11831 11961 
 12091 12221 12351 12481 12611 12741 12871 13001 13131 13261 13391 13521 13651 13781 
 13911 14041 14171 14301 14431 14561 14691 14821 14951 15081 15211 15341 15471 15601 
 15731 15861 15991 16121 16251 16381 16511 16641 16771 16901 17031 17161 17291 17421 
 17551 17681 17811 17941 18071 18201 18331 18461 18591 18721 18851 18981 19111 19241 
 19371 19501 19631 19761 19891 20021 20151 20281 20411 20541 20671 20801 20931 21061 
 21191 21321 21451 21581 21711 21841 21971 22101 22231 22361 22491 22621 22751 22881 
 23011 23141 23271 23401 23531 23661 23791 23921 24051 24181 24311 24441 24571 24701 
 24831 24961 25091 25221 25351 25481 25611 25741 25871 26001 26131 26261 26391 26521 
 26651 26781 26911 27041 27171 27301 27431 27561 27691 27821 27951 28081 28211 28341 
 28471 28601 28731 28861 28991 29121 29251 29381 29511 29641 29771 29901 30031 30161 
 30291 30421 30551 30681 30811 30941 31071 31201 31331 31461 31591 31721 31851 31981 
 32111 32241 32371 32501 32631 32761 32891 33021 33151 33281 33411 33541 33671 33801 
 33931 34061 34191 34321 34451 34581 34711 34841 34971 35101 35231 35361 35491 35621 
 35751 35881 36011 36141 36271 36401 36531 36661 36791 36921 37051 37181 37311 37441 
 37571 37701 37831 37961 38091 38221 38351 38481 38611 38741 38871 39001 39131 39261 39391

Program finished at pc = 0x41ffa4  (32749 instructions executed)

Cycles: 65925
CPI: 2.01

Bubbles: 33036
Flushes: 6
Stalls:  120

RAW hazards: 24251 (1 per every 1.35 instructions)
  On EXE1 op: 8490 (35%)
  On EXE2 op: 7880 (32%)
  On MEM1 op: 7880 (32%)
  On MEM2 op: 1 (0%)

Accesses: 16674
  Loads: 16366
  Stores: 308
Misses: 4
  Load misses:  0
  Store misses: 4
Writebacks: 0
Hit Ratio: 100.0%
***********************************************************************
