// Seed: 1490721095
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2
);
  logic id_4;
  assign module_1.id_0 = 0;
  logic [7:0] id_5;
  assign id_4 = id_4[1];
  wire id_6;
  assign id_5[1'd0] = id_5;
  localparam id_7 = -1 != -1;
  wire id_8;
  parameter id_9 = id_7;
  logic id_10;
  assign id_10 = 1;
  logic id_11 = 1;
endmodule
module module_0 (
    input  wand  id_0,
    input  tri0  id_1,
    output tri   module_1,
    output logic id_3,
    output wor   id_4,
    input  uwire id_5
);
  always @(id_5, posedge -1 - id_5) if (1) id_3 = id_1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5
  );
endmodule
