// Seed: 2856093457
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wor  id_4;
  assign id_2 = 1 ^ id_1;
  supply1 id_5;
  uwire id_6 = 1;
  wor id_7 = id_4 & 1;
  assign id_6 = id_1 && 1;
  assign id_5 = 1;
  wire id_8;
  assign id_3 = id_8;
  wire id_9;
  logic [7:0] id_10;
  wire id_11;
  wire id_12 = id_11;
  wire id_13;
  wor id_14;
  assign id_10[1'h0] = 1 == 1;
  assign id_14 = 1'b0 == id_14;
  wire id_15;
  assign id_9 = id_13;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    output supply1 id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    input logic id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input wire id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wor id_14
);
  task id_16;
    assign id_2 = id_6;
  endtask
  tri1 id_17 = 1;
  wire id_18;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_16,
      id_17
  );
endmodule
