# Reading D:/intel_quartus/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intel_quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/alu {C:/Users/Rao/Desktop/Quartus_github/alu/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:10 on Oct 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/alu" C:/Users/Rao/Desktop/Quartus_github/alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:27:11 on Oct 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/alu {C:/Users/Rao/Desktop/Quartus_github/alu/ALU_8Sbit_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:11 on Oct 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/alu" C:/Users/Rao/Desktop/Quartus_github/alu/ALU_8Sbit_tb.sv 
# -- Compiling module ALU_8Sbit_tb
# ** Warning: C:/Users/Rao/Desktop/Quartus_github/alu/ALU_8Sbit_tb.sv(29): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Rao/Desktop/Quartus_github/alu/ALU_8Sbit_tb.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Rao/Desktop/Quartus_github/alu/ALU_8Sbit_tb.sv(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Rao/Desktop/Quartus_github/alu/ALU_8Sbit_tb.sv(36): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	ALU_8Sbit_tb
# End time: 21:27:11 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_8Sbit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_8Sbit_tb 
# Start time: 21:27:15 on Oct 03,2023
# Loading sv_std.std
# Loading work.ALU_8Sbit_tb
# Loading work.alu
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Rao/Desktop/Quartus_github/alu/ALU_8Sbit_tb.sv(41)
#    Time: 40 ps  Iteration: 0  Instance: /ALU_8Sbit_tb
# 1
# Break in Module ALU_8Sbit_tb at C:/Users/Rao/Desktop/Quartus_github/alu/ALU_8Sbit_tb.sv line 41
# End time: 21:48:31 on Oct 03,2023, Elapsed time: 0:21:16
# Errors: 0, Warnings: 0
