;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @121, 106
	ADD @121, 106
	JMN 10, 201
	CMP @1, -3
	SUB @121, 106
	SLT 10, 30
	CMP @0, @2
	ADD 270, 60
	MOV -1, <-20
	MOV -1, <-20
	SUB 0, @0
	SUB 0, @0
	SUB -100, 11
	DJN 12, <10
	ADD 270, 60
	SUB -7, <-20
	CMP @0, @2
	SUB #12, @200
	MOV -1, <-25
	ADD 270, 0
	CMP -207, <-120
	CMP -207, <-121
	ADD 270, 60
	SPL 700
	SPL 0, #20
	ADD 270, 0
	ADD 270, 0
	SLT #270, <1
	ADD #270, <1
	SLT #270, <1
	ADD 270, 0
	CMP #102, -101
	SUB 12, @10
	SLT 20, @12
	CMP 0, @2
	SLT 20, @12
	CMP 0, @2
	SLT 20, @12
	SUB 20, @12
	JMP <121, 106
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, -202
	SPL 0, -202
	SUB -7, <-20
	SUB -7, <-20
