Info: Starting: Create simulation model
Info: qsys-generate D:\dev\FPGA-Drone\my_first_hps-fpga\Soc_system_clean\soc_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\dev\FPGA-Drone\my_first_hps-fpga\Soc_system_clean\soc_system\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Soc_system_clean/soc_system.qsys
Progress: Reading input file
Progress: Adding MemoryDMA [altera_avalon_sgdma 18.1]
Progress: Parameterizing module MemoryDMA
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 1.0]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding myBus [altera_avalon_pio 18.1]
Progress: Parameterizing module myBus
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_reg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg1
Progress: Adding pio_reg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg2
Progress: Adding pio_reg3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg3
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver
Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for SIM_VHDL
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has address signal 4 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: MemoryDMA: Starting RTL generation for module 'soc_system_MemoryDMA'
Info: MemoryDMA:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_MemoryDMA --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen//soc_system_MemoryDMA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen/  ]
Info: MemoryDMA: Done RTL generation for module 'soc_system_MemoryDMA'
Info: MemoryDMA: "soc_system" instantiated altera_avalon_sgdma "MemoryDMA"
Info: dma_0: softresetEnable = 1
Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'
Info: dma_0:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen/  ]
Info: dma_0: # 2024.04.08 08:04:37 (*)   soc_system_dma_0: allowing these transactions: doubleword, word, hw, byte_access
Info: dma_0: Done RTL generation for module 'soc_system_dma_0'
Info: dma_0: "soc_system" instantiated altera_avalon_dma "dma_0"
Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mm_clock_crossing_bridge_0: "soc_system" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: myBus: Starting RTL generation for module 'soc_system_myBus'
Info: myBus:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_myBus --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen//soc_system_myBus_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen/  ]
Info: myBus: Done RTL generation for module 'soc_system_myBus'
Info: myBus: "soc_system" instantiated altera_avalon_pio "myBus"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen//soc_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen/  ]
Info: onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'
Info: onchip_memory2_1: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'
Info: pio_led:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen/  ]
Info: pio_led: Done RTL generation for module 'soc_system_pio_led'
Info: pio_led: "soc_system" instantiated altera_avalon_pio "pio_led"
Info: pio_reg3: Starting RTL generation for module 'soc_system_pio_reg3'
Info: pio_reg3:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_reg3 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen//soc_system_pio_reg3_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen/  ]
Info: pio_reg3: Done RTL generation for module 'soc_system_pio_reg3'
Info: pio_reg3: "soc_system" instantiated altera_avalon_pio "pio_reg3"
Info: pll_0: Generating simgen model
Info: pll_0: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Mon Apr 08 08:04:46 2024 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Mon Apr 08 08:04:47 2024 Info: Command: quartus_map soc_system_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected Info (12021): Found 1 design units, including 1 entities, in source file soc_system_pll_0.v     Info (12023): Found entity 1: soc_system_pll_0 File: C:/Users/Ã¬Ã©Ã¸Ã¯/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 2 Info (12127): Elaborating entity "soc_system_pll_0" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/Ã¬Ã©Ã¸Ã¯/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 85 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/Ã¬Ã©Ã¸Ã¯/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 85 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Ã¬Ã©Ã¸Ã¯/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 85     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "1"     Info (12134): Parameter "output_clock_frequency0" = "2.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "0 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4776 megabytes     Info: Processing ended: Mon Apr 08 08:04:59 2024     Info: Elapsed time: 00:00:12     Info: Total CPU time (on all processors): 00:00:01 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4647 megabytes     Info: Processing ended: Mon Apr 08 08:05:00 2024     Info: Elapsed time: 00:00:14     Info: Total CPU time (on all processors): 00:00:02
Info: pll_0: Simgen was successful
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/submodules/altera_std_synchronizer_nocut.v
Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of "{D:/intelfpga_lite/18.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command "{D:/intelfpga_lite/18.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Authorized application D:\intelFPGA_lite\18.1\quartus\bin64\jtagserver.exe is enabled in the firewall.
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: ]2;Altera Nios II EDS 18.1 [gcc4]D:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved.
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc/ac_rom.s ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc/inst_rom.s ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ../hps_AC_ROM.hex ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ../hps_inst_ROM.hex ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer/sequencer_auto_ac_init.c ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer/sequencer_auto_inst_init.c ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer/sequencer_auto.h ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer/sequencer_auto.h ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ../sequencer_auto_h.sv ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: D:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin/nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Please enable the Virtual Machine Platform Windows feature and ensure virtualization is enabled in the BIOS.
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: For information please visit https://aka.ms/wsl2-install
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/45EB~1/AppData/Local/Temp/alt9821_5908465927160317650.dir/0006_s0_gen/hps_sequencer_mem.hex
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining
Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed
Error: fpga_interfaces: 2024.04.08.08:05:26 Info:
Error: fpga_interfaces: ********************************************************************************************************************
Error: fpga_interfaces: 
Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP.
Error: fpga_interfaces: 
Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: fpga_interfaces: 
Error: fpga_interfaces: ********************************************************************************************************************
Error: fpga_interfaces: 2024.04.08.08:05:30 Warning: Ignored parameter assignment device=5CSEMA4U23C6
Error: fpga_interfaces: 2024.04.08.08:05:30 Warning: Ignored parameter assignment extended_family_support=true
Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source
Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk:            $Revision: #1 $
Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk:            $Date: 2018/07/18 $
Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset: Elaborate: altera_reset_source
Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset:            $Revision: #1 $
Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset:            $Date: 2018/07/18 $
Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset: Reset is negatively asserted.
Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for SIM_VERILOG
Error: fpga_interfaces: 2024.04.08.08:05:39 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Error: fpga_interfaces: 2024.04.08.08:05:42 Info: pll_ref_clk: "hps_sdram" instantiated altera_avalon_clock_source "pll_ref_clk"
Error: fpga_interfaces: 2024.04.08.08:05:42 Info: global_reset: "hps_sdram" instantiated altera_avalon_reset_source "global_reset"
Error: fpga_interfaces: 2024.04.08.08:05:42 Info: Reusing file C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0025_fpga_interfaces_gen/submodules/verbosity_pkg.sv
Error: fpga_interfaces: 2024.04.08.08:05:42 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: fpga_interfaces: 2024.04.08.08:05:42 Info: p0: Generating clock pair generator
Error: fpga_interfaces: 2024.04.08.08:05:43 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: fpga_interfaces: 2024.04.08.08:05:48 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Error during execution of "{D:/intelfpga_lite/18.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Execution of command "{D:/intelfpga_lite/18.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Authorized application D:\intelFPGA_lite\18.1\quartus\bin64\jtagserver.exe is enabled in the firewall.
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: ]2;Altera Nios II EDS 18.1 [gcc4]D:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: UniPHY Sequencer Microcode Compiler
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved.
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Reading sequencer_mc/ac_rom.s ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Reading sequencer_mc/inst_rom.s ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing ../hps_AC_ROM.hex ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing ../hps_inst_ROM.hex ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer/sequencer_auto_ac_init.c ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer/sequencer_auto_inst_init.c ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer/sequencer_auto.h ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer/sequencer_auto.h ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing ../sequencer_auto_h.sv ...
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Microcode compilation successful
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: D:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin/nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Please enable the Virtual Machine Platform Windows feature and ensure virtualization is enabled in the BIOS.
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0:
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: For information please visit https://aka.ms/wsl2-install
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0:
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: child process exited abnormally
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: add_fileset_file: No such file C:/Users/45EB~1/AppData/Local/Temp/alt9821_5908465927160317650.dir/0006_s0_gen/hps_sequencer_mem.hex
Error: fpga_interfaces: while executing
Error: fpga_interfaces: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: fpga_interfaces: ("foreach" body line 4)
Error: fpga_interfaces: invoked from within
Error: fpga_interfaces: "foreach file_pathname $return_files_sw {
Error: fpga_interfaces: 		_dprint 1 "Preparing to add $file_pathname"
Error: fpga_interfaces: 		set file_name [file tail $file_pathname]
Error: fpga_interfaces: 		add_fileset_file $..."
Error: fpga_interfaces: (procedure "generate_sw" line 18)
Error: fpga_interfaces: invoked from within
Error: fpga_interfaces: "generate_sw $name $fileset"
Error: fpga_interfaces: (procedure "generate_files" line 37)
Error: fpga_interfaces: invoked from within
Error: fpga_interfaces: "generate_files $name SIM_VERILOG"
Error: fpga_interfaces: (procedure "generate_verilog_sim" line 3)
Error: fpga_interfaces: invoked from within
Error: fpga_interfaces: "generate_verilog_sim altera_mem_if_hhp_qseq_top"
Error: fpga_interfaces: 2024.04.08.08:05:51 Info: s0: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "s0"
Error: fpga_interfaces: 2024.04.08.08:05:51 Error: Generation stopped, 10 or more modules remaining
Error: fpga_interfaces: 2024.04.08.08:05:51 Info: hps_sdram: Done "hps_sdram" with 16 modules, 61 files
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Error: Generation stopped, 196 or more modules remaining
Info: soc_system: Done "soc_system" with 79 modules, 121 files
Error: qsys-generate failed with exit code 1: 101 Errors, 11 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\dev\FPGA-Drone\my_first_hps-fpga\Soc_system_clean\soc_system\soc_system.spd --output-directory=D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\dev\FPGA-Drone\my_first_hps-fpga\Soc_system_clean\soc_system\soc_system.spd --output-directory=D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\dev\FPGA-Drone\my_first_hps-fpga\Soc_system_clean\soc_system.qsys --block-symbol-file --output-directory=D:\dev\FPGA-Drone\my_first_hps-fpga\Soc_system_clean\soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Soc_system_clean/soc_system.qsys
Progress: Reading input file
Progress: Adding MemoryDMA [altera_avalon_sgdma 18.1]
Progress: Parameterizing module MemoryDMA
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 1.0]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding myBus [altera_avalon_pio 18.1]
Progress: Parameterizing module myBus
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_reg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg1
Progress: Adding pio_reg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg2
Progress: Adding pio_reg3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg3
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver
Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\dev\FPGA-Drone\my_first_hps-fpga\Soc_system_clean\soc_system.qsys --synthesis=VHDL --output-directory=D:\dev\FPGA-Drone\my_first_hps-fpga\Soc_system_clean\soc_system\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Soc_system_clean/soc_system.qsys
Progress: Reading input file
Progress: Adding MemoryDMA [altera_avalon_sgdma 18.1]
Progress: Parameterizing module MemoryDMA
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 1.0]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding myBus [altera_avalon_pio 18.1]
Progress: Parameterizing module myBus
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_reg1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg1
Progress: Adding pio_reg2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg2
Progress: Adding pio_reg3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_reg3
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver
Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has address signal 4 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: MemoryDMA: Starting RTL generation for module 'soc_system_MemoryDMA'
Info: MemoryDMA:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_MemoryDMA --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0027_MemoryDMA_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0027_MemoryDMA_gen//soc_system_MemoryDMA_component_configuration.pl  --do_build_sim=0  ]
Info: MemoryDMA: Done RTL generation for module 'soc_system_MemoryDMA'
Info: MemoryDMA: "soc_system" instantiated altera_avalon_sgdma "MemoryDMA"
Info: dma_0: softresetEnable = 1
Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'
Info: dma_0:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0028_dma_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0028_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info: dma_0: # 2024.04.08 08:06:35 (*)   soc_system_dma_0: allowing these transactions: doubleword, word, hw, byte_access
Info: dma_0: Done RTL generation for module 'soc_system_dma_0'
Info: dma_0: "soc_system" instantiated altera_avalon_dma "dma_0"
Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0030_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0030_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mm_clock_crossing_bridge_0: "soc_system" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: myBus: Starting RTL generation for module 'soc_system_myBus'
Info: myBus:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_myBus --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0032_myBus_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0032_myBus_gen//soc_system_myBus_component_configuration.pl  --do_build_sim=0  ]
Info: myBus: Done RTL generation for module 'soc_system_myBus'
Info: myBus: "soc_system" instantiated altera_avalon_pio "myBus"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0033_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0033_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0034_onchip_memory2_1_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0034_onchip_memory2_1_gen//soc_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'
Info: onchip_memory2_1: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'
Info: pio_led:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0035_pio_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0035_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'soc_system_pio_led'
Info: pio_led: "soc_system" instantiated altera_avalon_pio "pio_led"
Info: pio_reg3: Starting RTL generation for module 'soc_system_pio_reg3'
Info: pio_reg3:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_reg3 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0036_pio_reg3_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0036_pio_reg3_gen//soc_system_pio_reg3_component_configuration.pl  --do_build_sim=0  ]
Info: pio_reg3: Done RTL generation for module 'soc_system_pio_reg3'
Info: pio_reg3: "soc_system" instantiated altera_avalon_pio "pio_reg3"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: MemoryDMA_descriptor_read_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "MemoryDMA_descriptor_read_translator"
Info: MemoryDMA_descriptor_read_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "MemoryDMA_descriptor_read_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: MemoryDMA_descriptor_read_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "MemoryDMA_descriptor_read_limiter"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: onchip_memory2_0_s1_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: onchip_memory2_0_s1_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_1" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_1" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_1" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_1" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_1" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_1" instantiated altera_merlin_router "router_013"
Info: router_019: "mm_interconnect_1" instantiated altera_merlin_router "router_019"
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_004: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_demux_005: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_demux_007: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_007"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_011: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_011"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_011: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_011"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_007: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_007"
Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 82 modules, 156 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
