module wideexpr_00828(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $unsigned(((ctrl[0]?1'sb1:s6))&($signed($signed((s7)|(-(3'sb011))))));
  assign y1 = s1;
  assign y2 = {(+(5'sb11010))^~(-((ctrl[4]?$signed({4{{~^((4'b1111)&(s5))}}}):$signed((((ctrl[1]?(3'sb100)<<(6'sb001001):(6'sb011100)&(s7)))<<<(4'sb1001))>>>((6'sb100010)^~(((2'sb11)>=(s1))>=(&(6'sb001111)))))))),((ctrl[6]?(~^((ctrl[6]?6'sb110001:(($unsigned(1'b1))^~(s0))<<<($signed((ctrl[5]?1'sb0:s2))))))>>($signed($signed(((2'sb10)&(1'sb1))!=(((s4)<<<(s4))<<<((2'sb11)!=(5'sb11011)))))):{{1{{(-(^(5'sb00010)))-($signed(s6))}}},(ctrl[6]?($signed(-((ctrl[3]?s2:s7))))<<(((1'sb1)>=(1'b1))>>({3{s7}})):($signed((ctrl[6]?(ctrl[5]?1'sb0:s3):+(5'sb10101))))>>({1{$signed((2'sb01)&(s6))}}))}))^~(3'b011)};
  assign y3 = (ctrl[2]?(ctrl[1]?+(({2{s6}})^~(((ctrl[1]?+({{1{s2}},&(5'sb01100),u7}):{$unsigned((s2)<<<(3'sb000)),+($signed(s5))}))<<<((($signed((s6)&(s4)))<<((ctrl[7]?(s5)^(s4):$signed(4'sb0001))))<<((ctrl[3]?s7:(6'sb001001)+(+(s1))))))):3'sb011):s5);
  assign y4 = 4'sb0100;
  assign y5 = $unsigned((((5'sb01110)|(1'sb0))>>(+((ctrl[2]?1'b1:s5))))>(2'sb11));
  assign y6 = +(((ctrl[5]?-((s3)+(3'sb001)):(ctrl[5]?(s3)+(s0):(ctrl[5]?s5:s3))))<<<((ctrl[2]?((u7)^~(4'b1010))<<<($signed(s4)):$unsigned((2'sb01)<<(s1)))));
  assign y7 = 5'sb00011;
endmodule
