# SystemVerilog Design Verification Practice

This repository contains hands-on **Design Verification (DV)** practice projects created to strengthen and demonstrate skills in **SystemVerilog-based verification**.

The focus is on building **clean, modular, and industry-style testbenches**, starting from simple designs and gradually introducing more advanced verification concepts.

---

## ğŸ“Œ Purpose

- Practice core **Design Verification fundamentals**
- Build confidence in **SystemVerilog testbench architecture**
- Apply verification concepts

---

## ğŸ§ª What This Repository Covers

Depending on the folder/project, examples may include:

- Directed and constrained-random testing
- Transaction-based testbenches
- Interfaces, mailboxes, and OOP concepts
- Assertions (SVA)
- Functional coverage
- Scoreboards and checkers
- FIFO and basic RTL verification
- Gradual transition toward **UVM**

---

## ğŸ› ï¸ Tools & Technologies

- **SystemVerilog**
- RTL simulation (tool-agnostic)
- Concepts aligned with UVM (without overcomplicating early examples)

---

## ğŸ“‚ Repository Structure

â”œâ”€â”€ rtl/ # RTL design under test

â”œâ”€â”€ tb/ # Testbench components

â”œâ”€â”€ sim/ # Simulation scripts or notes

â””â”€â”€ docs/ # Design or verification notes (if applicable)


*(Structure may evolve as new practice projects are added.)*

## ğŸ“„ License

This project is for learning and demonstration purposes.

