Repo containing verilog for a 7 segment counter. Requires 2 7 segment displays and an Artix-7 FPGA (cmod35T). Using it to practice my verilog.
![IMG_4211](https://github.com/davidb990/7segment/assets/90688786/db73bdd5-c0f7-466b-91c3-10a60aa497fd)
