name: single_col_with_mem_tile
cores:
  0: shim_dma.yaml
  1: mem_tile_256KB.yaml
  2: aie_tile.yaml
  3: aie_tile.yaml
  4: aie_tile.yaml
  5: aie_tile.yaml
core_coordinates:
  0: [0, 0]
  1: [0, 1]
  2: [0, 2]
  3: [0, 3]
  4: [0, 4]
  5: [0, 5]
offchip_core_id: 0
core_connectivity:
  # ───── Connect shim_dma to mem_tile ─────
  - type: link
    cores: [0, 1]
    bandwidth: 64
  # ───── Connect mem_tile to aie_tile ─────
  - type: link
    cores: [1, 2]
    bandwidth: 64
  # ───── Connect aie_tile to aie_tile ─────
  - type: link
    cores: [2, 3]
    bandwidth: 64
  - type: link
    cores: [3, 4]
    bandwidth: 64
  - type: link
    cores: [4, 5]
    bandwidth: 64
unit_energy_cost: 0
