ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_Base_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_Base_MspInit:
  28              	.LVL0:
  29              	.LFB244:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 2


  30:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  31:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
  32:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim4_ch3;
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c **** /* TIM1 init function */
  35:Core/Src/tim.c **** void MX_TIM1_Init(void)
  36:Core/Src/tim.c **** {
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  43:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  44:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  45:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  48:Core/Src/tim.c **** 
  49:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  50:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  52:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  53:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  54:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  56:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  57:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  62:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  72:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  77:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  78:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  79:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  80:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  81:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  82:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 3


  87:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 106:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 113:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c **** }
 116:Core/Src/tim.c **** /* TIM3 init function */
 117:Core/Src/tim.c **** void MX_TIM3_Init(void)
 118:Core/Src/tim.c **** {
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 125:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 126:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 131:Core/Src/tim.c ****   htim3.Instance = TIM3;
 132:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 133:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 134:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 135:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 136:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 137:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 142:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 143:Core/Src/tim.c ****   {
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 4


 144:Core/Src/tim.c ****     Error_Handler();
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 147:Core/Src/tim.c ****   {
 148:Core/Src/tim.c ****     Error_Handler();
 149:Core/Src/tim.c ****   }
 150:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 151:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 152:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 153:Core/Src/tim.c ****   {
 154:Core/Src/tim.c ****     Error_Handler();
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 157:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 158:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 159:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 160:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 161:Core/Src/tim.c ****   {
 162:Core/Src/tim.c ****     Error_Handler();
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 167:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c **** }
 170:Core/Src/tim.c **** /* TIM4 init function */
 171:Core/Src/tim.c **** void MX_TIM4_Init(void)
 172:Core/Src/tim.c **** {
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 179:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 180:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 185:Core/Src/tim.c ****   htim4.Instance = TIM4;
 186:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 187:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 188:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 189:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 190:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 191:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 192:Core/Src/tim.c ****   {
 193:Core/Src/tim.c ****     Error_Handler();
 194:Core/Src/tim.c ****   }
 195:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 196:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 197:Core/Src/tim.c ****   {
 198:Core/Src/tim.c ****     Error_Handler();
 199:Core/Src/tim.c ****   }
 200:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 5


 201:Core/Src/tim.c ****   {
 202:Core/Src/tim.c ****     Error_Handler();
 203:Core/Src/tim.c ****   }
 204:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 205:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 206:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****     Error_Handler();
 209:Core/Src/tim.c ****   }
 210:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 211:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 212:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 213:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 214:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 215:Core/Src/tim.c ****   {
 216:Core/Src/tim.c ****     Error_Handler();
 217:Core/Src/tim.c ****   }
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 221:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c **** }
 224:Core/Src/tim.c **** /* TIM8 init function */
 225:Core/Src/tim.c **** void MX_TIM8_Init(void)
 226:Core/Src/tim.c **** {
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 233:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 234:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 235:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 240:Core/Src/tim.c ****   htim8.Instance = TIM8;
 241:Core/Src/tim.c ****   htim8.Init.Prescaler = 0;
 242:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 243:Core/Src/tim.c ****   htim8.Init.Period = 65535;
 244:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 245:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 246:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 247:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****     Error_Handler();
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 252:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 253:Core/Src/tim.c ****   {
 254:Core/Src/tim.c ****     Error_Handler();
 255:Core/Src/tim.c ****   }
 256:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 257:Core/Src/tim.c ****   {
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 6


 258:Core/Src/tim.c ****     Error_Handler();
 259:Core/Src/tim.c ****   }
 260:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 261:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 262:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 263:Core/Src/tim.c ****   {
 264:Core/Src/tim.c ****     Error_Handler();
 265:Core/Src/tim.c ****   }
 266:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 267:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 268:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 269:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 270:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 271:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 272:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 273:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 274:Core/Src/tim.c ****   {
 275:Core/Src/tim.c ****     Error_Handler();
 276:Core/Src/tim.c ****   }
 277:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 278:Core/Src/tim.c ****   {
 279:Core/Src/tim.c ****     Error_Handler();
 280:Core/Src/tim.c ****   }
 281:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 282:Core/Src/tim.c ****   {
 283:Core/Src/tim.c ****     Error_Handler();
 284:Core/Src/tim.c ****   }
 285:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 286:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 287:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 288:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 289:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 290:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 291:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 292:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 293:Core/Src/tim.c ****   {
 294:Core/Src/tim.c ****     Error_Handler();
 295:Core/Src/tim.c ****   }
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 297:Core/Src/tim.c **** 
 298:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 299:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c **** }
 302:Core/Src/tim.c **** /* TIM10 init function */
 303:Core/Src/tim.c **** void MX_TIM10_Init(void)
 304:Core/Src/tim.c **** {
 305:Core/Src/tim.c **** 
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 307:Core/Src/tim.c **** 
 308:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 313:Core/Src/tim.c **** 
 314:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 7


 315:Core/Src/tim.c ****   htim10.Instance = TIM10;
 316:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 317:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 318:Core/Src/tim.c ****   htim10.Init.Period = 65535;
 319:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 320:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 321:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 322:Core/Src/tim.c ****   {
 323:Core/Src/tim.c ****     Error_Handler();
 324:Core/Src/tim.c ****   }
 325:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 326:Core/Src/tim.c ****   {
 327:Core/Src/tim.c ****     Error_Handler();
 328:Core/Src/tim.c ****   }
 329:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 330:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 331:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 332:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 333:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 334:Core/Src/tim.c ****   {
 335:Core/Src/tim.c ****     Error_Handler();
 336:Core/Src/tim.c ****   }
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 338:Core/Src/tim.c **** 
 339:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 340:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim10);
 341:Core/Src/tim.c **** 
 342:Core/Src/tim.c **** }
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 345:Core/Src/tim.c **** {
  30              		.loc 1 345 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 24
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 345 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 86B0     		sub	sp, sp, #24
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 32
 346:Core/Src/tim.c **** 
 347:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  43              		.loc 1 347 3 is_stmt 1 view .LVU2
  44              		.loc 1 347 20 is_stmt 0 view .LVU3
  45 0004 0368     		ldr	r3, [r0]
  46              		.loc 1 347 5 view .LVU4
  47 0006 3B4A     		ldr	r2, .L14
  48 0008 9342     		cmp	r3, r2
  49 000a 19D0     		beq	.L9
  50 000c 0446     		mov	r4, r0
 348:Core/Src/tim.c ****   {
 349:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 350:Core/Src/tim.c **** 
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 8


 351:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 352:Core/Src/tim.c ****     /* TIM1 clock enable */
 353:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 354:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 357:Core/Src/tim.c ****   }
 358:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
  51              		.loc 1 358 8 is_stmt 1 view .LVU5
  52              		.loc 1 358 10 is_stmt 0 view .LVU6
  53 000e 3A4A     		ldr	r2, .L14+4
  54 0010 9342     		cmp	r3, r2
  55 0012 23D0     		beq	.L10
 359:Core/Src/tim.c ****   {
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 363:Core/Src/tim.c ****     /* TIM3 clock enable */
 364:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 365:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 366:Core/Src/tim.c **** 
 367:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 368:Core/Src/tim.c ****   }
 369:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
  56              		.loc 1 369 8 is_stmt 1 view .LVU7
  57              		.loc 1 369 10 is_stmt 0 view .LVU8
  58 0014 394A     		ldr	r2, .L14+8
  59 0016 9342     		cmp	r3, r2
  60 0018 2DD0     		beq	.L11
 370:Core/Src/tim.c ****   {
 371:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 372:Core/Src/tim.c **** 
 373:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 374:Core/Src/tim.c ****     /* TIM4 clock enable */
 375:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c ****     /* TIM4 DMA Init */
 378:Core/Src/tim.c ****     /* TIM4_CH3 Init */
 379:Core/Src/tim.c ****     hdma_tim4_ch3.Instance = DMA1_Stream7;
 380:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 381:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 382:Core/Src/tim.c ****     hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 383:Core/Src/tim.c ****     hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 384:Core/Src/tim.c ****     hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 385:Core/Src/tim.c ****     hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 386:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 387:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 388:Core/Src/tim.c ****     hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 389:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 390:Core/Src/tim.c ****     {
 391:Core/Src/tim.c ****       Error_Handler();
 392:Core/Src/tim.c ****     }
 393:Core/Src/tim.c **** 
 394:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 397:Core/Src/tim.c **** 
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 9


 398:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 399:Core/Src/tim.c ****   }
 400:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
  61              		.loc 1 400 8 is_stmt 1 view .LVU9
  62              		.loc 1 400 10 is_stmt 0 view .LVU10
  63 001a 394A     		ldr	r2, .L14+12
  64 001c 9342     		cmp	r3, r2
  65 001e 55D0     		beq	.L12
 401:Core/Src/tim.c ****   {
 402:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 403:Core/Src/tim.c **** 
 404:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 405:Core/Src/tim.c ****     /* TIM8 clock enable */
 406:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 407:Core/Src/tim.c **** 
 408:Core/Src/tim.c ****     /* TIM8 interrupt Init */
 409:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 410:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 411:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 414:Core/Src/tim.c ****   }
 415:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
  66              		.loc 1 415 8 is_stmt 1 view .LVU11
  67              		.loc 1 415 10 is_stmt 0 view .LVU12
  68 0020 384A     		ldr	r2, .L14+16
  69 0022 9342     		cmp	r3, r2
  70 0024 18D1     		bne	.L1
 416:Core/Src/tim.c ****   {
 417:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 418:Core/Src/tim.c **** 
 419:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 420:Core/Src/tim.c ****     /* TIM10 clock enable */
 421:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
  71              		.loc 1 421 5 is_stmt 1 view .LVU13
  72              	.LBB2:
  73              		.loc 1 421 5 view .LVU14
  74 0026 0023     		movs	r3, #0
  75 0028 0593     		str	r3, [sp, #20]
  76              		.loc 1 421 5 view .LVU15
  77 002a 374B     		ldr	r3, .L14+20
  78 002c 5A6C     		ldr	r2, [r3, #68]
  79 002e 42F40032 		orr	r2, r2, #131072
  80 0032 5A64     		str	r2, [r3, #68]
  81              		.loc 1 421 5 view .LVU16
  82 0034 5B6C     		ldr	r3, [r3, #68]
  83 0036 03F40033 		and	r3, r3, #131072
  84 003a 0593     		str	r3, [sp, #20]
  85              		.loc 1 421 5 view .LVU17
  86 003c 059B     		ldr	r3, [sp, #20]
  87              	.LBE2:
  88              		.loc 1 421 5 discriminator 1 view .LVU18
 422:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 425:Core/Src/tim.c ****   }
 426:Core/Src/tim.c **** }
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 10


  89              		.loc 1 426 1 is_stmt 0 view .LVU19
  90 003e 0BE0     		b	.L1
  91              	.L9:
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  92              		.loc 1 353 5 is_stmt 1 view .LVU20
  93              	.LBB3:
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  94              		.loc 1 353 5 view .LVU21
  95 0040 0023     		movs	r3, #0
  96 0042 0193     		str	r3, [sp, #4]
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  97              		.loc 1 353 5 view .LVU22
  98 0044 304B     		ldr	r3, .L14+20
  99 0046 5A6C     		ldr	r2, [r3, #68]
 100 0048 42F00102 		orr	r2, r2, #1
 101 004c 5A64     		str	r2, [r3, #68]
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 102              		.loc 1 353 5 view .LVU23
 103 004e 5B6C     		ldr	r3, [r3, #68]
 104 0050 03F00103 		and	r3, r3, #1
 105 0054 0193     		str	r3, [sp, #4]
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 106              		.loc 1 353 5 view .LVU24
 107 0056 019B     		ldr	r3, [sp, #4]
 108              	.LBE3:
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 109              		.loc 1 353 5 view .LVU25
 110              	.LVL1:
 111              	.L1:
 112              		.loc 1 426 1 is_stmt 0 view .LVU26
 113 0058 06B0     		add	sp, sp, #24
 114              	.LCFI2:
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 8
 117              		@ sp needed
 118 005a 10BD     		pop	{r4, pc}
 119              	.LVL2:
 120              	.L10:
 121              	.LCFI3:
 122              		.cfi_restore_state
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 123              		.loc 1 364 5 is_stmt 1 view .LVU27
 124              	.LBB4:
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 125              		.loc 1 364 5 view .LVU28
 126 005c 0023     		movs	r3, #0
 127 005e 0293     		str	r3, [sp, #8]
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 128              		.loc 1 364 5 view .LVU29
 129 0060 294B     		ldr	r3, .L14+20
 130 0062 1A6C     		ldr	r2, [r3, #64]
 131 0064 42F00202 		orr	r2, r2, #2
 132 0068 1A64     		str	r2, [r3, #64]
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 133              		.loc 1 364 5 view .LVU30
 134 006a 1B6C     		ldr	r3, [r3, #64]
 135 006c 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 11


 136 0070 0293     		str	r3, [sp, #8]
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 137              		.loc 1 364 5 view .LVU31
 138 0072 029B     		ldr	r3, [sp, #8]
 139              	.LBE4:
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 140              		.loc 1 364 5 view .LVU32
 141 0074 F0E7     		b	.L1
 142              	.L11:
 375:Core/Src/tim.c **** 
 143              		.loc 1 375 5 view .LVU33
 144              	.LBB5:
 375:Core/Src/tim.c **** 
 145              		.loc 1 375 5 view .LVU34
 146 0076 0023     		movs	r3, #0
 147 0078 0393     		str	r3, [sp, #12]
 375:Core/Src/tim.c **** 
 148              		.loc 1 375 5 view .LVU35
 149 007a 02F50C32 		add	r2, r2, #143360
 150 007e 116C     		ldr	r1, [r2, #64]
 151 0080 41F00401 		orr	r1, r1, #4
 152 0084 1164     		str	r1, [r2, #64]
 375:Core/Src/tim.c **** 
 153              		.loc 1 375 5 view .LVU36
 154 0086 126C     		ldr	r2, [r2, #64]
 155 0088 02F00402 		and	r2, r2, #4
 156 008c 0392     		str	r2, [sp, #12]
 375:Core/Src/tim.c **** 
 157              		.loc 1 375 5 view .LVU37
 158 008e 039A     		ldr	r2, [sp, #12]
 159              	.LBE5:
 375:Core/Src/tim.c **** 
 160              		.loc 1 375 5 view .LVU38
 379:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 161              		.loc 1 379 5 view .LVU39
 379:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 162              		.loc 1 379 28 is_stmt 0 view .LVU40
 163 0090 1E48     		ldr	r0, .L14+24
 164              	.LVL3:
 379:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 165              		.loc 1 379 28 view .LVU41
 166 0092 1F4A     		ldr	r2, .L14+28
 167 0094 0260     		str	r2, [r0]
 380:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 168              		.loc 1 380 5 is_stmt 1 view .LVU42
 380:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 169              		.loc 1 380 32 is_stmt 0 view .LVU43
 170 0096 4FF08062 		mov	r2, #67108864
 171 009a 4260     		str	r2, [r0, #4]
 381:Core/Src/tim.c ****     hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 172              		.loc 1 381 5 is_stmt 1 view .LVU44
 381:Core/Src/tim.c ****     hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 173              		.loc 1 381 34 is_stmt 0 view .LVU45
 174 009c 8360     		str	r3, [r0, #8]
 382:Core/Src/tim.c ****     hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 175              		.loc 1 382 5 is_stmt 1 view .LVU46
 382:Core/Src/tim.c ****     hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 12


 176              		.loc 1 382 34 is_stmt 0 view .LVU47
 177 009e C360     		str	r3, [r0, #12]
 383:Core/Src/tim.c ****     hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 178              		.loc 1 383 5 is_stmt 1 view .LVU48
 383:Core/Src/tim.c ****     hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 179              		.loc 1 383 31 is_stmt 0 view .LVU49
 180 00a0 4FF48062 		mov	r2, #1024
 181 00a4 0261     		str	r2, [r0, #16]
 384:Core/Src/tim.c ****     hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 182              		.loc 1 384 5 is_stmt 1 view .LVU50
 384:Core/Src/tim.c ****     hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 183              		.loc 1 384 44 is_stmt 0 view .LVU51
 184 00a6 4FF40062 		mov	r2, #2048
 185 00aa 4261     		str	r2, [r0, #20]
 385:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 186              		.loc 1 385 5 is_stmt 1 view .LVU52
 385:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 187              		.loc 1 385 41 is_stmt 0 view .LVU53
 188 00ac 4FF40052 		mov	r2, #8192
 189 00b0 8261     		str	r2, [r0, #24]
 386:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 190              		.loc 1 386 5 is_stmt 1 view .LVU54
 386:Core/Src/tim.c ****     hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 191              		.loc 1 386 29 is_stmt 0 view .LVU55
 192 00b2 C361     		str	r3, [r0, #28]
 387:Core/Src/tim.c ****     hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 193              		.loc 1 387 5 is_stmt 1 view .LVU56
 387:Core/Src/tim.c ****     hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 194              		.loc 1 387 33 is_stmt 0 view .LVU57
 195 00b4 0362     		str	r3, [r0, #32]
 388:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 196              		.loc 1 388 5 is_stmt 1 view .LVU58
 388:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 197              		.loc 1 388 33 is_stmt 0 view .LVU59
 198 00b6 4362     		str	r3, [r0, #36]
 389:Core/Src/tim.c ****     {
 199              		.loc 1 389 5 is_stmt 1 view .LVU60
 389:Core/Src/tim.c ****     {
 200              		.loc 1 389 9 is_stmt 0 view .LVU61
 201 00b8 FFF7FEFF 		bl	HAL_DMA_Init
 202              	.LVL4:
 389:Core/Src/tim.c ****     {
 203              		.loc 1 389 8 discriminator 1 view .LVU62
 204 00bc 18B9     		cbnz	r0, .L13
 205              	.L6:
 394:Core/Src/tim.c **** 
 206              		.loc 1 394 5 is_stmt 1 view .LVU63
 394:Core/Src/tim.c **** 
 207              		.loc 1 394 5 view .LVU64
 208 00be 134B     		ldr	r3, .L14+24
 209 00c0 E362     		str	r3, [r4, #44]
 394:Core/Src/tim.c **** 
 210              		.loc 1 394 5 view .LVU65
 211 00c2 9C63     		str	r4, [r3, #56]
 394:Core/Src/tim.c **** 
 212              		.loc 1 394 5 view .LVU66
 213 00c4 C8E7     		b	.L1
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 13


 214              	.L13:
 391:Core/Src/tim.c ****     }
 215              		.loc 1 391 7 view .LVU67
 216 00c6 FFF7FEFF 		bl	Error_Handler
 217              	.LVL5:
 218 00ca F8E7     		b	.L6
 219              	.LVL6:
 220              	.L12:
 406:Core/Src/tim.c **** 
 221              		.loc 1 406 5 view .LVU68
 222              	.LBB6:
 406:Core/Src/tim.c **** 
 223              		.loc 1 406 5 view .LVU69
 224 00cc 0022     		movs	r2, #0
 225 00ce 0492     		str	r2, [sp, #16]
 406:Core/Src/tim.c **** 
 226              		.loc 1 406 5 view .LVU70
 227 00d0 0D4B     		ldr	r3, .L14+20
 228 00d2 596C     		ldr	r1, [r3, #68]
 229 00d4 41F00201 		orr	r1, r1, #2
 230 00d8 5964     		str	r1, [r3, #68]
 406:Core/Src/tim.c **** 
 231              		.loc 1 406 5 view .LVU71
 232 00da 5B6C     		ldr	r3, [r3, #68]
 233 00dc 03F00203 		and	r3, r3, #2
 234 00e0 0493     		str	r3, [sp, #16]
 406:Core/Src/tim.c **** 
 235              		.loc 1 406 5 view .LVU72
 236 00e2 049B     		ldr	r3, [sp, #16]
 237              	.LBE6:
 406:Core/Src/tim.c **** 
 238              		.loc 1 406 5 view .LVU73
 409:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 239              		.loc 1 409 5 view .LVU74
 240 00e4 0521     		movs	r1, #5
 241 00e6 2D20     		movs	r0, #45
 242              	.LVL7:
 409:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 243              		.loc 1 409 5 is_stmt 0 view .LVU75
 244 00e8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 245              	.LVL8:
 410:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 246              		.loc 1 410 5 is_stmt 1 view .LVU76
 247 00ec 2D20     		movs	r0, #45
 248 00ee FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 249              	.LVL9:
 250 00f2 B1E7     		b	.L1
 251              	.L15:
 252              		.align	2
 253              	.L14:
 254 00f4 00000140 		.word	1073807360
 255 00f8 00040040 		.word	1073742848
 256 00fc 00080040 		.word	1073743872
 257 0100 00040140 		.word	1073808384
 258 0104 00440140 		.word	1073824768
 259 0108 00380240 		.word	1073887232
 260 010c 00000000 		.word	hdma_tim4_ch3
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 14


 261 0110 B8600240 		.word	1073897656
 262              		.cfi_endproc
 263              	.LFE244:
 265              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_TIM_MspPostInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_TIM_MspPostInit:
 273              	.LVL10:
 274              	.LFB245:
 427:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 428:Core/Src/tim.c **** {
 275              		.loc 1 428 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 48
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 428 1 is_stmt 0 view .LVU78
 280 0000 70B5     		push	{r4, r5, r6, lr}
 281              	.LCFI4:
 282              		.cfi_def_cfa_offset 16
 283              		.cfi_offset 4, -16
 284              		.cfi_offset 5, -12
 285              		.cfi_offset 6, -8
 286              		.cfi_offset 14, -4
 287 0002 8CB0     		sub	sp, sp, #48
 288              	.LCFI5:
 289              		.cfi_def_cfa_offset 64
 429:Core/Src/tim.c **** 
 430:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 290              		.loc 1 430 3 is_stmt 1 view .LVU79
 291              		.loc 1 430 20 is_stmt 0 view .LVU80
 292 0004 0023     		movs	r3, #0
 293 0006 0793     		str	r3, [sp, #28]
 294 0008 0893     		str	r3, [sp, #32]
 295 000a 0993     		str	r3, [sp, #36]
 296 000c 0A93     		str	r3, [sp, #40]
 297 000e 0B93     		str	r3, [sp, #44]
 431:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 298              		.loc 1 431 3 is_stmt 1 view .LVU81
 299              		.loc 1 431 15 is_stmt 0 view .LVU82
 300 0010 0368     		ldr	r3, [r0]
 301              		.loc 1 431 5 view .LVU83
 302 0012 4F4A     		ldr	r2, .L28
 303 0014 9342     		cmp	r3, r2
 304 0016 0DD0     		beq	.L23
 432:Core/Src/tim.c ****   {
 433:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 434:Core/Src/tim.c **** 
 435:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 436:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 437:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 438:Core/Src/tim.c ****     PE13     ------> TIM1_CH3
 439:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 440:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 441:Core/Src/tim.c ****     PE14     ------> TIM1_CH4
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 15


 442:Core/Src/tim.c ****     */
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14;
 444:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 447:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 448:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 449:Core/Src/tim.c **** 
 450:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 451:Core/Src/tim.c **** 
 452:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 453:Core/Src/tim.c ****   }
 454:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 305              		.loc 1 454 8 is_stmt 1 view .LVU84
 306              		.loc 1 454 10 is_stmt 0 view .LVU85
 307 0018 4E4A     		ldr	r2, .L28+4
 308 001a 9342     		cmp	r3, r2
 309 001c 23D0     		beq	.L24
 455:Core/Src/tim.c ****   {
 456:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 457:Core/Src/tim.c **** 
 458:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 459:Core/Src/tim.c **** 
 460:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 461:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 462:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 463:Core/Src/tim.c ****     */
 464:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 465:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 467:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 468:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 469:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 470:Core/Src/tim.c **** 
 471:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 472:Core/Src/tim.c **** 
 473:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 474:Core/Src/tim.c ****   }
 475:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 310              		.loc 1 475 8 is_stmt 1 view .LVU86
 311              		.loc 1 475 10 is_stmt 0 view .LVU87
 312 001e 4E4A     		ldr	r2, .L28+8
 313 0020 9342     		cmp	r3, r2
 314 0022 37D0     		beq	.L25
 476:Core/Src/tim.c ****   {
 477:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 478:Core/Src/tim.c **** 
 479:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 482:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 483:Core/Src/tim.c ****     PD14     ------> TIM4_CH3
 484:Core/Src/tim.c ****     */
 485:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 486:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 487:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 488:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 16


 489:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 490:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 491:Core/Src/tim.c **** 
 492:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 493:Core/Src/tim.c **** 
 494:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 495:Core/Src/tim.c ****   }
 496:Core/Src/tim.c ****   else if(timHandle->Instance==TIM8)
 315              		.loc 1 496 8 is_stmt 1 view .LVU88
 316              		.loc 1 496 10 is_stmt 0 view .LVU89
 317 0024 4D4A     		ldr	r2, .L28+12
 318 0026 9342     		cmp	r3, r2
 319 0028 4CD0     		beq	.L26
 497:Core/Src/tim.c ****   {
 498:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 499:Core/Src/tim.c **** 
 500:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 501:Core/Src/tim.c **** 
 502:Core/Src/tim.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 503:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 504:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 505:Core/Src/tim.c ****     PI7     ------> TIM8_CH3
 506:Core/Src/tim.c ****     PI6     ------> TIM8_CH2
 507:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 508:Core/Src/tim.c ****     */
 509:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 510:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 511:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 512:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 513:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 514:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 515:Core/Src/tim.c **** 
 516:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 517:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 518:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 519:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 520:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 521:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 522:Core/Src/tim.c **** 
 523:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 524:Core/Src/tim.c **** 
 525:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 526:Core/Src/tim.c ****   }
 527:Core/Src/tim.c ****   else if(timHandle->Instance==TIM10)
 320              		.loc 1 527 8 is_stmt 1 view .LVU90
 321              		.loc 1 527 10 is_stmt 0 view .LVU91
 322 002a 4D4A     		ldr	r2, .L28+16
 323 002c 9342     		cmp	r3, r2
 324 002e 75D0     		beq	.L27
 325              	.LVL11:
 326              	.L16:
 528:Core/Src/tim.c ****   {
 529:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 0 */
 530:Core/Src/tim.c **** 
 531:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 0 */
 532:Core/Src/tim.c **** 
 533:Core/Src/tim.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 17


 534:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 535:Core/Src/tim.c ****     PF6     ------> TIM10_CH1
 536:Core/Src/tim.c ****     */
 537:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 538:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 539:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 540:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 541:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 542:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 543:Core/Src/tim.c **** 
 544:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 1 */
 545:Core/Src/tim.c **** 
 546:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 1 */
 547:Core/Src/tim.c ****   }
 548:Core/Src/tim.c **** 
 549:Core/Src/tim.c **** }
 327              		.loc 1 549 1 view .LVU92
 328 0030 0CB0     		add	sp, sp, #48
 329              	.LCFI6:
 330              		.cfi_remember_state
 331              		.cfi_def_cfa_offset 16
 332              		@ sp needed
 333 0032 70BD     		pop	{r4, r5, r6, pc}
 334              	.LVL12:
 335              	.L23:
 336              	.LCFI7:
 337              		.cfi_restore_state
 436:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 338              		.loc 1 436 5 is_stmt 1 view .LVU93
 339              	.LBB7:
 436:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 340              		.loc 1 436 5 view .LVU94
 341 0034 0023     		movs	r3, #0
 342 0036 0193     		str	r3, [sp, #4]
 436:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 343              		.loc 1 436 5 view .LVU95
 344 0038 4A4B     		ldr	r3, .L28+20
 345 003a 1A6B     		ldr	r2, [r3, #48]
 346 003c 42F01002 		orr	r2, r2, #16
 347 0040 1A63     		str	r2, [r3, #48]
 436:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 348              		.loc 1 436 5 view .LVU96
 349 0042 1B6B     		ldr	r3, [r3, #48]
 350 0044 03F01003 		and	r3, r3, #16
 351 0048 0193     		str	r3, [sp, #4]
 436:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 352              		.loc 1 436 5 view .LVU97
 353 004a 019B     		ldr	r3, [sp, #4]
 354              	.LBE7:
 436:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 355              		.loc 1 436 5 view .LVU98
 443:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 356              		.loc 1 443 5 view .LVU99
 443:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 357              		.loc 1 443 25 is_stmt 0 view .LVU100
 358 004c 4FF4D443 		mov	r3, #27136
 359 0050 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 18


 444:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 360              		.loc 1 444 5 is_stmt 1 view .LVU101
 444:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 361              		.loc 1 444 26 is_stmt 0 view .LVU102
 362 0052 0223     		movs	r3, #2
 363 0054 0893     		str	r3, [sp, #32]
 445:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 364              		.loc 1 445 5 is_stmt 1 view .LVU103
 446:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 365              		.loc 1 446 5 view .LVU104
 446:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 366              		.loc 1 446 27 is_stmt 0 view .LVU105
 367 0056 0A93     		str	r3, [sp, #40]
 447:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 368              		.loc 1 447 5 is_stmt 1 view .LVU106
 447:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 369              		.loc 1 447 31 is_stmt 0 view .LVU107
 370 0058 0123     		movs	r3, #1
 371 005a 0B93     		str	r3, [sp, #44]
 448:Core/Src/tim.c **** 
 372              		.loc 1 448 5 is_stmt 1 view .LVU108
 373 005c 07A9     		add	r1, sp, #28
 374 005e 4248     		ldr	r0, .L28+24
 375              	.LVL13:
 448:Core/Src/tim.c **** 
 376              		.loc 1 448 5 is_stmt 0 view .LVU109
 377 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 378              	.LVL14:
 379 0064 E4E7     		b	.L16
 380              	.LVL15:
 381              	.L24:
 460:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 382              		.loc 1 460 5 is_stmt 1 view .LVU110
 383              	.LBB8:
 460:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 384              		.loc 1 460 5 view .LVU111
 385 0066 0023     		movs	r3, #0
 386 0068 0293     		str	r3, [sp, #8]
 460:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 387              		.loc 1 460 5 view .LVU112
 388 006a 3E4B     		ldr	r3, .L28+20
 389 006c 1A6B     		ldr	r2, [r3, #48]
 390 006e 42F00402 		orr	r2, r2, #4
 391 0072 1A63     		str	r2, [r3, #48]
 460:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 392              		.loc 1 460 5 view .LVU113
 393 0074 1B6B     		ldr	r3, [r3, #48]
 394 0076 03F00403 		and	r3, r3, #4
 395 007a 0293     		str	r3, [sp, #8]
 460:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 396              		.loc 1 460 5 view .LVU114
 397 007c 029B     		ldr	r3, [sp, #8]
 398              	.LBE8:
 460:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 399              		.loc 1 460 5 view .LVU115
 464:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 400              		.loc 1 464 5 view .LVU116
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 19


 464:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 401              		.loc 1 464 25 is_stmt 0 view .LVU117
 402 007e 4FF48073 		mov	r3, #256
 403 0082 0793     		str	r3, [sp, #28]
 465:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 404              		.loc 1 465 5 is_stmt 1 view .LVU118
 465:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 405              		.loc 1 465 26 is_stmt 0 view .LVU119
 406 0084 0223     		movs	r3, #2
 407 0086 0893     		str	r3, [sp, #32]
 466:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 408              		.loc 1 466 5 is_stmt 1 view .LVU120
 467:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 409              		.loc 1 467 5 view .LVU121
 468:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 410              		.loc 1 468 5 view .LVU122
 468:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 411              		.loc 1 468 31 is_stmt 0 view .LVU123
 412 0088 0B93     		str	r3, [sp, #44]
 469:Core/Src/tim.c **** 
 413              		.loc 1 469 5 is_stmt 1 view .LVU124
 414 008a 07A9     		add	r1, sp, #28
 415 008c 3748     		ldr	r0, .L28+28
 416              	.LVL16:
 469:Core/Src/tim.c **** 
 417              		.loc 1 469 5 is_stmt 0 view .LVU125
 418 008e FFF7FEFF 		bl	HAL_GPIO_Init
 419              	.LVL17:
 420 0092 CDE7     		b	.L16
 421              	.LVL18:
 422              	.L25:
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 423              		.loc 1 481 5 is_stmt 1 view .LVU126
 424              	.LBB9:
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 425              		.loc 1 481 5 view .LVU127
 426 0094 0023     		movs	r3, #0
 427 0096 0393     		str	r3, [sp, #12]
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 428              		.loc 1 481 5 view .LVU128
 429 0098 324B     		ldr	r3, .L28+20
 430 009a 1A6B     		ldr	r2, [r3, #48]
 431 009c 42F00802 		orr	r2, r2, #8
 432 00a0 1A63     		str	r2, [r3, #48]
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 433              		.loc 1 481 5 view .LVU129
 434 00a2 1B6B     		ldr	r3, [r3, #48]
 435 00a4 03F00803 		and	r3, r3, #8
 436 00a8 0393     		str	r3, [sp, #12]
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 437              		.loc 1 481 5 view .LVU130
 438 00aa 039B     		ldr	r3, [sp, #12]
 439              	.LBE9:
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 440              		.loc 1 481 5 view .LVU131
 485:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 441              		.loc 1 485 5 view .LVU132
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 20


 485:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442              		.loc 1 485 25 is_stmt 0 view .LVU133
 443 00ac 4FF48043 		mov	r3, #16384
 444 00b0 0793     		str	r3, [sp, #28]
 486:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445              		.loc 1 486 5 is_stmt 1 view .LVU134
 486:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446              		.loc 1 486 26 is_stmt 0 view .LVU135
 447 00b2 0223     		movs	r3, #2
 448 00b4 0893     		str	r3, [sp, #32]
 487:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 449              		.loc 1 487 5 is_stmt 1 view .LVU136
 488:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 450              		.loc 1 488 5 view .LVU137
 488:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 451              		.loc 1 488 27 is_stmt 0 view .LVU138
 452 00b6 0A93     		str	r3, [sp, #40]
 489:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 453              		.loc 1 489 5 is_stmt 1 view .LVU139
 489:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 454              		.loc 1 489 31 is_stmt 0 view .LVU140
 455 00b8 0B93     		str	r3, [sp, #44]
 490:Core/Src/tim.c **** 
 456              		.loc 1 490 5 is_stmt 1 view .LVU141
 457 00ba 07A9     		add	r1, sp, #28
 458 00bc 2C48     		ldr	r0, .L28+32
 459              	.LVL19:
 490:Core/Src/tim.c **** 
 460              		.loc 1 490 5 is_stmt 0 view .LVU142
 461 00be FFF7FEFF 		bl	HAL_GPIO_Init
 462              	.LVL20:
 463 00c2 B5E7     		b	.L16
 464              	.LVL21:
 465              	.L26:
 502:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 466              		.loc 1 502 5 is_stmt 1 view .LVU143
 467              	.LBB10:
 502:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 468              		.loc 1 502 5 view .LVU144
 469 00c4 0025     		movs	r5, #0
 470 00c6 0495     		str	r5, [sp, #16]
 502:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 471              		.loc 1 502 5 view .LVU145
 472 00c8 264B     		ldr	r3, .L28+20
 473 00ca 1A6B     		ldr	r2, [r3, #48]
 474 00cc 42F48072 		orr	r2, r2, #256
 475 00d0 1A63     		str	r2, [r3, #48]
 502:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 476              		.loc 1 502 5 view .LVU146
 477 00d2 1A6B     		ldr	r2, [r3, #48]
 478 00d4 02F48072 		and	r2, r2, #256
 479 00d8 0492     		str	r2, [sp, #16]
 502:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 480              		.loc 1 502 5 view .LVU147
 481 00da 049A     		ldr	r2, [sp, #16]
 482              	.LBE10:
 502:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 21


 483              		.loc 1 502 5 view .LVU148
 503:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 484              		.loc 1 503 5 view .LVU149
 485              	.LBB11:
 503:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 486              		.loc 1 503 5 view .LVU150
 487 00dc 0595     		str	r5, [sp, #20]
 503:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 488              		.loc 1 503 5 view .LVU151
 489 00de 1A6B     		ldr	r2, [r3, #48]
 490 00e0 42F00402 		orr	r2, r2, #4
 491 00e4 1A63     		str	r2, [r3, #48]
 503:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 492              		.loc 1 503 5 view .LVU152
 493 00e6 1B6B     		ldr	r3, [r3, #48]
 494 00e8 03F00403 		and	r3, r3, #4
 495 00ec 0593     		str	r3, [sp, #20]
 503:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 496              		.loc 1 503 5 view .LVU153
 497 00ee 059B     		ldr	r3, [sp, #20]
 498              	.LBE11:
 503:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 499              		.loc 1 503 5 view .LVU154
 509:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 500              		.loc 1 509 5 view .LVU155
 509:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 501              		.loc 1 509 25 is_stmt 0 view .LVU156
 502 00f0 C023     		movs	r3, #192
 503 00f2 0793     		str	r3, [sp, #28]
 510:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 504              		.loc 1 510 5 is_stmt 1 view .LVU157
 510:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 505              		.loc 1 510 26 is_stmt 0 view .LVU158
 506 00f4 0224     		movs	r4, #2
 507 00f6 0894     		str	r4, [sp, #32]
 511:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 508              		.loc 1 511 5 is_stmt 1 view .LVU159
 512:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 509              		.loc 1 512 5 view .LVU160
 512:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 510              		.loc 1 512 27 is_stmt 0 view .LVU161
 511 00f8 0A94     		str	r4, [sp, #40]
 513:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 512              		.loc 1 513 5 is_stmt 1 view .LVU162
 513:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 513              		.loc 1 513 31 is_stmt 0 view .LVU163
 514 00fa 0326     		movs	r6, #3
 515 00fc 0B96     		str	r6, [sp, #44]
 514:Core/Src/tim.c **** 
 516              		.loc 1 514 5 is_stmt 1 view .LVU164
 517 00fe 07A9     		add	r1, sp, #28
 518 0100 1C48     		ldr	r0, .L28+36
 519              	.LVL22:
 514:Core/Src/tim.c **** 
 520              		.loc 1 514 5 is_stmt 0 view .LVU165
 521 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 522              	.LVL23:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 22


 516:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 523              		.loc 1 516 5 is_stmt 1 view .LVU166
 516:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 524              		.loc 1 516 25 is_stmt 0 view .LVU167
 525 0106 4023     		movs	r3, #64
 526 0108 0793     		str	r3, [sp, #28]
 517:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 527              		.loc 1 517 5 is_stmt 1 view .LVU168
 517:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 528              		.loc 1 517 26 is_stmt 0 view .LVU169
 529 010a 0894     		str	r4, [sp, #32]
 518:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 530              		.loc 1 518 5 is_stmt 1 view .LVU170
 518:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 531              		.loc 1 518 26 is_stmt 0 view .LVU171
 532 010c 0995     		str	r5, [sp, #36]
 519:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 533              		.loc 1 519 5 is_stmt 1 view .LVU172
 519:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 534              		.loc 1 519 27 is_stmt 0 view .LVU173
 535 010e 0A94     		str	r4, [sp, #40]
 520:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 536              		.loc 1 520 5 is_stmt 1 view .LVU174
 520:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 537              		.loc 1 520 31 is_stmt 0 view .LVU175
 538 0110 0B96     		str	r6, [sp, #44]
 521:Core/Src/tim.c **** 
 539              		.loc 1 521 5 is_stmt 1 view .LVU176
 540 0112 07A9     		add	r1, sp, #28
 541 0114 1548     		ldr	r0, .L28+28
 542 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 543              	.LVL24:
 544 011a 89E7     		b	.L16
 545              	.LVL25:
 546              	.L27:
 533:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 547              		.loc 1 533 5 view .LVU177
 548              	.LBB12:
 533:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 549              		.loc 1 533 5 view .LVU178
 550 011c 0023     		movs	r3, #0
 551 011e 0693     		str	r3, [sp, #24]
 533:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 552              		.loc 1 533 5 view .LVU179
 553 0120 104B     		ldr	r3, .L28+20
 554 0122 1A6B     		ldr	r2, [r3, #48]
 555 0124 42F02002 		orr	r2, r2, #32
 556 0128 1A63     		str	r2, [r3, #48]
 533:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 557              		.loc 1 533 5 view .LVU180
 558 012a 1B6B     		ldr	r3, [r3, #48]
 559 012c 03F02003 		and	r3, r3, #32
 560 0130 0693     		str	r3, [sp, #24]
 533:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 561              		.loc 1 533 5 view .LVU181
 562 0132 069B     		ldr	r3, [sp, #24]
 563              	.LBE12:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 23


 533:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 564              		.loc 1 533 5 view .LVU182
 537:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 565              		.loc 1 537 5 view .LVU183
 537:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 566              		.loc 1 537 25 is_stmt 0 view .LVU184
 567 0134 4023     		movs	r3, #64
 568 0136 0793     		str	r3, [sp, #28]
 538:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 569              		.loc 1 538 5 is_stmt 1 view .LVU185
 538:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 570              		.loc 1 538 26 is_stmt 0 view .LVU186
 571 0138 0223     		movs	r3, #2
 572 013a 0893     		str	r3, [sp, #32]
 539:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 573              		.loc 1 539 5 is_stmt 1 view .LVU187
 540:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 574              		.loc 1 540 5 view .LVU188
 540:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 575              		.loc 1 540 27 is_stmt 0 view .LVU189
 576 013c 0123     		movs	r3, #1
 577 013e 0A93     		str	r3, [sp, #40]
 541:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 578              		.loc 1 541 5 is_stmt 1 view .LVU190
 541:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 579              		.loc 1 541 31 is_stmt 0 view .LVU191
 580 0140 0323     		movs	r3, #3
 581 0142 0B93     		str	r3, [sp, #44]
 542:Core/Src/tim.c **** 
 582              		.loc 1 542 5 is_stmt 1 view .LVU192
 583 0144 07A9     		add	r1, sp, #28
 584 0146 0C48     		ldr	r0, .L28+40
 585              	.LVL26:
 542:Core/Src/tim.c **** 
 586              		.loc 1 542 5 is_stmt 0 view .LVU193
 587 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 588              	.LVL27:
 589              		.loc 1 549 1 view .LVU194
 590 014c 70E7     		b	.L16
 591              	.L29:
 592 014e 00BF     		.align	2
 593              	.L28:
 594 0150 00000140 		.word	1073807360
 595 0154 00040040 		.word	1073742848
 596 0158 00080040 		.word	1073743872
 597 015c 00040140 		.word	1073808384
 598 0160 00440140 		.word	1073824768
 599 0164 00380240 		.word	1073887232
 600 0168 00100240 		.word	1073876992
 601 016c 00080240 		.word	1073874944
 602 0170 000C0240 		.word	1073875968
 603 0174 00200240 		.word	1073881088
 604 0178 00140240 		.word	1073878016
 605              		.cfi_endproc
 606              	.LFE245:
 608              		.section	.text.MX_TIM1_Init,"ax",%progbits
 609              		.align	1
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 24


 610              		.global	MX_TIM1_Init
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 615              	MX_TIM1_Init:
 616              	.LFB239:
  36:Core/Src/tim.c **** 
 617              		.loc 1 36 1 is_stmt 1 view -0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 88
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621 0000 10B5     		push	{r4, lr}
 622              	.LCFI8:
 623              		.cfi_def_cfa_offset 8
 624              		.cfi_offset 4, -8
 625              		.cfi_offset 14, -4
 626 0002 96B0     		sub	sp, sp, #88
 627              	.LCFI9:
 628              		.cfi_def_cfa_offset 96
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 629              		.loc 1 42 3 view .LVU196
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 630              		.loc 1 42 26 is_stmt 0 view .LVU197
 631 0004 0024     		movs	r4, #0
 632 0006 1294     		str	r4, [sp, #72]
 633 0008 1394     		str	r4, [sp, #76]
 634 000a 1494     		str	r4, [sp, #80]
 635 000c 1594     		str	r4, [sp, #84]
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 636              		.loc 1 43 3 is_stmt 1 view .LVU198
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 637              		.loc 1 43 27 is_stmt 0 view .LVU199
 638 000e 1094     		str	r4, [sp, #64]
 639 0010 1194     		str	r4, [sp, #68]
  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 640              		.loc 1 44 3 is_stmt 1 view .LVU200
  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 641              		.loc 1 44 22 is_stmt 0 view .LVU201
 642 0012 0994     		str	r4, [sp, #36]
 643 0014 0A94     		str	r4, [sp, #40]
 644 0016 0B94     		str	r4, [sp, #44]
 645 0018 0C94     		str	r4, [sp, #48]
 646 001a 0D94     		str	r4, [sp, #52]
 647 001c 0E94     		str	r4, [sp, #56]
 648 001e 0F94     		str	r4, [sp, #60]
  45:Core/Src/tim.c **** 
 649              		.loc 1 45 3 is_stmt 1 view .LVU202
  45:Core/Src/tim.c **** 
 650              		.loc 1 45 34 is_stmt 0 view .LVU203
 651 0020 2022     		movs	r2, #32
 652 0022 2146     		mov	r1, r4
 653 0024 01A8     		add	r0, sp, #4
 654 0026 FFF7FEFF 		bl	memset
 655              	.LVL28:
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 656              		.loc 1 50 3 is_stmt 1 view .LVU204
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 25


 657              		.loc 1 50 18 is_stmt 0 view .LVU205
 658 002a 3B48     		ldr	r0, .L50
 659 002c 3B4B     		ldr	r3, .L50+4
 660 002e 0360     		str	r3, [r0]
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 661              		.loc 1 51 3 is_stmt 1 view .LVU206
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 662              		.loc 1 51 24 is_stmt 0 view .LVU207
 663 0030 4460     		str	r4, [r0, #4]
  52:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 664              		.loc 1 52 3 is_stmt 1 view .LVU208
  52:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 665              		.loc 1 52 26 is_stmt 0 view .LVU209
 666 0032 8460     		str	r4, [r0, #8]
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 667              		.loc 1 53 3 is_stmt 1 view .LVU210
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 668              		.loc 1 53 21 is_stmt 0 view .LVU211
 669 0034 4FF6FF73 		movw	r3, #65535
 670 0038 C360     		str	r3, [r0, #12]
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 671              		.loc 1 54 3 is_stmt 1 view .LVU212
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 672              		.loc 1 54 28 is_stmt 0 view .LVU213
 673 003a 0461     		str	r4, [r0, #16]
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 674              		.loc 1 55 3 is_stmt 1 view .LVU214
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 675              		.loc 1 55 32 is_stmt 0 view .LVU215
 676 003c 4461     		str	r4, [r0, #20]
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 677              		.loc 1 56 3 is_stmt 1 view .LVU216
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 678              		.loc 1 56 32 is_stmt 0 view .LVU217
 679 003e 8461     		str	r4, [r0, #24]
  57:Core/Src/tim.c ****   {
 680              		.loc 1 57 3 is_stmt 1 view .LVU218
  57:Core/Src/tim.c ****   {
 681              		.loc 1 57 7 is_stmt 0 view .LVU219
 682 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 683              	.LVL29:
  57:Core/Src/tim.c ****   {
 684              		.loc 1 57 6 discriminator 1 view .LVU220
 685 0044 0028     		cmp	r0, #0
 686 0046 4BD1     		bne	.L41
 687              	.L31:
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 688              		.loc 1 61 3 is_stmt 1 view .LVU221
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 689              		.loc 1 61 34 is_stmt 0 view .LVU222
 690 0048 4FF48053 		mov	r3, #4096
 691 004c 1293     		str	r3, [sp, #72]
  62:Core/Src/tim.c ****   {
 692              		.loc 1 62 3 is_stmt 1 view .LVU223
  62:Core/Src/tim.c ****   {
 693              		.loc 1 62 7 is_stmt 0 view .LVU224
 694 004e 12A9     		add	r1, sp, #72
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 26


 695 0050 3148     		ldr	r0, .L50
 696 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 697              	.LVL30:
  62:Core/Src/tim.c ****   {
 698              		.loc 1 62 6 discriminator 1 view .LVU225
 699 0056 0028     		cmp	r0, #0
 700 0058 45D1     		bne	.L42
 701              	.L32:
  66:Core/Src/tim.c ****   {
 702              		.loc 1 66 3 is_stmt 1 view .LVU226
  66:Core/Src/tim.c ****   {
 703              		.loc 1 66 7 is_stmt 0 view .LVU227
 704 005a 2F48     		ldr	r0, .L50
 705 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 706              	.LVL31:
  66:Core/Src/tim.c ****   {
 707              		.loc 1 66 6 discriminator 1 view .LVU228
 708 0060 0028     		cmp	r0, #0
 709 0062 43D1     		bne	.L43
 710              	.L33:
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 711              		.loc 1 70 3 is_stmt 1 view .LVU229
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 712              		.loc 1 70 37 is_stmt 0 view .LVU230
 713 0064 0023     		movs	r3, #0
 714 0066 1093     		str	r3, [sp, #64]
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 715              		.loc 1 71 3 is_stmt 1 view .LVU231
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 716              		.loc 1 71 33 is_stmt 0 view .LVU232
 717 0068 1193     		str	r3, [sp, #68]
  72:Core/Src/tim.c ****   {
 718              		.loc 1 72 3 is_stmt 1 view .LVU233
  72:Core/Src/tim.c ****   {
 719              		.loc 1 72 7 is_stmt 0 view .LVU234
 720 006a 10A9     		add	r1, sp, #64
 721 006c 2A48     		ldr	r0, .L50
 722 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 723              	.LVL32:
  72:Core/Src/tim.c ****   {
 724              		.loc 1 72 6 discriminator 1 view .LVU235
 725 0072 0028     		cmp	r0, #0
 726 0074 3DD1     		bne	.L44
 727              	.L34:
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 728              		.loc 1 76 3 is_stmt 1 view .LVU236
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 729              		.loc 1 76 20 is_stmt 0 view .LVU237
 730 0076 6023     		movs	r3, #96
 731 0078 0993     		str	r3, [sp, #36]
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 732              		.loc 1 77 3 is_stmt 1 view .LVU238
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 733              		.loc 1 77 19 is_stmt 0 view .LVU239
 734 007a 0022     		movs	r2, #0
 735 007c 0A92     		str	r2, [sp, #40]
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 27


 736              		.loc 1 78 3 is_stmt 1 view .LVU240
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 737              		.loc 1 78 24 is_stmt 0 view .LVU241
 738 007e 0B92     		str	r2, [sp, #44]
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 739              		.loc 1 79 3 is_stmt 1 view .LVU242
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 740              		.loc 1 79 25 is_stmt 0 view .LVU243
 741 0080 0C92     		str	r2, [sp, #48]
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 742              		.loc 1 80 3 is_stmt 1 view .LVU244
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 743              		.loc 1 80 24 is_stmt 0 view .LVU245
 744 0082 0D92     		str	r2, [sp, #52]
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 745              		.loc 1 81 3 is_stmt 1 view .LVU246
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 746              		.loc 1 81 25 is_stmt 0 view .LVU247
 747 0084 0E92     		str	r2, [sp, #56]
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 748              		.loc 1 82 3 is_stmt 1 view .LVU248
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 749              		.loc 1 82 26 is_stmt 0 view .LVU249
 750 0086 0F92     		str	r2, [sp, #60]
  83:Core/Src/tim.c ****   {
 751              		.loc 1 83 3 is_stmt 1 view .LVU250
  83:Core/Src/tim.c ****   {
 752              		.loc 1 83 7 is_stmt 0 view .LVU251
 753 0088 09A9     		add	r1, sp, #36
 754 008a 2348     		ldr	r0, .L50
 755 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 756              	.LVL33:
  83:Core/Src/tim.c ****   {
 757              		.loc 1 83 6 discriminator 1 view .LVU252
 758 0090 0028     		cmp	r0, #0
 759 0092 31D1     		bne	.L45
 760              	.L35:
  87:Core/Src/tim.c ****   {
 761              		.loc 1 87 3 is_stmt 1 view .LVU253
  87:Core/Src/tim.c ****   {
 762              		.loc 1 87 7 is_stmt 0 view .LVU254
 763 0094 0422     		movs	r2, #4
 764 0096 09A9     		add	r1, sp, #36
 765 0098 1F48     		ldr	r0, .L50
 766 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 767              	.LVL34:
  87:Core/Src/tim.c ****   {
 768              		.loc 1 87 6 discriminator 1 view .LVU255
 769 009e 70BB     		cbnz	r0, .L46
 770              	.L36:
  91:Core/Src/tim.c ****   {
 771              		.loc 1 91 3 is_stmt 1 view .LVU256
  91:Core/Src/tim.c ****   {
 772              		.loc 1 91 7 is_stmt 0 view .LVU257
 773 00a0 0822     		movs	r2, #8
 774 00a2 09A9     		add	r1, sp, #36
 775 00a4 1C48     		ldr	r0, .L50
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 28


 776 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 777              	.LVL35:
  91:Core/Src/tim.c ****   {
 778              		.loc 1 91 6 discriminator 1 view .LVU258
 779 00aa 58BB     		cbnz	r0, .L47
 780              	.L37:
  95:Core/Src/tim.c ****   {
 781              		.loc 1 95 3 is_stmt 1 view .LVU259
  95:Core/Src/tim.c ****   {
 782              		.loc 1 95 7 is_stmt 0 view .LVU260
 783 00ac 0C22     		movs	r2, #12
 784 00ae 09A9     		add	r1, sp, #36
 785 00b0 1948     		ldr	r0, .L50
 786 00b2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 787              	.LVL36:
  95:Core/Src/tim.c ****   {
 788              		.loc 1 95 6 discriminator 1 view .LVU261
 789 00b6 40BB     		cbnz	r0, .L48
 790              	.L38:
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 791              		.loc 1 99 3 is_stmt 1 view .LVU262
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 792              		.loc 1 99 40 is_stmt 0 view .LVU263
 793 00b8 0023     		movs	r3, #0
 794 00ba 0193     		str	r3, [sp, #4]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 795              		.loc 1 100 3 is_stmt 1 view .LVU264
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 796              		.loc 1 100 41 is_stmt 0 view .LVU265
 797 00bc 0293     		str	r3, [sp, #8]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 798              		.loc 1 101 3 is_stmt 1 view .LVU266
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 799              		.loc 1 101 34 is_stmt 0 view .LVU267
 800 00be 0393     		str	r3, [sp, #12]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 801              		.loc 1 102 3 is_stmt 1 view .LVU268
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 802              		.loc 1 102 33 is_stmt 0 view .LVU269
 803 00c0 0493     		str	r3, [sp, #16]
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 804              		.loc 1 103 3 is_stmt 1 view .LVU270
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 805              		.loc 1 103 35 is_stmt 0 view .LVU271
 806 00c2 0593     		str	r3, [sp, #20]
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 807              		.loc 1 104 3 is_stmt 1 view .LVU272
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 808              		.loc 1 104 38 is_stmt 0 view .LVU273
 809 00c4 4FF40052 		mov	r2, #8192
 810 00c8 0692     		str	r2, [sp, #24]
 105:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 811              		.loc 1 105 3 is_stmt 1 view .LVU274
 105:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 812              		.loc 1 105 40 is_stmt 0 view .LVU275
 813 00ca 0893     		str	r3, [sp, #32]
 106:Core/Src/tim.c ****   {
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 29


 814              		.loc 1 106 3 is_stmt 1 view .LVU276
 106:Core/Src/tim.c ****   {
 815              		.loc 1 106 7 is_stmt 0 view .LVU277
 816 00cc 01A9     		add	r1, sp, #4
 817 00ce 1248     		ldr	r0, .L50
 818 00d0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 819              	.LVL37:
 106:Core/Src/tim.c ****   {
 820              		.loc 1 106 6 discriminator 1 view .LVU278
 821 00d4 E0B9     		cbnz	r0, .L49
 822              	.L39:
 113:Core/Src/tim.c **** 
 823              		.loc 1 113 3 is_stmt 1 view .LVU279
 824 00d6 1048     		ldr	r0, .L50
 825 00d8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 826              	.LVL38:
 115:Core/Src/tim.c **** /* TIM3 init function */
 827              		.loc 1 115 1 is_stmt 0 view .LVU280
 828 00dc 16B0     		add	sp, sp, #88
 829              	.LCFI10:
 830              		.cfi_remember_state
 831              		.cfi_def_cfa_offset 8
 832              		@ sp needed
 833 00de 10BD     		pop	{r4, pc}
 834              	.L41:
 835              	.LCFI11:
 836              		.cfi_restore_state
  59:Core/Src/tim.c ****   }
 837              		.loc 1 59 5 is_stmt 1 view .LVU281
 838 00e0 FFF7FEFF 		bl	Error_Handler
 839              	.LVL39:
 840 00e4 B0E7     		b	.L31
 841              	.L42:
  64:Core/Src/tim.c ****   }
 842              		.loc 1 64 5 view .LVU282
 843 00e6 FFF7FEFF 		bl	Error_Handler
 844              	.LVL40:
 845 00ea B6E7     		b	.L32
 846              	.L43:
  68:Core/Src/tim.c ****   }
 847              		.loc 1 68 5 view .LVU283
 848 00ec FFF7FEFF 		bl	Error_Handler
 849              	.LVL41:
 850 00f0 B8E7     		b	.L33
 851              	.L44:
  74:Core/Src/tim.c ****   }
 852              		.loc 1 74 5 view .LVU284
 853 00f2 FFF7FEFF 		bl	Error_Handler
 854              	.LVL42:
 855 00f6 BEE7     		b	.L34
 856              	.L45:
  85:Core/Src/tim.c ****   }
 857              		.loc 1 85 5 view .LVU285
 858 00f8 FFF7FEFF 		bl	Error_Handler
 859              	.LVL43:
 860 00fc CAE7     		b	.L35
 861              	.L46:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 30


  89:Core/Src/tim.c ****   }
 862              		.loc 1 89 5 view .LVU286
 863 00fe FFF7FEFF 		bl	Error_Handler
 864              	.LVL44:
 865 0102 CDE7     		b	.L36
 866              	.L47:
  93:Core/Src/tim.c ****   }
 867              		.loc 1 93 5 view .LVU287
 868 0104 FFF7FEFF 		bl	Error_Handler
 869              	.LVL45:
 870 0108 D0E7     		b	.L37
 871              	.L48:
  97:Core/Src/tim.c ****   }
 872              		.loc 1 97 5 view .LVU288
 873 010a FFF7FEFF 		bl	Error_Handler
 874              	.LVL46:
 875 010e D3E7     		b	.L38
 876              	.L49:
 108:Core/Src/tim.c ****   }
 877              		.loc 1 108 5 view .LVU289
 878 0110 FFF7FEFF 		bl	Error_Handler
 879              	.LVL47:
 880 0114 DFE7     		b	.L39
 881              	.L51:
 882 0116 00BF     		.align	2
 883              	.L50:
 884 0118 00000000 		.word	htim1
 885 011c 00000140 		.word	1073807360
 886              		.cfi_endproc
 887              	.LFE239:
 889              		.section	.text.MX_TIM3_Init,"ax",%progbits
 890              		.align	1
 891              		.global	MX_TIM3_Init
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 896              	MX_TIM3_Init:
 897              	.LFB240:
 118:Core/Src/tim.c **** 
 898              		.loc 1 118 1 view -0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 56
 901              		@ frame_needed = 0, uses_anonymous_args = 0
 902 0000 00B5     		push	{lr}
 903              	.LCFI12:
 904              		.cfi_def_cfa_offset 4
 905              		.cfi_offset 14, -4
 906 0002 8FB0     		sub	sp, sp, #60
 907              	.LCFI13:
 908              		.cfi_def_cfa_offset 64
 124:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 909              		.loc 1 124 3 view .LVU291
 124:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 910              		.loc 1 124 26 is_stmt 0 view .LVU292
 911 0004 0023     		movs	r3, #0
 912 0006 0A93     		str	r3, [sp, #40]
 913 0008 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 31


 914 000a 0C93     		str	r3, [sp, #48]
 915 000c 0D93     		str	r3, [sp, #52]
 125:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 916              		.loc 1 125 3 is_stmt 1 view .LVU293
 125:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 917              		.loc 1 125 27 is_stmt 0 view .LVU294
 918 000e 0893     		str	r3, [sp, #32]
 919 0010 0993     		str	r3, [sp, #36]
 126:Core/Src/tim.c **** 
 920              		.loc 1 126 3 is_stmt 1 view .LVU295
 126:Core/Src/tim.c **** 
 921              		.loc 1 126 22 is_stmt 0 view .LVU296
 922 0012 0193     		str	r3, [sp, #4]
 923 0014 0293     		str	r3, [sp, #8]
 924 0016 0393     		str	r3, [sp, #12]
 925 0018 0493     		str	r3, [sp, #16]
 926 001a 0593     		str	r3, [sp, #20]
 927 001c 0693     		str	r3, [sp, #24]
 928 001e 0793     		str	r3, [sp, #28]
 131:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 929              		.loc 1 131 3 is_stmt 1 view .LVU297
 131:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 930              		.loc 1 131 18 is_stmt 0 view .LVU298
 931 0020 2048     		ldr	r0, .L64
 932 0022 214A     		ldr	r2, .L64+4
 933 0024 0260     		str	r2, [r0]
 132:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 934              		.loc 1 132 3 is_stmt 1 view .LVU299
 132:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 935              		.loc 1 132 24 is_stmt 0 view .LVU300
 936 0026 4360     		str	r3, [r0, #4]
 133:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 937              		.loc 1 133 3 is_stmt 1 view .LVU301
 133:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 938              		.loc 1 133 26 is_stmt 0 view .LVU302
 939 0028 8360     		str	r3, [r0, #8]
 134:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 940              		.loc 1 134 3 is_stmt 1 view .LVU303
 134:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 941              		.loc 1 134 21 is_stmt 0 view .LVU304
 942 002a 4FF6FF72 		movw	r2, #65535
 943 002e C260     		str	r2, [r0, #12]
 135:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 944              		.loc 1 135 3 is_stmt 1 view .LVU305
 135:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 945              		.loc 1 135 28 is_stmt 0 view .LVU306
 946 0030 0361     		str	r3, [r0, #16]
 136:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 947              		.loc 1 136 3 is_stmt 1 view .LVU307
 136:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 948              		.loc 1 136 32 is_stmt 0 view .LVU308
 949 0032 8361     		str	r3, [r0, #24]
 137:Core/Src/tim.c ****   {
 950              		.loc 1 137 3 is_stmt 1 view .LVU309
 137:Core/Src/tim.c ****   {
 951              		.loc 1 137 7 is_stmt 0 view .LVU310
 952 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 32


 953              	.LVL48:
 137:Core/Src/tim.c ****   {
 954              		.loc 1 137 6 discriminator 1 view .LVU311
 955 0038 28BB     		cbnz	r0, .L59
 956              	.L53:
 141:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 957              		.loc 1 141 3 is_stmt 1 view .LVU312
 141:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 958              		.loc 1 141 34 is_stmt 0 view .LVU313
 959 003a 4FF48053 		mov	r3, #4096
 960 003e 0A93     		str	r3, [sp, #40]
 142:Core/Src/tim.c ****   {
 961              		.loc 1 142 3 is_stmt 1 view .LVU314
 142:Core/Src/tim.c ****   {
 962              		.loc 1 142 7 is_stmt 0 view .LVU315
 963 0040 0AA9     		add	r1, sp, #40
 964 0042 1848     		ldr	r0, .L64
 965 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 966              	.LVL49:
 142:Core/Src/tim.c ****   {
 967              		.loc 1 142 6 discriminator 1 view .LVU316
 968 0048 00BB     		cbnz	r0, .L60
 969              	.L54:
 146:Core/Src/tim.c ****   {
 970              		.loc 1 146 3 is_stmt 1 view .LVU317
 146:Core/Src/tim.c ****   {
 971              		.loc 1 146 7 is_stmt 0 view .LVU318
 972 004a 1648     		ldr	r0, .L64
 973 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 974              	.LVL50:
 146:Core/Src/tim.c ****   {
 975              		.loc 1 146 6 discriminator 1 view .LVU319
 976 0050 F8B9     		cbnz	r0, .L61
 977              	.L55:
 150:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 978              		.loc 1 150 3 is_stmt 1 view .LVU320
 150:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 979              		.loc 1 150 37 is_stmt 0 view .LVU321
 980 0052 0023     		movs	r3, #0
 981 0054 0893     		str	r3, [sp, #32]
 151:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 982              		.loc 1 151 3 is_stmt 1 view .LVU322
 151:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 983              		.loc 1 151 33 is_stmt 0 view .LVU323
 984 0056 0993     		str	r3, [sp, #36]
 152:Core/Src/tim.c ****   {
 985              		.loc 1 152 3 is_stmt 1 view .LVU324
 152:Core/Src/tim.c ****   {
 986              		.loc 1 152 7 is_stmt 0 view .LVU325
 987 0058 08A9     		add	r1, sp, #32
 988 005a 1248     		ldr	r0, .L64
 989 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 990              	.LVL51:
 152:Core/Src/tim.c ****   {
 991              		.loc 1 152 6 discriminator 1 view .LVU326
 992 0060 D0B9     		cbnz	r0, .L62
 993              	.L56:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 33


 156:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 994              		.loc 1 156 3 is_stmt 1 view .LVU327
 156:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 995              		.loc 1 156 20 is_stmt 0 view .LVU328
 996 0062 6023     		movs	r3, #96
 997 0064 0193     		str	r3, [sp, #4]
 157:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 998              		.loc 1 157 3 is_stmt 1 view .LVU329
 157:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 999              		.loc 1 157 19 is_stmt 0 view .LVU330
 1000 0066 0023     		movs	r3, #0
 1001 0068 0293     		str	r3, [sp, #8]
 158:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1002              		.loc 1 158 3 is_stmt 1 view .LVU331
 158:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1003              		.loc 1 158 24 is_stmt 0 view .LVU332
 1004 006a 0393     		str	r3, [sp, #12]
 159:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1005              		.loc 1 159 3 is_stmt 1 view .LVU333
 159:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1006              		.loc 1 159 24 is_stmt 0 view .LVU334
 1007 006c 0593     		str	r3, [sp, #20]
 160:Core/Src/tim.c ****   {
 1008              		.loc 1 160 3 is_stmt 1 view .LVU335
 160:Core/Src/tim.c ****   {
 1009              		.loc 1 160 7 is_stmt 0 view .LVU336
 1010 006e 0822     		movs	r2, #8
 1011 0070 01A9     		add	r1, sp, #4
 1012 0072 0C48     		ldr	r0, .L64
 1013 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1014              	.LVL52:
 160:Core/Src/tim.c ****   {
 1015              		.loc 1 160 6 discriminator 1 view .LVU337
 1016 0078 88B9     		cbnz	r0, .L63
 1017              	.L57:
 167:Core/Src/tim.c **** 
 1018              		.loc 1 167 3 is_stmt 1 view .LVU338
 1019 007a 0A48     		ldr	r0, .L64
 1020 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1021              	.LVL53:
 169:Core/Src/tim.c **** /* TIM4 init function */
 1022              		.loc 1 169 1 is_stmt 0 view .LVU339
 1023 0080 0FB0     		add	sp, sp, #60
 1024              	.LCFI14:
 1025              		.cfi_remember_state
 1026              		.cfi_def_cfa_offset 4
 1027              		@ sp needed
 1028 0082 5DF804FB 		ldr	pc, [sp], #4
 1029              	.L59:
 1030              	.LCFI15:
 1031              		.cfi_restore_state
 139:Core/Src/tim.c ****   }
 1032              		.loc 1 139 5 is_stmt 1 view .LVU340
 1033 0086 FFF7FEFF 		bl	Error_Handler
 1034              	.LVL54:
 1035 008a D6E7     		b	.L53
 1036              	.L60:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 34


 144:Core/Src/tim.c ****   }
 1037              		.loc 1 144 5 view .LVU341
 1038 008c FFF7FEFF 		bl	Error_Handler
 1039              	.LVL55:
 1040 0090 DBE7     		b	.L54
 1041              	.L61:
 148:Core/Src/tim.c ****   }
 1042              		.loc 1 148 5 view .LVU342
 1043 0092 FFF7FEFF 		bl	Error_Handler
 1044              	.LVL56:
 1045 0096 DCE7     		b	.L55
 1046              	.L62:
 154:Core/Src/tim.c ****   }
 1047              		.loc 1 154 5 view .LVU343
 1048 0098 FFF7FEFF 		bl	Error_Handler
 1049              	.LVL57:
 1050 009c E1E7     		b	.L56
 1051              	.L63:
 162:Core/Src/tim.c ****   }
 1052              		.loc 1 162 5 view .LVU344
 1053 009e FFF7FEFF 		bl	Error_Handler
 1054              	.LVL58:
 1055 00a2 EAE7     		b	.L57
 1056              	.L65:
 1057              		.align	2
 1058              	.L64:
 1059 00a4 00000000 		.word	htim3
 1060 00a8 00040040 		.word	1073742848
 1061              		.cfi_endproc
 1062              	.LFE240:
 1064              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1065              		.align	1
 1066              		.global	MX_TIM4_Init
 1067              		.syntax unified
 1068              		.thumb
 1069              		.thumb_func
 1071              	MX_TIM4_Init:
 1072              	.LFB241:
 172:Core/Src/tim.c **** 
 1073              		.loc 1 172 1 view -0
 1074              		.cfi_startproc
 1075              		@ args = 0, pretend = 0, frame = 56
 1076              		@ frame_needed = 0, uses_anonymous_args = 0
 1077 0000 00B5     		push	{lr}
 1078              	.LCFI16:
 1079              		.cfi_def_cfa_offset 4
 1080              		.cfi_offset 14, -4
 1081 0002 8FB0     		sub	sp, sp, #60
 1082              	.LCFI17:
 1083              		.cfi_def_cfa_offset 64
 178:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1084              		.loc 1 178 3 view .LVU346
 178:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1085              		.loc 1 178 26 is_stmt 0 view .LVU347
 1086 0004 0023     		movs	r3, #0
 1087 0006 0A93     		str	r3, [sp, #40]
 1088 0008 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 35


 1089 000a 0C93     		str	r3, [sp, #48]
 1090 000c 0D93     		str	r3, [sp, #52]
 179:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1091              		.loc 1 179 3 is_stmt 1 view .LVU348
 179:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1092              		.loc 1 179 27 is_stmt 0 view .LVU349
 1093 000e 0893     		str	r3, [sp, #32]
 1094 0010 0993     		str	r3, [sp, #36]
 180:Core/Src/tim.c **** 
 1095              		.loc 1 180 3 is_stmt 1 view .LVU350
 180:Core/Src/tim.c **** 
 1096              		.loc 1 180 22 is_stmt 0 view .LVU351
 1097 0012 0193     		str	r3, [sp, #4]
 1098 0014 0293     		str	r3, [sp, #8]
 1099 0016 0393     		str	r3, [sp, #12]
 1100 0018 0493     		str	r3, [sp, #16]
 1101 001a 0593     		str	r3, [sp, #20]
 1102 001c 0693     		str	r3, [sp, #24]
 1103 001e 0793     		str	r3, [sp, #28]
 185:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 1104              		.loc 1 185 3 is_stmt 1 view .LVU352
 185:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 1105              		.loc 1 185 18 is_stmt 0 view .LVU353
 1106 0020 2048     		ldr	r0, .L78
 1107 0022 214A     		ldr	r2, .L78+4
 1108 0024 0260     		str	r2, [r0]
 186:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1109              		.loc 1 186 3 is_stmt 1 view .LVU354
 186:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1110              		.loc 1 186 24 is_stmt 0 view .LVU355
 1111 0026 4360     		str	r3, [r0, #4]
 187:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 1112              		.loc 1 187 3 is_stmt 1 view .LVU356
 187:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 1113              		.loc 1 187 26 is_stmt 0 view .LVU357
 1114 0028 8360     		str	r3, [r0, #8]
 188:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1115              		.loc 1 188 3 is_stmt 1 view .LVU358
 188:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1116              		.loc 1 188 21 is_stmt 0 view .LVU359
 1117 002a 4FF6FF72 		movw	r2, #65535
 1118 002e C260     		str	r2, [r0, #12]
 189:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1119              		.loc 1 189 3 is_stmt 1 view .LVU360
 189:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1120              		.loc 1 189 28 is_stmt 0 view .LVU361
 1121 0030 0361     		str	r3, [r0, #16]
 190:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1122              		.loc 1 190 3 is_stmt 1 view .LVU362
 190:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1123              		.loc 1 190 32 is_stmt 0 view .LVU363
 1124 0032 8361     		str	r3, [r0, #24]
 191:Core/Src/tim.c ****   {
 1125              		.loc 1 191 3 is_stmt 1 view .LVU364
 191:Core/Src/tim.c ****   {
 1126              		.loc 1 191 7 is_stmt 0 view .LVU365
 1127 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 36


 1128              	.LVL59:
 191:Core/Src/tim.c ****   {
 1129              		.loc 1 191 6 discriminator 1 view .LVU366
 1130 0038 28BB     		cbnz	r0, .L73
 1131              	.L67:
 195:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1132              		.loc 1 195 3 is_stmt 1 view .LVU367
 195:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1133              		.loc 1 195 34 is_stmt 0 view .LVU368
 1134 003a 4FF48053 		mov	r3, #4096
 1135 003e 0A93     		str	r3, [sp, #40]
 196:Core/Src/tim.c ****   {
 1136              		.loc 1 196 3 is_stmt 1 view .LVU369
 196:Core/Src/tim.c ****   {
 1137              		.loc 1 196 7 is_stmt 0 view .LVU370
 1138 0040 0AA9     		add	r1, sp, #40
 1139 0042 1848     		ldr	r0, .L78
 1140 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1141              	.LVL60:
 196:Core/Src/tim.c ****   {
 1142              		.loc 1 196 6 discriminator 1 view .LVU371
 1143 0048 00BB     		cbnz	r0, .L74
 1144              	.L68:
 200:Core/Src/tim.c ****   {
 1145              		.loc 1 200 3 is_stmt 1 view .LVU372
 200:Core/Src/tim.c ****   {
 1146              		.loc 1 200 7 is_stmt 0 view .LVU373
 1147 004a 1648     		ldr	r0, .L78
 1148 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1149              	.LVL61:
 200:Core/Src/tim.c ****   {
 1150              		.loc 1 200 6 discriminator 1 view .LVU374
 1151 0050 F8B9     		cbnz	r0, .L75
 1152              	.L69:
 204:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1153              		.loc 1 204 3 is_stmt 1 view .LVU375
 204:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1154              		.loc 1 204 37 is_stmt 0 view .LVU376
 1155 0052 0023     		movs	r3, #0
 1156 0054 0893     		str	r3, [sp, #32]
 205:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1157              		.loc 1 205 3 is_stmt 1 view .LVU377
 205:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1158              		.loc 1 205 33 is_stmt 0 view .LVU378
 1159 0056 0993     		str	r3, [sp, #36]
 206:Core/Src/tim.c ****   {
 1160              		.loc 1 206 3 is_stmt 1 view .LVU379
 206:Core/Src/tim.c ****   {
 1161              		.loc 1 206 7 is_stmt 0 view .LVU380
 1162 0058 08A9     		add	r1, sp, #32
 1163 005a 1248     		ldr	r0, .L78
 1164 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1165              	.LVL62:
 206:Core/Src/tim.c ****   {
 1166              		.loc 1 206 6 discriminator 1 view .LVU381
 1167 0060 D0B9     		cbnz	r0, .L76
 1168              	.L70:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 37


 210:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1169              		.loc 1 210 3 is_stmt 1 view .LVU382
 210:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1170              		.loc 1 210 20 is_stmt 0 view .LVU383
 1171 0062 6023     		movs	r3, #96
 1172 0064 0193     		str	r3, [sp, #4]
 211:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1173              		.loc 1 211 3 is_stmt 1 view .LVU384
 211:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1174              		.loc 1 211 19 is_stmt 0 view .LVU385
 1175 0066 0023     		movs	r3, #0
 1176 0068 0293     		str	r3, [sp, #8]
 212:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1177              		.loc 1 212 3 is_stmt 1 view .LVU386
 212:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1178              		.loc 1 212 24 is_stmt 0 view .LVU387
 1179 006a 0393     		str	r3, [sp, #12]
 213:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1180              		.loc 1 213 3 is_stmt 1 view .LVU388
 213:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1181              		.loc 1 213 24 is_stmt 0 view .LVU389
 1182 006c 0593     		str	r3, [sp, #20]
 214:Core/Src/tim.c ****   {
 1183              		.loc 1 214 3 is_stmt 1 view .LVU390
 214:Core/Src/tim.c ****   {
 1184              		.loc 1 214 7 is_stmt 0 view .LVU391
 1185 006e 0822     		movs	r2, #8
 1186 0070 01A9     		add	r1, sp, #4
 1187 0072 0C48     		ldr	r0, .L78
 1188 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1189              	.LVL63:
 214:Core/Src/tim.c ****   {
 1190              		.loc 1 214 6 discriminator 1 view .LVU392
 1191 0078 88B9     		cbnz	r0, .L77
 1192              	.L71:
 221:Core/Src/tim.c **** 
 1193              		.loc 1 221 3 is_stmt 1 view .LVU393
 1194 007a 0A48     		ldr	r0, .L78
 1195 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1196              	.LVL64:
 223:Core/Src/tim.c **** /* TIM8 init function */
 1197              		.loc 1 223 1 is_stmt 0 view .LVU394
 1198 0080 0FB0     		add	sp, sp, #60
 1199              	.LCFI18:
 1200              		.cfi_remember_state
 1201              		.cfi_def_cfa_offset 4
 1202              		@ sp needed
 1203 0082 5DF804FB 		ldr	pc, [sp], #4
 1204              	.L73:
 1205              	.LCFI19:
 1206              		.cfi_restore_state
 193:Core/Src/tim.c ****   }
 1207              		.loc 1 193 5 is_stmt 1 view .LVU395
 1208 0086 FFF7FEFF 		bl	Error_Handler
 1209              	.LVL65:
 1210 008a D6E7     		b	.L67
 1211              	.L74:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 38


 198:Core/Src/tim.c ****   }
 1212              		.loc 1 198 5 view .LVU396
 1213 008c FFF7FEFF 		bl	Error_Handler
 1214              	.LVL66:
 1215 0090 DBE7     		b	.L68
 1216              	.L75:
 202:Core/Src/tim.c ****   }
 1217              		.loc 1 202 5 view .LVU397
 1218 0092 FFF7FEFF 		bl	Error_Handler
 1219              	.LVL67:
 1220 0096 DCE7     		b	.L69
 1221              	.L76:
 208:Core/Src/tim.c ****   }
 1222              		.loc 1 208 5 view .LVU398
 1223 0098 FFF7FEFF 		bl	Error_Handler
 1224              	.LVL68:
 1225 009c E1E7     		b	.L70
 1226              	.L77:
 216:Core/Src/tim.c ****   }
 1227              		.loc 1 216 5 view .LVU399
 1228 009e FFF7FEFF 		bl	Error_Handler
 1229              	.LVL69:
 1230 00a2 EAE7     		b	.L71
 1231              	.L79:
 1232              		.align	2
 1233              	.L78:
 1234 00a4 00000000 		.word	htim4
 1235 00a8 00080040 		.word	1073743872
 1236              		.cfi_endproc
 1237              	.LFE241:
 1239              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1240              		.align	1
 1241              		.global	MX_TIM8_Init
 1242              		.syntax unified
 1243              		.thumb
 1244              		.thumb_func
 1246              	MX_TIM8_Init:
 1247              	.LFB242:
 226:Core/Src/tim.c **** 
 1248              		.loc 1 226 1 view -0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 88
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252 0000 10B5     		push	{r4, lr}
 1253              	.LCFI20:
 1254              		.cfi_def_cfa_offset 8
 1255              		.cfi_offset 4, -8
 1256              		.cfi_offset 14, -4
 1257 0002 96B0     		sub	sp, sp, #88
 1258              	.LCFI21:
 1259              		.cfi_def_cfa_offset 96
 232:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1260              		.loc 1 232 3 view .LVU401
 232:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1261              		.loc 1 232 26 is_stmt 0 view .LVU402
 1262 0004 0024     		movs	r4, #0
 1263 0006 1294     		str	r4, [sp, #72]
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 39


 1264 0008 1394     		str	r4, [sp, #76]
 1265 000a 1494     		str	r4, [sp, #80]
 1266 000c 1594     		str	r4, [sp, #84]
 233:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1267              		.loc 1 233 3 is_stmt 1 view .LVU403
 233:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1268              		.loc 1 233 27 is_stmt 0 view .LVU404
 1269 000e 1094     		str	r4, [sp, #64]
 1270 0010 1194     		str	r4, [sp, #68]
 234:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1271              		.loc 1 234 3 is_stmt 1 view .LVU405
 234:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1272              		.loc 1 234 22 is_stmt 0 view .LVU406
 1273 0012 0994     		str	r4, [sp, #36]
 1274 0014 0A94     		str	r4, [sp, #40]
 1275 0016 0B94     		str	r4, [sp, #44]
 1276 0018 0C94     		str	r4, [sp, #48]
 1277 001a 0D94     		str	r4, [sp, #52]
 1278 001c 0E94     		str	r4, [sp, #56]
 1279 001e 0F94     		str	r4, [sp, #60]
 235:Core/Src/tim.c **** 
 1280              		.loc 1 235 3 is_stmt 1 view .LVU407
 235:Core/Src/tim.c **** 
 1281              		.loc 1 235 34 is_stmt 0 view .LVU408
 1282 0020 2022     		movs	r2, #32
 1283 0022 2146     		mov	r1, r4
 1284 0024 01A8     		add	r0, sp, #4
 1285 0026 FFF7FEFF 		bl	memset
 1286              	.LVL70:
 240:Core/Src/tim.c ****   htim8.Init.Prescaler = 0;
 1287              		.loc 1 240 3 is_stmt 1 view .LVU409
 240:Core/Src/tim.c ****   htim8.Init.Prescaler = 0;
 1288              		.loc 1 240 18 is_stmt 0 view .LVU410
 1289 002a 3648     		ldr	r0, .L98
 1290 002c 364B     		ldr	r3, .L98+4
 1291 002e 0360     		str	r3, [r0]
 241:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1292              		.loc 1 241 3 is_stmt 1 view .LVU411
 241:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1293              		.loc 1 241 24 is_stmt 0 view .LVU412
 1294 0030 4460     		str	r4, [r0, #4]
 242:Core/Src/tim.c ****   htim8.Init.Period = 65535;
 1295              		.loc 1 242 3 is_stmt 1 view .LVU413
 242:Core/Src/tim.c ****   htim8.Init.Period = 65535;
 1296              		.loc 1 242 26 is_stmt 0 view .LVU414
 1297 0032 8460     		str	r4, [r0, #8]
 243:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1298              		.loc 1 243 3 is_stmt 1 view .LVU415
 243:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1299              		.loc 1 243 21 is_stmt 0 view .LVU416
 1300 0034 4FF6FF73 		movw	r3, #65535
 1301 0038 C360     		str	r3, [r0, #12]
 244:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1302              		.loc 1 244 3 is_stmt 1 view .LVU417
 244:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1303              		.loc 1 244 28 is_stmt 0 view .LVU418
 1304 003a 0461     		str	r4, [r0, #16]
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 40


 245:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1305              		.loc 1 245 3 is_stmt 1 view .LVU419
 245:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1306              		.loc 1 245 32 is_stmt 0 view .LVU420
 1307 003c 4461     		str	r4, [r0, #20]
 246:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1308              		.loc 1 246 3 is_stmt 1 view .LVU421
 246:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1309              		.loc 1 246 32 is_stmt 0 view .LVU422
 1310 003e 8461     		str	r4, [r0, #24]
 247:Core/Src/tim.c ****   {
 1311              		.loc 1 247 3 is_stmt 1 view .LVU423
 247:Core/Src/tim.c ****   {
 1312              		.loc 1 247 7 is_stmt 0 view .LVU424
 1313 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1314              	.LVL71:
 247:Core/Src/tim.c ****   {
 1315              		.loc 1 247 6 discriminator 1 view .LVU425
 1316 0044 0028     		cmp	r0, #0
 1317 0046 44D1     		bne	.L90
 1318              	.L81:
 251:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1319              		.loc 1 251 3 is_stmt 1 view .LVU426
 251:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1320              		.loc 1 251 34 is_stmt 0 view .LVU427
 1321 0048 4FF48053 		mov	r3, #4096
 1322 004c 1293     		str	r3, [sp, #72]
 252:Core/Src/tim.c ****   {
 1323              		.loc 1 252 3 is_stmt 1 view .LVU428
 252:Core/Src/tim.c ****   {
 1324              		.loc 1 252 7 is_stmt 0 view .LVU429
 1325 004e 12A9     		add	r1, sp, #72
 1326 0050 2C48     		ldr	r0, .L98
 1327 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1328              	.LVL72:
 252:Core/Src/tim.c ****   {
 1329              		.loc 1 252 6 discriminator 1 view .LVU430
 1330 0056 0028     		cmp	r0, #0
 1331 0058 3ED1     		bne	.L91
 1332              	.L82:
 256:Core/Src/tim.c ****   {
 1333              		.loc 1 256 3 is_stmt 1 view .LVU431
 256:Core/Src/tim.c ****   {
 1334              		.loc 1 256 7 is_stmt 0 view .LVU432
 1335 005a 2A48     		ldr	r0, .L98
 1336 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1337              	.LVL73:
 256:Core/Src/tim.c ****   {
 1338              		.loc 1 256 6 discriminator 1 view .LVU433
 1339 0060 0028     		cmp	r0, #0
 1340 0062 3CD1     		bne	.L92
 1341              	.L83:
 260:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1342              		.loc 1 260 3 is_stmt 1 view .LVU434
 260:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1343              		.loc 1 260 37 is_stmt 0 view .LVU435
 1344 0064 0023     		movs	r3, #0
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 41


 1345 0066 1093     		str	r3, [sp, #64]
 261:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1346              		.loc 1 261 3 is_stmt 1 view .LVU436
 261:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1347              		.loc 1 261 33 is_stmt 0 view .LVU437
 1348 0068 1193     		str	r3, [sp, #68]
 262:Core/Src/tim.c ****   {
 1349              		.loc 1 262 3 is_stmt 1 view .LVU438
 262:Core/Src/tim.c ****   {
 1350              		.loc 1 262 7 is_stmt 0 view .LVU439
 1351 006a 10A9     		add	r1, sp, #64
 1352 006c 2548     		ldr	r0, .L98
 1353 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1354              	.LVL74:
 262:Core/Src/tim.c ****   {
 1355              		.loc 1 262 6 discriminator 1 view .LVU440
 1356 0072 0028     		cmp	r0, #0
 1357 0074 36D1     		bne	.L93
 1358              	.L84:
 266:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1359              		.loc 1 266 3 is_stmt 1 view .LVU441
 266:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1360              		.loc 1 266 20 is_stmt 0 view .LVU442
 1361 0076 6023     		movs	r3, #96
 1362 0078 0993     		str	r3, [sp, #36]
 267:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1363              		.loc 1 267 3 is_stmt 1 view .LVU443
 267:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1364              		.loc 1 267 19 is_stmt 0 view .LVU444
 1365 007a 0022     		movs	r2, #0
 1366 007c 0A92     		str	r2, [sp, #40]
 268:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1367              		.loc 1 268 3 is_stmt 1 view .LVU445
 268:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1368              		.loc 1 268 24 is_stmt 0 view .LVU446
 1369 007e 0B92     		str	r2, [sp, #44]
 269:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1370              		.loc 1 269 3 is_stmt 1 view .LVU447
 269:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1371              		.loc 1 269 25 is_stmt 0 view .LVU448
 1372 0080 0C92     		str	r2, [sp, #48]
 270:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1373              		.loc 1 270 3 is_stmt 1 view .LVU449
 270:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1374              		.loc 1 270 24 is_stmt 0 view .LVU450
 1375 0082 0D92     		str	r2, [sp, #52]
 271:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1376              		.loc 1 271 3 is_stmt 1 view .LVU451
 271:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1377              		.loc 1 271 25 is_stmt 0 view .LVU452
 1378 0084 0E92     		str	r2, [sp, #56]
 272:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1379              		.loc 1 272 3 is_stmt 1 view .LVU453
 272:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1380              		.loc 1 272 26 is_stmt 0 view .LVU454
 1381 0086 0F92     		str	r2, [sp, #60]
 273:Core/Src/tim.c ****   {
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 42


 1382              		.loc 1 273 3 is_stmt 1 view .LVU455
 273:Core/Src/tim.c ****   {
 1383              		.loc 1 273 7 is_stmt 0 view .LVU456
 1384 0088 09A9     		add	r1, sp, #36
 1385 008a 1E48     		ldr	r0, .L98
 1386 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1387              	.LVL75:
 273:Core/Src/tim.c ****   {
 1388              		.loc 1 273 6 discriminator 1 view .LVU457
 1389 0090 58BB     		cbnz	r0, .L94
 1390              	.L85:
 277:Core/Src/tim.c ****   {
 1391              		.loc 1 277 3 is_stmt 1 view .LVU458
 277:Core/Src/tim.c ****   {
 1392              		.loc 1 277 7 is_stmt 0 view .LVU459
 1393 0092 0422     		movs	r2, #4
 1394 0094 09A9     		add	r1, sp, #36
 1395 0096 1B48     		ldr	r0, .L98
 1396 0098 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1397              	.LVL76:
 277:Core/Src/tim.c ****   {
 1398              		.loc 1 277 6 discriminator 1 view .LVU460
 1399 009c 40BB     		cbnz	r0, .L95
 1400              	.L86:
 281:Core/Src/tim.c ****   {
 1401              		.loc 1 281 3 is_stmt 1 view .LVU461
 281:Core/Src/tim.c ****   {
 1402              		.loc 1 281 7 is_stmt 0 view .LVU462
 1403 009e 0822     		movs	r2, #8
 1404 00a0 09A9     		add	r1, sp, #36
 1405 00a2 1848     		ldr	r0, .L98
 1406 00a4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1407              	.LVL77:
 281:Core/Src/tim.c ****   {
 1408              		.loc 1 281 6 discriminator 1 view .LVU463
 1409 00a8 28BB     		cbnz	r0, .L96
 1410              	.L87:
 285:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1411              		.loc 1 285 3 is_stmt 1 view .LVU464
 285:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1412              		.loc 1 285 40 is_stmt 0 view .LVU465
 1413 00aa 0023     		movs	r3, #0
 1414 00ac 0193     		str	r3, [sp, #4]
 286:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1415              		.loc 1 286 3 is_stmt 1 view .LVU466
 286:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1416              		.loc 1 286 41 is_stmt 0 view .LVU467
 1417 00ae 0293     		str	r3, [sp, #8]
 287:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1418              		.loc 1 287 3 is_stmt 1 view .LVU468
 287:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1419              		.loc 1 287 34 is_stmt 0 view .LVU469
 1420 00b0 0393     		str	r3, [sp, #12]
 288:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1421              		.loc 1 288 3 is_stmt 1 view .LVU470
 288:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1422              		.loc 1 288 33 is_stmt 0 view .LVU471
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 43


 1423 00b2 0493     		str	r3, [sp, #16]
 289:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1424              		.loc 1 289 3 is_stmt 1 view .LVU472
 289:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1425              		.loc 1 289 35 is_stmt 0 view .LVU473
 1426 00b4 0593     		str	r3, [sp, #20]
 290:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1427              		.loc 1 290 3 is_stmt 1 view .LVU474
 290:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1428              		.loc 1 290 38 is_stmt 0 view .LVU475
 1429 00b6 4FF40052 		mov	r2, #8192
 1430 00ba 0692     		str	r2, [sp, #24]
 291:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1431              		.loc 1 291 3 is_stmt 1 view .LVU476
 291:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1432              		.loc 1 291 40 is_stmt 0 view .LVU477
 1433 00bc 0893     		str	r3, [sp, #32]
 292:Core/Src/tim.c ****   {
 1434              		.loc 1 292 3 is_stmt 1 view .LVU478
 292:Core/Src/tim.c ****   {
 1435              		.loc 1 292 7 is_stmt 0 view .LVU479
 1436 00be 01A9     		add	r1, sp, #4
 1437 00c0 1048     		ldr	r0, .L98
 1438 00c2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1439              	.LVL78:
 292:Core/Src/tim.c ****   {
 1440              		.loc 1 292 6 discriminator 1 view .LVU480
 1441 00c6 C8B9     		cbnz	r0, .L97
 1442              	.L88:
 299:Core/Src/tim.c **** 
 1443              		.loc 1 299 3 is_stmt 1 view .LVU481
 1444 00c8 0E48     		ldr	r0, .L98
 1445 00ca FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1446              	.LVL79:
 301:Core/Src/tim.c **** /* TIM10 init function */
 1447              		.loc 1 301 1 is_stmt 0 view .LVU482
 1448 00ce 16B0     		add	sp, sp, #88
 1449              	.LCFI22:
 1450              		.cfi_remember_state
 1451              		.cfi_def_cfa_offset 8
 1452              		@ sp needed
 1453 00d0 10BD     		pop	{r4, pc}
 1454              	.L90:
 1455              	.LCFI23:
 1456              		.cfi_restore_state
 249:Core/Src/tim.c ****   }
 1457              		.loc 1 249 5 is_stmt 1 view .LVU483
 1458 00d2 FFF7FEFF 		bl	Error_Handler
 1459              	.LVL80:
 1460 00d6 B7E7     		b	.L81
 1461              	.L91:
 254:Core/Src/tim.c ****   }
 1462              		.loc 1 254 5 view .LVU484
 1463 00d8 FFF7FEFF 		bl	Error_Handler
 1464              	.LVL81:
 1465 00dc BDE7     		b	.L82
 1466              	.L92:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 44


 258:Core/Src/tim.c ****   }
 1467              		.loc 1 258 5 view .LVU485
 1468 00de FFF7FEFF 		bl	Error_Handler
 1469              	.LVL82:
 1470 00e2 BFE7     		b	.L83
 1471              	.L93:
 264:Core/Src/tim.c ****   }
 1472              		.loc 1 264 5 view .LVU486
 1473 00e4 FFF7FEFF 		bl	Error_Handler
 1474              	.LVL83:
 1475 00e8 C5E7     		b	.L84
 1476              	.L94:
 275:Core/Src/tim.c ****   }
 1477              		.loc 1 275 5 view .LVU487
 1478 00ea FFF7FEFF 		bl	Error_Handler
 1479              	.LVL84:
 1480 00ee D0E7     		b	.L85
 1481              	.L95:
 279:Core/Src/tim.c ****   }
 1482              		.loc 1 279 5 view .LVU488
 1483 00f0 FFF7FEFF 		bl	Error_Handler
 1484              	.LVL85:
 1485 00f4 D3E7     		b	.L86
 1486              	.L96:
 283:Core/Src/tim.c ****   }
 1487              		.loc 1 283 5 view .LVU489
 1488 00f6 FFF7FEFF 		bl	Error_Handler
 1489              	.LVL86:
 1490 00fa D6E7     		b	.L87
 1491              	.L97:
 294:Core/Src/tim.c ****   }
 1492              		.loc 1 294 5 view .LVU490
 1493 00fc FFF7FEFF 		bl	Error_Handler
 1494              	.LVL87:
 1495 0100 E2E7     		b	.L88
 1496              	.L99:
 1497 0102 00BF     		.align	2
 1498              	.L98:
 1499 0104 00000000 		.word	htim8
 1500 0108 00040140 		.word	1073808384
 1501              		.cfi_endproc
 1502              	.LFE242:
 1504              		.section	.text.MX_TIM10_Init,"ax",%progbits
 1505              		.align	1
 1506              		.global	MX_TIM10_Init
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1511              	MX_TIM10_Init:
 1512              	.LFB243:
 304:Core/Src/tim.c **** 
 1513              		.loc 1 304 1 view -0
 1514              		.cfi_startproc
 1515              		@ args = 0, pretend = 0, frame = 32
 1516              		@ frame_needed = 0, uses_anonymous_args = 0
 1517 0000 00B5     		push	{lr}
 1518              	.LCFI24:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 45


 1519              		.cfi_def_cfa_offset 4
 1520              		.cfi_offset 14, -4
 1521 0002 89B0     		sub	sp, sp, #36
 1522              	.LCFI25:
 1523              		.cfi_def_cfa_offset 40
 310:Core/Src/tim.c **** 
 1524              		.loc 1 310 3 view .LVU492
 310:Core/Src/tim.c **** 
 1525              		.loc 1 310 22 is_stmt 0 view .LVU493
 1526 0004 0023     		movs	r3, #0
 1527 0006 0193     		str	r3, [sp, #4]
 1528 0008 0293     		str	r3, [sp, #8]
 1529 000a 0393     		str	r3, [sp, #12]
 1530 000c 0493     		str	r3, [sp, #16]
 1531 000e 0593     		str	r3, [sp, #20]
 1532 0010 0693     		str	r3, [sp, #24]
 1533 0012 0793     		str	r3, [sp, #28]
 315:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 1534              		.loc 1 315 3 is_stmt 1 view .LVU494
 315:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 1535              		.loc 1 315 19 is_stmt 0 view .LVU495
 1536 0014 1548     		ldr	r0, .L108
 1537 0016 164A     		ldr	r2, .L108+4
 1538 0018 0260     		str	r2, [r0]
 316:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1539              		.loc 1 316 3 is_stmt 1 view .LVU496
 316:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1540              		.loc 1 316 25 is_stmt 0 view .LVU497
 1541 001a 4360     		str	r3, [r0, #4]
 317:Core/Src/tim.c ****   htim10.Init.Period = 65535;
 1542              		.loc 1 317 3 is_stmt 1 view .LVU498
 317:Core/Src/tim.c ****   htim10.Init.Period = 65535;
 1543              		.loc 1 317 27 is_stmt 0 view .LVU499
 1544 001c 8360     		str	r3, [r0, #8]
 318:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1545              		.loc 1 318 3 is_stmt 1 view .LVU500
 318:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1546              		.loc 1 318 22 is_stmt 0 view .LVU501
 1547 001e 4FF6FF72 		movw	r2, #65535
 1548 0022 C260     		str	r2, [r0, #12]
 319:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1549              		.loc 1 319 3 is_stmt 1 view .LVU502
 319:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1550              		.loc 1 319 29 is_stmt 0 view .LVU503
 1551 0024 0361     		str	r3, [r0, #16]
 320:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1552              		.loc 1 320 3 is_stmt 1 view .LVU504
 320:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1553              		.loc 1 320 33 is_stmt 0 view .LVU505
 1554 0026 8361     		str	r3, [r0, #24]
 321:Core/Src/tim.c ****   {
 1555              		.loc 1 321 3 is_stmt 1 view .LVU506
 321:Core/Src/tim.c ****   {
 1556              		.loc 1 321 7 is_stmt 0 view .LVU507
 1557 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1558              	.LVL88:
 321:Core/Src/tim.c ****   {
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 46


 1559              		.loc 1 321 6 discriminator 1 view .LVU508
 1560 002c A0B9     		cbnz	r0, .L105
 1561              	.L101:
 325:Core/Src/tim.c ****   {
 1562              		.loc 1 325 3 is_stmt 1 view .LVU509
 325:Core/Src/tim.c ****   {
 1563              		.loc 1 325 7 is_stmt 0 view .LVU510
 1564 002e 0F48     		ldr	r0, .L108
 1565 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1566              	.LVL89:
 325:Core/Src/tim.c ****   {
 1567              		.loc 1 325 6 discriminator 1 view .LVU511
 1568 0034 98B9     		cbnz	r0, .L106
 1569              	.L102:
 329:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1570              		.loc 1 329 3 is_stmt 1 view .LVU512
 329:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1571              		.loc 1 329 20 is_stmt 0 view .LVU513
 1572 0036 6023     		movs	r3, #96
 1573 0038 0193     		str	r3, [sp, #4]
 330:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1574              		.loc 1 330 3 is_stmt 1 view .LVU514
 330:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1575              		.loc 1 330 19 is_stmt 0 view .LVU515
 1576 003a 0022     		movs	r2, #0
 1577 003c 0292     		str	r2, [sp, #8]
 331:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1578              		.loc 1 331 3 is_stmt 1 view .LVU516
 331:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1579              		.loc 1 331 24 is_stmt 0 view .LVU517
 1580 003e 0392     		str	r2, [sp, #12]
 332:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1581              		.loc 1 332 3 is_stmt 1 view .LVU518
 332:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1582              		.loc 1 332 24 is_stmt 0 view .LVU519
 1583 0040 0592     		str	r2, [sp, #20]
 333:Core/Src/tim.c ****   {
 1584              		.loc 1 333 3 is_stmt 1 view .LVU520
 333:Core/Src/tim.c ****   {
 1585              		.loc 1 333 7 is_stmt 0 view .LVU521
 1586 0042 01A9     		add	r1, sp, #4
 1587 0044 0948     		ldr	r0, .L108
 1588 0046 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1589              	.LVL90:
 333:Core/Src/tim.c ****   {
 1590              		.loc 1 333 6 discriminator 1 view .LVU522
 1591 004a 58B9     		cbnz	r0, .L107
 1592              	.L103:
 340:Core/Src/tim.c **** 
 1593              		.loc 1 340 3 is_stmt 1 view .LVU523
 1594 004c 0748     		ldr	r0, .L108
 1595 004e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1596              	.LVL91:
 342:Core/Src/tim.c **** 
 1597              		.loc 1 342 1 is_stmt 0 view .LVU524
 1598 0052 09B0     		add	sp, sp, #36
 1599              	.LCFI26:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 47


 1600              		.cfi_remember_state
 1601              		.cfi_def_cfa_offset 4
 1602              		@ sp needed
 1603 0054 5DF804FB 		ldr	pc, [sp], #4
 1604              	.L105:
 1605              	.LCFI27:
 1606              		.cfi_restore_state
 323:Core/Src/tim.c ****   }
 1607              		.loc 1 323 5 is_stmt 1 view .LVU525
 1608 0058 FFF7FEFF 		bl	Error_Handler
 1609              	.LVL92:
 1610 005c E7E7     		b	.L101
 1611              	.L106:
 327:Core/Src/tim.c ****   }
 1612              		.loc 1 327 5 view .LVU526
 1613 005e FFF7FEFF 		bl	Error_Handler
 1614              	.LVL93:
 1615 0062 E8E7     		b	.L102
 1616              	.L107:
 335:Core/Src/tim.c ****   }
 1617              		.loc 1 335 5 view .LVU527
 1618 0064 FFF7FEFF 		bl	Error_Handler
 1619              	.LVL94:
 1620 0068 F0E7     		b	.L103
 1621              	.L109:
 1622 006a 00BF     		.align	2
 1623              	.L108:
 1624 006c 00000000 		.word	htim10
 1625 0070 00440140 		.word	1073824768
 1626              		.cfi_endproc
 1627              	.LFE243:
 1629              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1630              		.align	1
 1631              		.global	HAL_TIM_Base_MspDeInit
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1636              	HAL_TIM_Base_MspDeInit:
 1637              	.LVL95:
 1638              	.LFB246:
 550:Core/Src/tim.c **** 
 551:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 552:Core/Src/tim.c **** {
 1639              		.loc 1 552 1 view -0
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 0
 1642              		@ frame_needed = 0, uses_anonymous_args = 0
 1643              		.loc 1 552 1 is_stmt 0 view .LVU529
 1644 0000 08B5     		push	{r3, lr}
 1645              	.LCFI28:
 1646              		.cfi_def_cfa_offset 8
 1647              		.cfi_offset 3, -8
 1648              		.cfi_offset 14, -4
 553:Core/Src/tim.c **** 
 554:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1649              		.loc 1 554 3 is_stmt 1 view .LVU530
 1650              		.loc 1 554 20 is_stmt 0 view .LVU531
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 48


 1651 0002 0368     		ldr	r3, [r0]
 1652              		.loc 1 554 5 view .LVU532
 1653 0004 1B4A     		ldr	r2, .L121
 1654 0006 9342     		cmp	r3, r2
 1655 0008 12D0     		beq	.L117
 555:Core/Src/tim.c ****   {
 556:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 557:Core/Src/tim.c **** 
 558:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 559:Core/Src/tim.c ****     /* Peripheral clock disable */
 560:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 561:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 562:Core/Src/tim.c **** 
 563:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 564:Core/Src/tim.c ****   }
 565:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1656              		.loc 1 565 8 is_stmt 1 view .LVU533
 1657              		.loc 1 565 10 is_stmt 0 view .LVU534
 1658 000a 1B4A     		ldr	r2, .L121+4
 1659 000c 9342     		cmp	r3, r2
 1660 000e 16D0     		beq	.L118
 566:Core/Src/tim.c ****   {
 567:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 568:Core/Src/tim.c **** 
 569:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 570:Core/Src/tim.c ****     /* Peripheral clock disable */
 571:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 572:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 573:Core/Src/tim.c **** 
 574:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 575:Core/Src/tim.c ****   }
 576:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 1661              		.loc 1 576 8 is_stmt 1 view .LVU535
 1662              		.loc 1 576 10 is_stmt 0 view .LVU536
 1663 0010 1A4A     		ldr	r2, .L121+8
 1664 0012 9342     		cmp	r3, r2
 1665 0014 1AD0     		beq	.L119
 577:Core/Src/tim.c ****   {
 578:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 579:Core/Src/tim.c **** 
 580:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 581:Core/Src/tim.c ****     /* Peripheral clock disable */
 582:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 583:Core/Src/tim.c **** 
 584:Core/Src/tim.c ****     /* TIM4 DMA DeInit */
 585:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC3]);
 586:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 587:Core/Src/tim.c **** 
 588:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 589:Core/Src/tim.c ****   }
 590:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 1666              		.loc 1 590 8 is_stmt 1 view .LVU537
 1667              		.loc 1 590 10 is_stmt 0 view .LVU538
 1668 0016 1A4A     		ldr	r2, .L121+12
 1669 0018 9342     		cmp	r3, r2
 1670 001a 21D0     		beq	.L120
 591:Core/Src/tim.c ****   {
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 49


 592:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 593:Core/Src/tim.c **** 
 594:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 595:Core/Src/tim.c ****     /* Peripheral clock disable */
 596:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 597:Core/Src/tim.c **** 
 598:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 599:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 600:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 601:Core/Src/tim.c **** 
 602:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 603:Core/Src/tim.c ****   }
 604:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 1671              		.loc 1 604 8 is_stmt 1 view .LVU539
 1672              		.loc 1 604 10 is_stmt 0 view .LVU540
 1673 001c 194A     		ldr	r2, .L121+16
 1674 001e 9342     		cmp	r3, r2
 1675 0020 0CD1     		bne	.L110
 605:Core/Src/tim.c ****   {
 606:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 607:Core/Src/tim.c **** 
 608:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 609:Core/Src/tim.c ****     /* Peripheral clock disable */
 610:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 1676              		.loc 1 610 5 is_stmt 1 view .LVU541
 1677 0022 02F57442 		add	r2, r2, #62464
 1678 0026 536C     		ldr	r3, [r2, #68]
 1679 0028 23F40033 		bic	r3, r3, #131072
 1680 002c 5364     		str	r3, [r2, #68]
 611:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 612:Core/Src/tim.c **** 
 613:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 614:Core/Src/tim.c ****   }
 615:Core/Src/tim.c **** }
 1681              		.loc 1 615 1 is_stmt 0 view .LVU542
 1682 002e 05E0     		b	.L110
 1683              	.L117:
 560:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1684              		.loc 1 560 5 is_stmt 1 view .LVU543
 1685 0030 02F59C32 		add	r2, r2, #79872
 1686 0034 536C     		ldr	r3, [r2, #68]
 1687 0036 23F00103 		bic	r3, r3, #1
 1688 003a 5364     		str	r3, [r2, #68]
 1689              	.LVL96:
 1690              	.L110:
 1691              		.loc 1 615 1 is_stmt 0 view .LVU544
 1692 003c 08BD     		pop	{r3, pc}
 1693              	.LVL97:
 1694              	.L118:
 571:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1695              		.loc 1 571 5 is_stmt 1 view .LVU545
 1696 003e 02F50D32 		add	r2, r2, #144384
 1697 0042 136C     		ldr	r3, [r2, #64]
 1698 0044 23F00203 		bic	r3, r3, #2
 1699 0048 1364     		str	r3, [r2, #64]
 1700 004a F7E7     		b	.L110
 1701              	.L119:
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 50


 582:Core/Src/tim.c **** 
 1702              		.loc 1 582 5 view .LVU546
 1703 004c 02F50C32 		add	r2, r2, #143360
 1704 0050 136C     		ldr	r3, [r2, #64]
 1705 0052 23F00403 		bic	r3, r3, #4
 1706 0056 1364     		str	r3, [r2, #64]
 585:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1707              		.loc 1 585 5 view .LVU547
 1708 0058 C06A     		ldr	r0, [r0, #44]
 1709              	.LVL98:
 585:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1710              		.loc 1 585 5 is_stmt 0 view .LVU548
 1711 005a FFF7FEFF 		bl	HAL_DMA_DeInit
 1712              	.LVL99:
 1713 005e EDE7     		b	.L110
 1714              	.LVL100:
 1715              	.L120:
 596:Core/Src/tim.c **** 
 1716              		.loc 1 596 5 is_stmt 1 view .LVU549
 1717 0060 02F59A32 		add	r2, r2, #78848
 1718 0064 536C     		ldr	r3, [r2, #68]
 1719 0066 23F00203 		bic	r3, r3, #2
 1720 006a 5364     		str	r3, [r2, #68]
 599:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1721              		.loc 1 599 5 view .LVU550
 1722 006c 2D20     		movs	r0, #45
 1723              	.LVL101:
 599:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1724              		.loc 1 599 5 is_stmt 0 view .LVU551
 1725 006e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1726              	.LVL102:
 1727 0072 E3E7     		b	.L110
 1728              	.L122:
 1729              		.align	2
 1730              	.L121:
 1731 0074 00000140 		.word	1073807360
 1732 0078 00040040 		.word	1073742848
 1733 007c 00080040 		.word	1073743872
 1734 0080 00040140 		.word	1073808384
 1735 0084 00440140 		.word	1073824768
 1736              		.cfi_endproc
 1737              	.LFE246:
 1739              		.global	hdma_tim4_ch3
 1740              		.section	.bss.hdma_tim4_ch3,"aw",%nobits
 1741              		.align	2
 1744              	hdma_tim4_ch3:
 1745 0000 00000000 		.space	96
 1745      00000000 
 1745      00000000 
 1745      00000000 
 1745      00000000 
 1746              		.global	htim10
 1747              		.section	.bss.htim10,"aw",%nobits
 1748              		.align	2
 1751              	htim10:
 1752 0000 00000000 		.space	72
 1752      00000000 
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 51


 1752      00000000 
 1752      00000000 
 1752      00000000 
 1753              		.global	htim8
 1754              		.section	.bss.htim8,"aw",%nobits
 1755              		.align	2
 1758              	htim8:
 1759 0000 00000000 		.space	72
 1759      00000000 
 1759      00000000 
 1759      00000000 
 1759      00000000 
 1760              		.global	htim4
 1761              		.section	.bss.htim4,"aw",%nobits
 1762              		.align	2
 1765              	htim4:
 1766 0000 00000000 		.space	72
 1766      00000000 
 1766      00000000 
 1766      00000000 
 1766      00000000 
 1767              		.global	htim3
 1768              		.section	.bss.htim3,"aw",%nobits
 1769              		.align	2
 1772              	htim3:
 1773 0000 00000000 		.space	72
 1773      00000000 
 1773      00000000 
 1773      00000000 
 1773      00000000 
 1774              		.global	htim1
 1775              		.section	.bss.htim1,"aw",%nobits
 1776              		.align	2
 1779              	htim1:
 1780 0000 00000000 		.space	72
 1780      00000000 
 1780      00000000 
 1780      00000000 
 1780      00000000 
 1781              		.text
 1782              	.Letext0:
 1783              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1784              		.file 3 "D:/Applications/arm-gnu-toolchain-13.2.Rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 1785              		.file 4 "D:/Applications/arm-gnu-toolchain-13.2.Rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 1786              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1787              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1788              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1789              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1790              		.file 9 "Core/Inc/tim.h"
 1791              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1792              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1793              		.file 12 "Core/Inc/main.h"
 1794              		.file 13 "<built-in>"
ARM GAS  C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:21     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:27     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:254    .text.HAL_TIM_Base_MspInit:000000f4 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1744   .bss.hdma_tim4_ch3:00000000 hdma_tim4_ch3
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:266    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:272    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:594    .text.HAL_TIM_MspPostInit:00000150 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:609    .text.MX_TIM1_Init:00000000 $t
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:615    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:884    .text.MX_TIM1_Init:00000118 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1779   .bss.htim1:00000000 htim1
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:890    .text.MX_TIM3_Init:00000000 $t
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:896    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1059   .text.MX_TIM3_Init:000000a4 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1772   .bss.htim3:00000000 htim3
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1065   .text.MX_TIM4_Init:00000000 $t
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1071   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1234   .text.MX_TIM4_Init:000000a4 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1765   .bss.htim4:00000000 htim4
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1240   .text.MX_TIM8_Init:00000000 $t
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1246   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1499   .text.MX_TIM8_Init:00000104 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1758   .bss.htim8:00000000 htim8
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1505   .text.MX_TIM10_Init:00000000 $t
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1511   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1624   .text.MX_TIM10_Init:0000006c $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1751   .bss.htim10:00000000 htim10
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1630   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1636   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1731   .text.HAL_TIM_Base_MspDeInit:00000074 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1741   .bss.hdma_tim4_ch3:00000000 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1748   .bss.htim10:00000000 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1755   .bss.htim8:00000000 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1762   .bss.htim4:00000000 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1769   .bss.htim3:00000000 $d
C:\Users\晚风\AppData\Local\Temp\ccAnIkPu.s:1776   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
