    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; InputPin
InputPin__0__DM__MASK EQU 0x07
InputPin__0__DM__SHIFT EQU 0
InputPin__0__DR EQU CYREG_PRT0_DR
InputPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
InputPin__0__HSIOM_MASK EQU 0x0000000F
InputPin__0__HSIOM_SHIFT EQU 0
InputPin__0__INTCFG EQU CYREG_PRT0_INTCFG
InputPin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
InputPin__0__MASK EQU 0x01
InputPin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
InputPin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
InputPin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
InputPin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
InputPin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
InputPin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
InputPin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
InputPin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
InputPin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
InputPin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
InputPin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
InputPin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
InputPin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
InputPin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
InputPin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
InputPin__0__PC EQU CYREG_PRT0_PC
InputPin__0__PC2 EQU CYREG_PRT0_PC2
InputPin__0__PORT EQU 0
InputPin__0__PS EQU CYREG_PRT0_PS
InputPin__0__SHIFT EQU 0
InputPin__DR EQU CYREG_PRT0_DR
InputPin__INTCFG EQU CYREG_PRT0_INTCFG
InputPin__INTSTAT EQU CYREG_PRT0_INTSTAT
InputPin__MASK EQU 0x01
InputPin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
InputPin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
InputPin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
InputPin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
InputPin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
InputPin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
InputPin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
InputPin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
InputPin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
InputPin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
InputPin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
InputPin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
InputPin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
InputPin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
InputPin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
InputPin__PC EQU CYREG_PRT0_PC
InputPin__PC2 EQU CYREG_PRT0_PC2
InputPin__PORT EQU 0
InputPin__PS EQU CYREG_PRT0_PS
InputPin__SHIFT EQU 0
InputPin__SNAP EQU CYREG_PRT0_INTSTAT

; OutputPinHW
OutputPinHW__0__DM__MASK EQU 0x07
OutputPinHW__0__DM__SHIFT EQU 0
OutputPinHW__0__DR EQU CYREG_PRT2_DR
OutputPinHW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
OutputPinHW__0__HSIOM_MASK EQU 0x0000000F
OutputPinHW__0__HSIOM_SHIFT EQU 0
OutputPinHW__0__INTCFG EQU CYREG_PRT2_INTCFG
OutputPinHW__0__INTSTAT EQU CYREG_PRT2_INTSTAT
OutputPinHW__0__MASK EQU 0x01
OutputPinHW__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
OutputPinHW__0__OUT_SEL_SHIFT EQU 0
OutputPinHW__0__OUT_SEL_VAL EQU 1
OutputPinHW__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
OutputPinHW__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
OutputPinHW__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
OutputPinHW__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
OutputPinHW__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
OutputPinHW__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
OutputPinHW__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
OutputPinHW__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
OutputPinHW__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
OutputPinHW__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
OutputPinHW__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
OutputPinHW__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
OutputPinHW__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
OutputPinHW__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
OutputPinHW__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
OutputPinHW__0__PC EQU CYREG_PRT2_PC
OutputPinHW__0__PC2 EQU CYREG_PRT2_PC2
OutputPinHW__0__PORT EQU 2
OutputPinHW__0__PS EQU CYREG_PRT2_PS
OutputPinHW__0__SHIFT EQU 0
OutputPinHW__DR EQU CYREG_PRT2_DR
OutputPinHW__INTCFG EQU CYREG_PRT2_INTCFG
OutputPinHW__INTSTAT EQU CYREG_PRT2_INTSTAT
OutputPinHW__MASK EQU 0x01
OutputPinHW__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
OutputPinHW__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
OutputPinHW__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
OutputPinHW__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
OutputPinHW__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
OutputPinHW__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
OutputPinHW__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
OutputPinHW__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
OutputPinHW__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
OutputPinHW__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
OutputPinHW__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
OutputPinHW__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
OutputPinHW__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
OutputPinHW__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
OutputPinHW__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
OutputPinHW__PC EQU CYREG_PRT2_PC
OutputPinHW__PC2 EQU CYREG_PRT2_PC2
OutputPinHW__PORT EQU 2
OutputPinHW__PS EQU CYREG_PRT2_PS
OutputPinHW__SHIFT EQU 0

; OutputPinSW
OutputPinSW__0__DM__MASK EQU 0x07
OutputPinSW__0__DM__SHIFT EQU 0
OutputPinSW__0__DR EQU CYREG_PRT1_DR
OutputPinSW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OutputPinSW__0__HSIOM_MASK EQU 0x0000000F
OutputPinSW__0__HSIOM_SHIFT EQU 0
OutputPinSW__0__INTCFG EQU CYREG_PRT1_INTCFG
OutputPinSW__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OutputPinSW__0__MASK EQU 0x01
OutputPinSW__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OutputPinSW__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OutputPinSW__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OutputPinSW__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OutputPinSW__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OutputPinSW__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OutputPinSW__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OutputPinSW__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OutputPinSW__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OutputPinSW__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OutputPinSW__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OutputPinSW__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OutputPinSW__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OutputPinSW__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OutputPinSW__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OutputPinSW__0__PC EQU CYREG_PRT1_PC
OutputPinSW__0__PC2 EQU CYREG_PRT1_PC2
OutputPinSW__0__PORT EQU 1
OutputPinSW__0__PS EQU CYREG_PRT1_PS
OutputPinSW__0__SHIFT EQU 0
OutputPinSW__DR EQU CYREG_PRT1_DR
OutputPinSW__INTCFG EQU CYREG_PRT1_INTCFG
OutputPinSW__INTSTAT EQU CYREG_PRT1_INTSTAT
OutputPinSW__MASK EQU 0x01
OutputPinSW__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OutputPinSW__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OutputPinSW__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OutputPinSW__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OutputPinSW__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OutputPinSW__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OutputPinSW__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OutputPinSW__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OutputPinSW__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OutputPinSW__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OutputPinSW__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OutputPinSW__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OutputPinSW__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OutputPinSW__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OutputPinSW__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OutputPinSW__PC EQU CYREG_PRT1_PC
OutputPinSW__PC2 EQU CYREG_PRT1_PC2
OutputPinSW__PORT EQU 1
OutputPinSW__PS EQU CYREG_PRT1_PS
OutputPinSW__SHIFT EQU 0

; InputInterrupt
InputInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
InputInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
InputInterrupt__INTC_MASK EQU 0x01
InputInterrupt__INTC_NUMBER EQU 0
InputInterrupt__INTC_PRIOR_MASK EQU 0xC0
InputInterrupt__INTC_PRIOR_NUM EQU 3
InputInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
InputInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
InputInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04B61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0080
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
