

================================================================
== Vivado HLS Report for 'hier_func'
================================================================
* Date:           Tue Nov 19 19:46:22 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+----------+
    |        Latency        |        Interval       | Pipeline |
    |    min    |    max    |    min    |    max    |   Type   |
    +-----------+-----------+-----------+-----------+----------+
    |  134414371|  134414371|  134414341|  134414341| dataflow |
    +-----------+-----------+-----------+-----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_V)"   --->   Operation 6 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stream_array_line_0_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 7 'alloca' 'stream_array_line_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stream_array_line_1_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 8 'alloca' 'stream_array_line_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stream_array_line_2_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 9 'alloca' 'stream_array_line_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stream_array_line_3_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 10 'alloca' 'stream_array_line_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stream_array_line_4_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 11 'alloca' 'stream_array_line_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stream_array_line_5_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 12 'alloca' 'stream_array_line_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stream_array_line_6_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 13 'alloca' 'stream_array_line_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stream_array_line_7_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 14 'alloca' 'stream_array_line_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stream_array_line_8_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 15 'alloca' 'stream_array_line_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stream_array_line_9_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 16 'alloca' 'stream_array_line_9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stream_array_line_10_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 17 'alloca' 'stream_array_line_10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stream_array_line_11_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 18 'alloca' 'stream_array_line_11_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stream_array_line_12_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 19 'alloca' 'stream_array_line_12_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stream_array_line_13_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 20 'alloca' 'stream_array_line_13_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stream_array_line_14_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 21 'alloca' 'stream_array_line_14_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stream_array_line_15_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 22 'alloca' 'stream_array_line_15_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%stream_array_line_16_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 23 'alloca' 'stream_array_line_16_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stream_array_line_17_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 24 'alloca' 'stream_array_line_17_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stream_array_line_18_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 25 'alloca' 'stream_array_line_18_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%stream_array_line_19_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 26 'alloca' 'stream_array_line_19_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stream_array_line_20_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 27 'alloca' 'stream_array_line_20_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%stream_array_line_21_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 28 'alloca' 'stream_array_line_21_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%stream_array_line_22_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 29 'alloca' 'stream_array_line_22_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%stream_array_line_23_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 30 'alloca' 'stream_array_line_23_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%stream_array_line_24_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 31 'alloca' 'stream_array_line_24_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%stream_array_line_25_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 32 'alloca' 'stream_array_line_25_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%stream_array_line_26_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 33 'alloca' 'stream_array_line_26_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%stream_array_line_27_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 34 'alloca' 'stream_array_line_27_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%stream_array_line_28_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 35 'alloca' 'stream_array_line_28_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%stream_array_line_29_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 36 'alloca' 'stream_array_line_29_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%stream_array_line_30_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 37 'alloca' 'stream_array_line_30_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%stream_array_line_31_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 38 'alloca' 'stream_array_line_31_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%stream_array_line_32_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 39 'alloca' 'stream_array_line_32_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%stream_array_line_33_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 40 'alloca' 'stream_array_line_33_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%stream_array_line_34_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 41 'alloca' 'stream_array_line_34_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%stream_array_line_35_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 42 'alloca' 'stream_array_line_35_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%stream_array_line_36_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 43 'alloca' 'stream_array_line_36_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%stream_array_line_37_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 44 'alloca' 'stream_array_line_37_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%stream_array_line_38_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 45 'alloca' 'stream_array_line_38_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%stream_array_line_39_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 46 'alloca' 'stream_array_line_39_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%stream_array_line_40_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 47 'alloca' 'stream_array_line_40_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%stream_array_line_41_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 48 'alloca' 'stream_array_line_41_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%stream_array_line_42_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 49 'alloca' 'stream_array_line_42_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%stream_array_line_43_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 50 'alloca' 'stream_array_line_43_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%stream_array_line_44_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 51 'alloca' 'stream_array_line_44_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%stream_array_line_45_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 52 'alloca' 'stream_array_line_45_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%stream_array_line_46_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 53 'alloca' 'stream_array_line_46_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%stream_array_line_47_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 54 'alloca' 'stream_array_line_47_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%stream_array_line_48_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 55 'alloca' 'stream_array_line_48_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%stream_array_line_49_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 56 'alloca' 'stream_array_line_49_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%stream_array_line_50_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 57 'alloca' 'stream_array_line_50_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%stream_array_line_51_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 58 'alloca' 'stream_array_line_51_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%stream_array_line_52_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 59 'alloca' 'stream_array_line_52_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%stream_array_line_53_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 60 'alloca' 'stream_array_line_53_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%stream_array_line_54_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 61 'alloca' 'stream_array_line_54_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%stream_array_line_55_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 62 'alloca' 'stream_array_line_55_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%stream_array_line_56_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 63 'alloca' 'stream_array_line_56_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%stream_array_line_57_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 64 'alloca' 'stream_array_line_57_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%stream_array_line_58_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 65 'alloca' 'stream_array_line_58_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%stream_array_line_59_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 66 'alloca' 'stream_array_line_59_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%stream_array_line_60_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 67 'alloca' 'stream_array_line_60_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%stream_array_line_61_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 68 'alloca' 'stream_array_line_61_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%stream_array_line_62_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 69 'alloca' 'stream_array_line_62_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%stream_array_line_63_V_V = alloca i32, align 4" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 70 'alloca' 'stream_array_line_63_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @tancalc(i512* %gmem0, i64 %input_V_read, i32* %stream_array_line_0_V_V, i32* %stream_array_line_1_V_V, i32* %stream_array_line_2_V_V, i32* %stream_array_line_3_V_V, i32* %stream_array_line_4_V_V, i32* %stream_array_line_5_V_V, i32* %stream_array_line_6_V_V, i32* %stream_array_line_7_V_V, i32* %stream_array_line_8_V_V, i32* %stream_array_line_9_V_V, i32* %stream_array_line_10_V_V, i32* %stream_array_line_11_V_V, i32* %stream_array_line_12_V_V, i32* %stream_array_line_13_V_V, i32* %stream_array_line_14_V_V, i32* %stream_array_line_15_V_V, i32* %stream_array_line_16_V_V, i32* %stream_array_line_17_V_V, i32* %stream_array_line_18_V_V, i32* %stream_array_line_19_V_V, i32* %stream_array_line_20_V_V, i32* %stream_array_line_21_V_V, i32* %stream_array_line_22_V_V, i32* %stream_array_line_23_V_V, i32* %stream_array_line_24_V_V, i32* %stream_array_line_25_V_V, i32* %stream_array_line_26_V_V, i32* %stream_array_line_27_V_V, i32* %stream_array_line_28_V_V, i32* %stream_array_line_29_V_V, i32* %stream_array_line_30_V_V, i32* %stream_array_line_31_V_V, i32* %stream_array_line_32_V_V, i32* %stream_array_line_33_V_V, i32* %stream_array_line_34_V_V, i32* %stream_array_line_35_V_V, i32* %stream_array_line_36_V_V, i32* %stream_array_line_37_V_V, i32* %stream_array_line_38_V_V, i32* %stream_array_line_39_V_V, i32* %stream_array_line_40_V_V, i32* %stream_array_line_41_V_V, i32* %stream_array_line_42_V_V, i32* %stream_array_line_43_V_V, i32* %stream_array_line_44_V_V, i32* %stream_array_line_45_V_V, i32* %stream_array_line_46_V_V, i32* %stream_array_line_47_V_V, i32* %stream_array_line_48_V_V, i32* %stream_array_line_49_V_V, i32* %stream_array_line_50_V_V, i32* %stream_array_line_51_V_V, i32* %stream_array_line_52_V_V, i32* %stream_array_line_53_V_V, i32* %stream_array_line_54_V_V, i32* %stream_array_line_55_V_V, i32* %stream_array_line_56_V_V, i32* %stream_array_line_57_V_V, i32* %stream_array_line_58_V_V, i32* %stream_array_line_59_V_V, i32* %stream_array_line_60_V_V, i32* %stream_array_line_61_V_V, i32* %stream_array_line_62_V_V, i32* %stream_array_line_63_V_V)" [tancoeff/tancoeff/hier_func.cpp:14]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @tancalc(i512* %gmem0, i64 %input_V_read, i32* %stream_array_line_0_V_V, i32* %stream_array_line_1_V_V, i32* %stream_array_line_2_V_V, i32* %stream_array_line_3_V_V, i32* %stream_array_line_4_V_V, i32* %stream_array_line_5_V_V, i32* %stream_array_line_6_V_V, i32* %stream_array_line_7_V_V, i32* %stream_array_line_8_V_V, i32* %stream_array_line_9_V_V, i32* %stream_array_line_10_V_V, i32* %stream_array_line_11_V_V, i32* %stream_array_line_12_V_V, i32* %stream_array_line_13_V_V, i32* %stream_array_line_14_V_V, i32* %stream_array_line_15_V_V, i32* %stream_array_line_16_V_V, i32* %stream_array_line_17_V_V, i32* %stream_array_line_18_V_V, i32* %stream_array_line_19_V_V, i32* %stream_array_line_20_V_V, i32* %stream_array_line_21_V_V, i32* %stream_array_line_22_V_V, i32* %stream_array_line_23_V_V, i32* %stream_array_line_24_V_V, i32* %stream_array_line_25_V_V, i32* %stream_array_line_26_V_V, i32* %stream_array_line_27_V_V, i32* %stream_array_line_28_V_V, i32* %stream_array_line_29_V_V, i32* %stream_array_line_30_V_V, i32* %stream_array_line_31_V_V, i32* %stream_array_line_32_V_V, i32* %stream_array_line_33_V_V, i32* %stream_array_line_34_V_V, i32* %stream_array_line_35_V_V, i32* %stream_array_line_36_V_V, i32* %stream_array_line_37_V_V, i32* %stream_array_line_38_V_V, i32* %stream_array_line_39_V_V, i32* %stream_array_line_40_V_V, i32* %stream_array_line_41_V_V, i32* %stream_array_line_42_V_V, i32* %stream_array_line_43_V_V, i32* %stream_array_line_44_V_V, i32* %stream_array_line_45_V_V, i32* %stream_array_line_46_V_V, i32* %stream_array_line_47_V_V, i32* %stream_array_line_48_V_V, i32* %stream_array_line_49_V_V, i32* %stream_array_line_50_V_V, i32* %stream_array_line_51_V_V, i32* %stream_array_line_52_V_V, i32* %stream_array_line_53_V_V, i32* %stream_array_line_54_V_V, i32* %stream_array_line_55_V_V, i32* %stream_array_line_56_V_V, i32* %stream_array_line_57_V_V, i32* %stream_array_line_58_V_V, i32* %stream_array_line_59_V_V, i32* %stream_array_line_60_V_V, i32* %stream_array_line_61_V_V, i32* %stream_array_line_62_V_V, i32* %stream_array_line_63_V_V)" [tancoeff/tancoeff/hier_func.cpp:14]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @fifo(i32* %stream_array_line_0_V_V, i32* %stream_array_line_1_V_V, i32* %stream_array_line_2_V_V, i32* %stream_array_line_3_V_V, i32* %stream_array_line_4_V_V, i32* %stream_array_line_5_V_V, i32* %stream_array_line_6_V_V, i32* %stream_array_line_7_V_V, i32* %stream_array_line_8_V_V, i32* %stream_array_line_9_V_V, i32* %stream_array_line_10_V_V, i32* %stream_array_line_11_V_V, i32* %stream_array_line_12_V_V, i32* %stream_array_line_13_V_V, i32* %stream_array_line_14_V_V, i32* %stream_array_line_15_V_V, i32* %stream_array_line_16_V_V, i32* %stream_array_line_17_V_V, i32* %stream_array_line_18_V_V, i32* %stream_array_line_19_V_V, i32* %stream_array_line_20_V_V, i32* %stream_array_line_21_V_V, i32* %stream_array_line_22_V_V, i32* %stream_array_line_23_V_V, i32* %stream_array_line_24_V_V, i32* %stream_array_line_25_V_V, i32* %stream_array_line_26_V_V, i32* %stream_array_line_27_V_V, i32* %stream_array_line_28_V_V, i32* %stream_array_line_29_V_V, i32* %stream_array_line_30_V_V, i32* %stream_array_line_31_V_V, i32* %stream_array_line_32_V_V, i32* %stream_array_line_33_V_V, i32* %stream_array_line_34_V_V, i32* %stream_array_line_35_V_V, i32* %stream_array_line_36_V_V, i32* %stream_array_line_37_V_V, i32* %stream_array_line_38_V_V, i32* %stream_array_line_39_V_V, i32* %stream_array_line_40_V_V, i32* %stream_array_line_41_V_V, i32* %stream_array_line_42_V_V, i32* %stream_array_line_43_V_V, i32* %stream_array_line_44_V_V, i32* %stream_array_line_45_V_V, i32* %stream_array_line_46_V_V, i32* %stream_array_line_47_V_V, i32* %stream_array_line_48_V_V, i32* %stream_array_line_49_V_V, i32* %stream_array_line_50_V_V, i32* %stream_array_line_51_V_V, i32* %stream_array_line_52_V_V, i32* %stream_array_line_53_V_V, i32* %stream_array_line_54_V_V, i32* %stream_array_line_55_V_V, i32* %stream_array_line_56_V_V, i32* %stream_array_line_57_V_V, i32* %stream_array_line_58_V_V, i32* %stream_array_line_59_V_V, i32* %stream_array_line_60_V_V, i32* %stream_array_line_61_V_V, i32* %stream_array_line_62_V_V, i32* %stream_array_line_63_V_V, i32* %output_V_V)" [tancoeff/tancoeff/hier_func.cpp:15]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @fifo(i32* %stream_array_line_0_V_V, i32* %stream_array_line_1_V_V, i32* %stream_array_line_2_V_V, i32* %stream_array_line_3_V_V, i32* %stream_array_line_4_V_V, i32* %stream_array_line_5_V_V, i32* %stream_array_line_6_V_V, i32* %stream_array_line_7_V_V, i32* %stream_array_line_8_V_V, i32* %stream_array_line_9_V_V, i32* %stream_array_line_10_V_V, i32* %stream_array_line_11_V_V, i32* %stream_array_line_12_V_V, i32* %stream_array_line_13_V_V, i32* %stream_array_line_14_V_V, i32* %stream_array_line_15_V_V, i32* %stream_array_line_16_V_V, i32* %stream_array_line_17_V_V, i32* %stream_array_line_18_V_V, i32* %stream_array_line_19_V_V, i32* %stream_array_line_20_V_V, i32* %stream_array_line_21_V_V, i32* %stream_array_line_22_V_V, i32* %stream_array_line_23_V_V, i32* %stream_array_line_24_V_V, i32* %stream_array_line_25_V_V, i32* %stream_array_line_26_V_V, i32* %stream_array_line_27_V_V, i32* %stream_array_line_28_V_V, i32* %stream_array_line_29_V_V, i32* %stream_array_line_30_V_V, i32* %stream_array_line_31_V_V, i32* %stream_array_line_32_V_V, i32* %stream_array_line_33_V_V, i32* %stream_array_line_34_V_V, i32* %stream_array_line_35_V_V, i32* %stream_array_line_36_V_V, i32* %stream_array_line_37_V_V, i32* %stream_array_line_38_V_V, i32* %stream_array_line_39_V_V, i32* %stream_array_line_40_V_V, i32* %stream_array_line_41_V_V, i32* %stream_array_line_42_V_V, i32* %stream_array_line_43_V_V, i32* %stream_array_line_44_V_V, i32* %stream_array_line_45_V_V, i32* %stream_array_line_46_V_V, i32* %stream_array_line_47_V_V, i32* %stream_array_line_48_V_V, i32* %stream_array_line_49_V_V, i32* %stream_array_line_50_V_V, i32* %stream_array_line_51_V_V, i32* %stream_array_line_52_V_V, i32* %stream_array_line_53_V_V, i32* %stream_array_line_54_V_V, i32* %stream_array_line_55_V_V, i32* %stream_array_line_56_V_V, i32* %stream_array_line_57_V_V, i32* %stream_array_line_58_V_V, i32* %stream_array_line_59_V_V, i32* %stream_array_line_60_V_V, i32* %stream_array_line_61_V_V, i32* %stream_array_line_62_V_V, i32* %stream_array_line_63_V_V, i32* %output_V_V)" [tancoeff/tancoeff/hier_func.cpp:15]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !148"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str13) nounwind" [tancoeff/tancoeff/hier_func.cpp:9]   --->   Operation 76 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !154"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @hier_func_str) nounwind"   --->   Operation 78 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str34, [1 x i8]* @p_str34, i32 256, i32 256, i32* %stream_array_line_0_V_V, i32* %stream_array_line_0_V_V)"   --->   Operation 79 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str41, [1 x i8]* @p_str41, i32 256, i32 256, i32* %stream_array_line_1_V_V, i32* %stream_array_line_1_V_V)"   --->   Operation 81 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [1 x i8]* @p_str47)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str48, [1 x i8]* @p_str48, i32 256, i32 256, i32* %stream_array_line_2_V_V, i32* %stream_array_line_2_V_V)"   --->   Operation 83 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str55, [1 x i8]* @p_str55, i32 256, i32 256, i32* %stream_array_line_3_V_V, i32* %stream_array_line_3_V_V)"   --->   Operation 85 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str62, [1 x i8]* @p_str62, i32 256, i32 256, i32* %stream_array_line_4_V_V, i32* %stream_array_line_4_V_V)"   --->   Operation 87 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str63, i32 0, i32 0, [1 x i8]* @p_str64, [1 x i8]* @p_str65, [1 x i8]* @p_str66, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str67, [1 x i8]* @p_str68)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str69, [1 x i8]* @p_str69, i32 256, i32 256, i32* %stream_array_line_5_V_V, i32* %stream_array_line_5_V_V)"   --->   Operation 89 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str70, i32 0, i32 0, [1 x i8]* @p_str71, [1 x i8]* @p_str72, [1 x i8]* @p_str73, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str74, [1 x i8]* @p_str75)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str76, [1 x i8]* @p_str76, i32 256, i32 256, i32* %stream_array_line_6_V_V, i32* %stream_array_line_6_V_V)"   --->   Operation 91 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str77, i32 0, i32 0, [1 x i8]* @p_str78, [1 x i8]* @p_str79, [1 x i8]* @p_str80, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str81, [1 x i8]* @p_str82)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str83, [1 x i8]* @p_str83, i32 256, i32 256, i32* %stream_array_line_7_V_V, i32* %stream_array_line_7_V_V)"   --->   Operation 93 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str84, i32 0, i32 0, [1 x i8]* @p_str85, [1 x i8]* @p_str86, [1 x i8]* @p_str87, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str88, [1 x i8]* @p_str89)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str90, [1 x i8]* @p_str90, i32 256, i32 256, i32* %stream_array_line_8_V_V, i32* %stream_array_line_8_V_V)"   --->   Operation 95 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str91, i32 0, i32 0, [1 x i8]* @p_str92, [1 x i8]* @p_str93, [1 x i8]* @p_str94, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str95, [1 x i8]* @p_str96)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str97, [1 x i8]* @p_str97, i32 256, i32 256, i32* %stream_array_line_9_V_V, i32* %stream_array_line_9_V_V)"   --->   Operation 97 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str98, i32 0, i32 0, [1 x i8]* @p_str99, [1 x i8]* @p_str100, [1 x i8]* @p_str101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str102, [1 x i8]* @p_str103)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str104, [1 x i8]* @p_str104, i32 256, i32 256, i32* %stream_array_line_10_V_V, i32* %stream_array_line_10_V_V)"   --->   Operation 99 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str105, i32 0, i32 0, [1 x i8]* @p_str106, [1 x i8]* @p_str107, [1 x i8]* @p_str108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str109, [1 x i8]* @p_str110)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 256, i32 256, i32* %stream_array_line_11_V_V, i32* %stream_array_line_11_V_V)"   --->   Operation 101 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [1 x i8]* @p_str113, [1 x i8]* @p_str114, [1 x i8]* @p_str115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str117)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str118, [1 x i8]* @p_str118, i32 256, i32 256, i32* %stream_array_line_12_V_V, i32* %stream_array_line_12_V_V)"   --->   Operation 103 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 256, i32 256, i32* %stream_array_line_13_V_V, i32* %stream_array_line_13_V_V)"   --->   Operation 105 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str132, [1 x i8]* @p_str132, i32 256, i32 256, i32* %stream_array_line_14_V_V, i32* %stream_array_line_14_V_V)"   --->   Operation 107 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 256, i32 256, i32* %stream_array_line_15_V_V, i32* %stream_array_line_15_V_V)"   --->   Operation 109 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str146, [1 x i8]* @p_str146, i32 256, i32 256, i32* %stream_array_line_16_V_V, i32* %stream_array_line_16_V_V)"   --->   Operation 111 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str153, [1 x i8]* @p_str153, i32 256, i32 256, i32* %stream_array_line_17_V_V, i32* %stream_array_line_17_V_V)"   --->   Operation 113 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 256, i32 256, i32* %stream_array_line_18_V_V, i32* %stream_array_line_18_V_V)"   --->   Operation 115 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str167, [1 x i8]* @p_str167, i32 256, i32 256, i32* %stream_array_line_19_V_V, i32* %stream_array_line_19_V_V)"   --->   Operation 117 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str174, [1 x i8]* @p_str174, i32 256, i32 256, i32* %stream_array_line_20_V_V, i32* %stream_array_line_20_V_V)"   --->   Operation 119 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str175, i32 0, i32 0, [1 x i8]* @p_str176, [1 x i8]* @p_str177, [1 x i8]* @p_str178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str179, [1 x i8]* @p_str180)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str181, [1 x i8]* @p_str181, i32 256, i32 256, i32* %stream_array_line_21_V_V, i32* %stream_array_line_21_V_V)"   --->   Operation 121 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str182, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str184, [1 x i8]* @p_str185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str186, [1 x i8]* @p_str187)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str188, [1 x i8]* @p_str188, i32 256, i32 256, i32* %stream_array_line_22_V_V, i32* %stream_array_line_22_V_V)"   --->   Operation 123 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str189, i32 0, i32 0, [1 x i8]* @p_str190, [1 x i8]* @p_str191, [1 x i8]* @p_str192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str193, [1 x i8]* @p_str194)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str195, [1 x i8]* @p_str195, i32 256, i32 256, i32* %stream_array_line_23_V_V, i32* %stream_array_line_23_V_V)"   --->   Operation 125 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str196, i32 0, i32 0, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str200, [1 x i8]* @p_str201)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str202, [1 x i8]* @p_str202, i32 256, i32 256, i32* %stream_array_line_24_V_V, i32* %stream_array_line_24_V_V)"   --->   Operation 127 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str203, i32 0, i32 0, [1 x i8]* @p_str204, [1 x i8]* @p_str205, [1 x i8]* @p_str206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str207, [1 x i8]* @p_str208)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str209, [1 x i8]* @p_str209, i32 256, i32 256, i32* %stream_array_line_25_V_V, i32* %stream_array_line_25_V_V)"   --->   Operation 129 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 256, i32 256, i32* %stream_array_line_26_V_V, i32* %stream_array_line_26_V_V)"   --->   Operation 131 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str224, [1 x i8]* @p_str224, i32 256, i32 256, i32* %stream_array_line_27_V_V, i32* %stream_array_line_27_V_V)"   --->   Operation 133 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str225, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str229, [1 x i8]* @p_str230)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str231, [1 x i8]* @p_str231, i32 256, i32 256, i32* %stream_array_line_28_V_V, i32* %stream_array_line_28_V_V)"   --->   Operation 135 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str238, [1 x i8]* @p_str238, i32 256, i32 256, i32* %stream_array_line_29_V_V, i32* %stream_array_line_29_V_V)"   --->   Operation 137 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str239, i32 0, i32 0, [1 x i8]* @p_str240, [1 x i8]* @p_str241, [1 x i8]* @p_str242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str243, [1 x i8]* @p_str244)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str245, [1 x i8]* @p_str245, i32 256, i32 256, i32* %stream_array_line_30_V_V, i32* %stream_array_line_30_V_V)"   --->   Operation 139 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str246, i32 0, i32 0, [1 x i8]* @p_str247, [1 x i8]* @p_str248, [1 x i8]* @p_str249, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str250, [1 x i8]* @p_str251)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str252, [1 x i8]* @p_str252, i32 256, i32 256, i32* %stream_array_line_31_V_V, i32* %stream_array_line_31_V_V)"   --->   Operation 141 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str254, [1 x i8]* @p_str255, [1 x i8]* @p_str256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str257, [1 x i8]* @p_str258)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str259, [1 x i8]* @p_str259, i32 256, i32 256, i32* %stream_array_line_32_V_V, i32* %stream_array_line_32_V_V)"   --->   Operation 143 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str260, i32 0, i32 0, [1 x i8]* @p_str261, [1 x i8]* @p_str262, [1 x i8]* @p_str263, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str264, [1 x i8]* @p_str265)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str266, [1 x i8]* @p_str266, i32 256, i32 256, i32* %stream_array_line_33_V_V, i32* %stream_array_line_33_V_V)"   --->   Operation 145 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str267, i32 0, i32 0, [1 x i8]* @p_str268, [1 x i8]* @p_str269, [1 x i8]* @p_str270, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str271, [1 x i8]* @p_str272)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str273, [1 x i8]* @p_str273, i32 256, i32 256, i32* %stream_array_line_34_V_V, i32* %stream_array_line_34_V_V)"   --->   Operation 147 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str274, i32 0, i32 0, [1 x i8]* @p_str275, [1 x i8]* @p_str276, [1 x i8]* @p_str277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str278, [1 x i8]* @p_str279)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str280, [1 x i8]* @p_str280, i32 256, i32 256, i32* %stream_array_line_35_V_V, i32* %stream_array_line_35_V_V)"   --->   Operation 149 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str281, i32 0, i32 0, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str285, [1 x i8]* @p_str286)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str287, [1 x i8]* @p_str287, i32 256, i32 256, i32* %stream_array_line_36_V_V, i32* %stream_array_line_36_V_V)"   --->   Operation 151 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str288, i32 0, i32 0, [1 x i8]* @p_str289, [1 x i8]* @p_str290, [1 x i8]* @p_str291, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str292, [1 x i8]* @p_str293)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str294, [1 x i8]* @p_str294, i32 256, i32 256, i32* %stream_array_line_37_V_V, i32* %stream_array_line_37_V_V)"   --->   Operation 153 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str295, i32 0, i32 0, [1 x i8]* @p_str296, [1 x i8]* @p_str297, [1 x i8]* @p_str298, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str299, [1 x i8]* @p_str300)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str301, [1 x i8]* @p_str301, i32 256, i32 256, i32* %stream_array_line_38_V_V, i32* %stream_array_line_38_V_V)"   --->   Operation 155 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str302, i32 0, i32 0, [1 x i8]* @p_str303, [1 x i8]* @p_str304, [1 x i8]* @p_str305, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str306, [1 x i8]* @p_str307)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str308, [1 x i8]* @p_str308, i32 256, i32 256, i32* %stream_array_line_39_V_V, i32* %stream_array_line_39_V_V)"   --->   Operation 157 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str309, i32 0, i32 0, [1 x i8]* @p_str310, [1 x i8]* @p_str311, [1 x i8]* @p_str312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str313, [1 x i8]* @p_str314)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str315, [1 x i8]* @p_str315, i32 256, i32 256, i32* %stream_array_line_40_V_V, i32* %stream_array_line_40_V_V)"   --->   Operation 159 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str316, i32 0, i32 0, [1 x i8]* @p_str317, [1 x i8]* @p_str318, [1 x i8]* @p_str319, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str320, [1 x i8]* @p_str321)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str322, [1 x i8]* @p_str322, i32 256, i32 256, i32* %stream_array_line_41_V_V, i32* %stream_array_line_41_V_V)"   --->   Operation 161 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str323, i32 0, i32 0, [1 x i8]* @p_str324, [1 x i8]* @p_str325, [1 x i8]* @p_str326, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str327, [1 x i8]* @p_str328)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str329, [1 x i8]* @p_str329, i32 256, i32 256, i32* %stream_array_line_42_V_V, i32* %stream_array_line_42_V_V)"   --->   Operation 163 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str330, i32 0, i32 0, [1 x i8]* @p_str331, [1 x i8]* @p_str332, [1 x i8]* @p_str333, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str334, [1 x i8]* @p_str335)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str336, [1 x i8]* @p_str336, i32 256, i32 256, i32* %stream_array_line_43_V_V, i32* %stream_array_line_43_V_V)"   --->   Operation 165 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str337, i32 0, i32 0, [1 x i8]* @p_str338, [1 x i8]* @p_str339, [1 x i8]* @p_str340, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str341, [1 x i8]* @p_str342)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str343, [1 x i8]* @p_str343, i32 256, i32 256, i32* %stream_array_line_44_V_V, i32* %stream_array_line_44_V_V)"   --->   Operation 167 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str344, i32 0, i32 0, [1 x i8]* @p_str345, [1 x i8]* @p_str346, [1 x i8]* @p_str347, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str348, [1 x i8]* @p_str349)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str350, [1 x i8]* @p_str350, i32 256, i32 256, i32* %stream_array_line_45_V_V, i32* %stream_array_line_45_V_V)"   --->   Operation 169 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str351, i32 0, i32 0, [1 x i8]* @p_str352, [1 x i8]* @p_str353, [1 x i8]* @p_str354, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str355, [1 x i8]* @p_str356)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str357, [1 x i8]* @p_str357, i32 256, i32 256, i32* %stream_array_line_46_V_V, i32* %stream_array_line_46_V_V)"   --->   Operation 171 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str358, i32 0, i32 0, [1 x i8]* @p_str359, [1 x i8]* @p_str360, [1 x i8]* @p_str361, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str362, [1 x i8]* @p_str363)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str364, [1 x i8]* @p_str364, i32 256, i32 256, i32* %stream_array_line_47_V_V, i32* %stream_array_line_47_V_V)"   --->   Operation 173 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str365, i32 0, i32 0, [1 x i8]* @p_str366, [1 x i8]* @p_str367, [1 x i8]* @p_str368, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str369, [1 x i8]* @p_str370)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str371, [1 x i8]* @p_str371, i32 256, i32 256, i32* %stream_array_line_48_V_V, i32* %stream_array_line_48_V_V)"   --->   Operation 175 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str372, i32 0, i32 0, [1 x i8]* @p_str373, [1 x i8]* @p_str374, [1 x i8]* @p_str375, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str376, [1 x i8]* @p_str377)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str378, [1 x i8]* @p_str378, i32 256, i32 256, i32* %stream_array_line_49_V_V, i32* %stream_array_line_49_V_V)"   --->   Operation 177 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str379, i32 0, i32 0, [1 x i8]* @p_str380, [1 x i8]* @p_str381, [1 x i8]* @p_str382, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str383, [1 x i8]* @p_str384)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str385, [1 x i8]* @p_str385, i32 256, i32 256, i32* %stream_array_line_50_V_V, i32* %stream_array_line_50_V_V)"   --->   Operation 179 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str386, i32 0, i32 0, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str390, [1 x i8]* @p_str391)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str392, [1 x i8]* @p_str392, i32 256, i32 256, i32* %stream_array_line_51_V_V, i32* %stream_array_line_51_V_V)"   --->   Operation 181 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str393, i32 0, i32 0, [1 x i8]* @p_str394, [1 x i8]* @p_str395, [1 x i8]* @p_str396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str397, [1 x i8]* @p_str398)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str399, [1 x i8]* @p_str399, i32 256, i32 256, i32* %stream_array_line_52_V_V, i32* %stream_array_line_52_V_V)"   --->   Operation 183 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str400, i32 0, i32 0, [1 x i8]* @p_str401, [1 x i8]* @p_str402, [1 x i8]* @p_str403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str404, [1 x i8]* @p_str405)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str406, [1 x i8]* @p_str406, i32 256, i32 256, i32* %stream_array_line_53_V_V, i32* %stream_array_line_53_V_V)"   --->   Operation 185 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str407, i32 0, i32 0, [1 x i8]* @p_str408, [1 x i8]* @p_str409, [1 x i8]* @p_str410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str411, [1 x i8]* @p_str412)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str413, [1 x i8]* @p_str413, i32 256, i32 256, i32* %stream_array_line_54_V_V, i32* %stream_array_line_54_V_V)"   --->   Operation 187 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str414, i32 0, i32 0, [1 x i8]* @p_str415, [1 x i8]* @p_str416, [1 x i8]* @p_str417, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str418, [1 x i8]* @p_str419)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str420, [1 x i8]* @p_str420, i32 256, i32 256, i32* %stream_array_line_55_V_V, i32* %stream_array_line_55_V_V)"   --->   Operation 189 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str421, i32 0, i32 0, [1 x i8]* @p_str422, [1 x i8]* @p_str423, [1 x i8]* @p_str424, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str425, [1 x i8]* @p_str426)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str427, [1 x i8]* @p_str427, i32 256, i32 256, i32* %stream_array_line_56_V_V, i32* %stream_array_line_56_V_V)"   --->   Operation 191 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str428, i32 0, i32 0, [1 x i8]* @p_str429, [1 x i8]* @p_str430, [1 x i8]* @p_str431, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str432, [1 x i8]* @p_str433)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str434, [1 x i8]* @p_str434, i32 256, i32 256, i32* %stream_array_line_57_V_V, i32* %stream_array_line_57_V_V)"   --->   Operation 193 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str436, [1 x i8]* @p_str437, [1 x i8]* @p_str438, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str439, [1 x i8]* @p_str440)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str441, [1 x i8]* @p_str441, i32 256, i32 256, i32* %stream_array_line_58_V_V, i32* %stream_array_line_58_V_V)"   --->   Operation 195 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str442, i32 0, i32 0, [1 x i8]* @p_str443, [1 x i8]* @p_str444, [1 x i8]* @p_str445, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str446, [1 x i8]* @p_str447)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str448, [1 x i8]* @p_str448, i32 256, i32 256, i32* %stream_array_line_59_V_V, i32* %stream_array_line_59_V_V)"   --->   Operation 197 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str449, i32 0, i32 0, [1 x i8]* @p_str450, [1 x i8]* @p_str451, [1 x i8]* @p_str452, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str453, [1 x i8]* @p_str454)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str455, [1 x i8]* @p_str455, i32 256, i32 256, i32* %stream_array_line_60_V_V, i32* %stream_array_line_60_V_V)"   --->   Operation 199 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str456, i32 0, i32 0, [1 x i8]* @p_str457, [1 x i8]* @p_str458, [1 x i8]* @p_str459, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str460, [1 x i8]* @p_str461)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str462, [1 x i8]* @p_str462, i32 256, i32 256, i32* %stream_array_line_61_V_V, i32* %stream_array_line_61_V_V)"   --->   Operation 201 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str463, i32 0, i32 0, [1 x i8]* @p_str464, [1 x i8]* @p_str465, [1 x i8]* @p_str466, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str467, [1 x i8]* @p_str468)"   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str469, [1 x i8]* @p_str469, i32 256, i32 256, i32* %stream_array_line_62_V_V, i32* %stream_array_line_62_V_V)"   --->   Operation 203 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str470, i32 0, i32 0, [1 x i8]* @p_str471, [1 x i8]* @p_str472, [1 x i8]* @p_str473, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str474, [1 x i8]* @p_str475)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str476, [1 x i8]* @p_str476, i32 256, i32 256, i32* %stream_array_line_63_V_V, i32* %stream_array_line_63_V_V)"   --->   Operation 205 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_array_line_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str477, i32 0, i32 0, [1 x i8]* @p_str478, [1 x i8]* @p_str479, [1 x i8]* @p_str480, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str481, [1 x i8]* @p_str482)"   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 131072, [6 x i8]* @p_str24, [6 x i8]* @p_str3, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [tancoeff/tancoeff/hier_func.cpp:4]   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [tancoeff/tancoeff/hier_func.cpp:5]   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_V, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [tancoeff/tancoeff/hier_func.cpp:6]   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [tancoeff/tancoeff/hier_func.cpp:7]   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/hier_func.cpp:16]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'input_V' [8]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
