#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 14:45:25 2019
# Process ID: 3182
# Current directory: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado
# Command line: vivado
# Log file: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/vivado.log
# Journal file: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project smart_jtag_cable . -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6558.516 ; gain = 75.434 ; free physical = 4137 ; free virtual = 8091
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/top_module.vhd /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/spi_engine.vhd /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/lib/smart_jtag_cable_pck.vhd /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd}
add_files -fileset constrs_1 -norecurse /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/const/top_pins.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design -dir {/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip} "p_system"
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6683.789 ; gain = 57.023 ; free physical = 3990 ; free virtual = 8007
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
create_bd_cell -type module -reference jtag_cable_comm jtag_cable_comm_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1.5 634 -10} [get_bd_cells jtag_cable_comm_0]
set_property location {2 632 81} [get_bd_cells jtag_cable_comm_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/jtag_cable_comm_0/s_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins jtag_cable_comm_0/s_axi]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</jtag_cable_comm_0/s_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins jtag_cable_comm_0/s_axi_aresetn]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
create_bd_port -dir I jtag_tdo
connect_bd_net [get_bd_ports jtag_tdo] [get_bd_pins jtag_cable_comm_0/jtag_tdo]
create_bd_port -dir O jtag_tck
connect_bd_net [get_bd_ports jtag_tck] [get_bd_pins jtag_cable_comm_0/jtag_tck]
create_bd_port -dir O jtag_tms
startgroup
connect_bd_net [get_bd_ports jtag_tms] [get_bd_pins jtag_cable_comm_0/jtag_tms]
endgroup
set_property location {1105 170} [get_bd_ports jtag_tck]
create_bd_port -dir O jtag_tdi
set_property location {1096 214} [get_bd_ports jtag_tdi]
startgroup
connect_bd_net [get_bd_ports jtag_tdi] [get_bd_pins jtag_cable_comm_0/jtag_tdi]
endgroup
save_bd_design
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd> 
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/ui/bd_b5d6ce7e.ui> 
regenerate_bd_layout
regenerate_bd_layout -routing
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /jtag_cable_comm_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=p_system_processing_system7_0_0_FCLK_CLK0 
save_bd_design
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd> 
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/ui/bd_b5d6ce7e.ui> 
generate_target all [get_files  /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd]
INFO: [BD 41-1662] The design 'p_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/synth/p_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/sim/p_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/hdl/p_system_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'p_system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'p_system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_cable_comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/ip/p_system_auto_pc_0/p_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/hw_handoff/p_system.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/hw_handoff/p_system_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/synth/p_system.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7077.727 ; gain = 61.945 ; free physical = 2571 ; free virtual = 6705
catch { config_ip_cache -export [get_ips -all p_system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all p_system_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all p_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd]
launch_runs -jobs 4 {p_system_processing_system7_0_0_synth_1 p_system_jtag_cable_comm_0_0_synth_1 p_system_rst_ps7_0_100M_0_synth_1 p_system_auto_pc_0_synth_1}
[Fri Mar 29 15:05:58 2019] Launched p_system_processing_system7_0_0_synth_1, p_system_jtag_cable_comm_0_0_synth_1, p_system_rst_ps7_0_100M_0_synth_1, p_system_auto_pc_0_synth_1...
Run output will be captured here:
p_system_processing_system7_0_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_processing_system7_0_0_synth_1/runme.log
p_system_jtag_cable_comm_0_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_jtag_cable_comm_0_0_synth_1/runme.log
p_system_rst_ps7_0_100M_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_rst_ps7_0_100M_0_synth_1/runme.log
p_system_auto_pc_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd] -directory /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd] -top
add_files -norecurse /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/hdl/p_system_wrapper.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd]
set_property file_type {VHDL 2008} [get_files  /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd]
set_property file_type {VHDL 2008} [get_files  /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd]
update_compile_order -fileset sources_1
update_module_reference p_system_jtag_cable_comm_0_0
ERROR: [filemgmt 56-195] Reference 'jtag_cable_comm' contains top file '/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd' of type VHDL 2008. This type is not allowed as the top file in the reference.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /jtag_cable_comm_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=p_system_processing_system7_0_0_FCLK_CLK0 
update_compile_order -fileset sources_1
reset_target all [get_files  /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd]
export_ip_user_files -of_objects  [get_files  /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd]
set_property file_type VHDL [get_files  /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd]
generate_target all [get_files  /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd]
INFO: [BD 41-1662] The design 'p_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd> 
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/synth/p_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/sim/p_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/hdl/p_system_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'p_system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'p_system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_cable_comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/ip/p_system_auto_pc_0/p_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/hw_handoff/p_system.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/hw_handoff/p_system_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/synth/p_system.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7322.832 ; gain = 0.000 ; free physical = 2400 ; free virtual = 6612
catch { config_ip_cache -export [get_ips -all p_system_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP p_system_processing_system7_0_0, cache-ID = 6ba329b791d3d62f; cache size = 1.900 MB.
catch { config_ip_cache -export [get_ips -all p_system_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP p_system_rst_ps7_0_100M_0, cache-ID = 414a1beca267105e; cache size = 1.900 MB.
catch { config_ip_cache -export [get_ips -all p_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP p_system_auto_pc_0, cache-ID = 60c523c682fd8ebf; cache size = 1.900 MB.
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd]
launch_runs -jobs 4 p_system_jtag_cable_comm_0_0_synth_1
[Fri Mar 29 15:10:33 2019] Launched p_system_jtag_cable_comm_0_0_synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_jtag_cable_comm_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/p_system.bd] -directory /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
[Fri Mar 29 15:11:33 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar 29 15:12:11 2019] Launched impl_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/impl_1/runme.log
reset_run impl_1
set_property top top_module [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar 29 15:13:21 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar 29 15:14:40 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar 29 15:15:17 2019] Launched impl_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 8043.504 ; gain = 1.000 ; free physical = 1649 ; free virtual = 5933
Restored from archive | CPU: 0.200000 secs | Memory: 2.118416 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 8043.504 ; gain = 1.000 ; free physical = 1649 ; free virtual = 5933
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8043.504 ; gain = 0.000 ; free physical = 1650 ; free virtual = 5933
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 8211.246 ; gain = 763.375 ; free physical = 1562 ; free virtual = 5848
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 15:23:32 2019...
