
TouchDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008250  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c88  0800851c  0800851c  0000951c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080091a4  080091a4  0000a1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080091ac  080091ac  0000a1ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080091b0  080091b0  0000a1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000cc  24000000  080091b4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000021c  240000cc  08009280  0000b0cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240002e8  08009280  0000b2e8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b0cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015c06  00000000  00000000  0000b0fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002e74  00000000  00000000  00020d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000fe0  00000000  00000000  00023b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003357c  00000000  00000000  00024b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00016535  00000000  00000000  000580d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001496d5  00000000  00000000  0006e609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001b7cde  2**0
                  CONTENTS, READONLY
 17 .debug_rnglists 00000c13  00000000  00000000  001b7d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  000040fc  00000000  00000000  001b8934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005f  00000000  00000000  001bca30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	240000cc 	.word	0x240000cc
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08008504 	.word	0x08008504

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	240000d0 	.word	0x240000d0
 8000308:	08008504 	.word	0x08008504

0800030c <__aeabi_uldivmod>:
 800030c:	b953      	cbnz	r3, 8000324 <__aeabi_uldivmod+0x18>
 800030e:	b94a      	cbnz	r2, 8000324 <__aeabi_uldivmod+0x18>
 8000310:	2900      	cmp	r1, #0
 8000312:	bf08      	it	eq
 8000314:	2800      	cmpeq	r0, #0
 8000316:	bf1c      	itt	ne
 8000318:	f04f 31ff 	movne.w	r1, #4294967295
 800031c:	f04f 30ff 	movne.w	r0, #4294967295
 8000320:	f000 b988 	b.w	8000634 <__aeabi_idiv0>
 8000324:	f1ad 0c08 	sub.w	ip, sp, #8
 8000328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800032c:	f000 f806 	bl	800033c <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4770      	bx	lr

0800033c <__udivmoddi4>:
 800033c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000340:	9d08      	ldr	r5, [sp, #32]
 8000342:	468e      	mov	lr, r1
 8000344:	4604      	mov	r4, r0
 8000346:	4688      	mov	r8, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14a      	bne.n	80003e2 <__udivmoddi4+0xa6>
 800034c:	428a      	cmp	r2, r1
 800034e:	4617      	mov	r7, r2
 8000350:	d962      	bls.n	8000418 <__udivmoddi4+0xdc>
 8000352:	fab2 f682 	clz	r6, r2
 8000356:	b14e      	cbz	r6, 800036c <__udivmoddi4+0x30>
 8000358:	f1c6 0320 	rsb	r3, r6, #32
 800035c:	fa01 f806 	lsl.w	r8, r1, r6
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	40b7      	lsls	r7, r6
 8000366:	ea43 0808 	orr.w	r8, r3, r8
 800036a:	40b4      	lsls	r4, r6
 800036c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fbb8 f1fe 	udiv	r1, r8, lr
 8000378:	0c23      	lsrs	r3, r4, #16
 800037a:	fb0e 8811 	mls	r8, lr, r1, r8
 800037e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000382:	fb01 f20c 	mul.w	r2, r1, ip
 8000386:	429a      	cmp	r2, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x62>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000390:	f080 80ea 	bcs.w	8000568 <__udivmoddi4+0x22c>
 8000394:	429a      	cmp	r2, r3
 8000396:	f240 80e7 	bls.w	8000568 <__udivmoddi4+0x22c>
 800039a:	3902      	subs	r1, #2
 800039c:	443b      	add	r3, r7
 800039e:	1a9a      	subs	r2, r3, r2
 80003a0:	b2a3      	uxth	r3, r4
 80003a2:	fbb2 f0fe 	udiv	r0, r2, lr
 80003a6:	fb0e 2210 	mls	r2, lr, r0, r2
 80003aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003ae:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b2:	459c      	cmp	ip, r3
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0x8e>
 80003b6:	18fb      	adds	r3, r7, r3
 80003b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80003bc:	f080 80d6 	bcs.w	800056c <__udivmoddi4+0x230>
 80003c0:	459c      	cmp	ip, r3
 80003c2:	f240 80d3 	bls.w	800056c <__udivmoddi4+0x230>
 80003c6:	443b      	add	r3, r7
 80003c8:	3802      	subs	r0, #2
 80003ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003ce:	eba3 030c 	sub.w	r3, r3, ip
 80003d2:	2100      	movs	r1, #0
 80003d4:	b11d      	cbz	r5, 80003de <__udivmoddi4+0xa2>
 80003d6:	40f3      	lsrs	r3, r6
 80003d8:	2200      	movs	r2, #0
 80003da:	e9c5 3200 	strd	r3, r2, [r5]
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d905      	bls.n	80003f2 <__udivmoddi4+0xb6>
 80003e6:	b10d      	cbz	r5, 80003ec <__udivmoddi4+0xb0>
 80003e8:	e9c5 0100 	strd	r0, r1, [r5]
 80003ec:	2100      	movs	r1, #0
 80003ee:	4608      	mov	r0, r1
 80003f0:	e7f5      	b.n	80003de <__udivmoddi4+0xa2>
 80003f2:	fab3 f183 	clz	r1, r3
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d146      	bne.n	8000488 <__udivmoddi4+0x14c>
 80003fa:	4573      	cmp	r3, lr
 80003fc:	d302      	bcc.n	8000404 <__udivmoddi4+0xc8>
 80003fe:	4282      	cmp	r2, r0
 8000400:	f200 8105 	bhi.w	800060e <__udivmoddi4+0x2d2>
 8000404:	1a84      	subs	r4, r0, r2
 8000406:	eb6e 0203 	sbc.w	r2, lr, r3
 800040a:	2001      	movs	r0, #1
 800040c:	4690      	mov	r8, r2
 800040e:	2d00      	cmp	r5, #0
 8000410:	d0e5      	beq.n	80003de <__udivmoddi4+0xa2>
 8000412:	e9c5 4800 	strd	r4, r8, [r5]
 8000416:	e7e2      	b.n	80003de <__udivmoddi4+0xa2>
 8000418:	2a00      	cmp	r2, #0
 800041a:	f000 8090 	beq.w	800053e <__udivmoddi4+0x202>
 800041e:	fab2 f682 	clz	r6, r2
 8000422:	2e00      	cmp	r6, #0
 8000424:	f040 80a4 	bne.w	8000570 <__udivmoddi4+0x234>
 8000428:	1a8a      	subs	r2, r1, r2
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000430:	b280      	uxth	r0, r0
 8000432:	b2bc      	uxth	r4, r7
 8000434:	2101      	movs	r1, #1
 8000436:	fbb2 fcfe 	udiv	ip, r2, lr
 800043a:	fb0e 221c 	mls	r2, lr, ip, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb04 f20c 	mul.w	r2, r4, ip
 8000446:	429a      	cmp	r2, r3
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x11e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000450:	d202      	bcs.n	8000458 <__udivmoddi4+0x11c>
 8000452:	429a      	cmp	r2, r3
 8000454:	f200 80e0 	bhi.w	8000618 <__udivmoddi4+0x2dc>
 8000458:	46c4      	mov	ip, r8
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000460:	fb0e 3312 	mls	r3, lr, r2, r3
 8000464:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000468:	fb02 f404 	mul.w	r4, r2, r4
 800046c:	429c      	cmp	r4, r3
 800046e:	d907      	bls.n	8000480 <__udivmoddi4+0x144>
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	f102 30ff 	add.w	r0, r2, #4294967295
 8000476:	d202      	bcs.n	800047e <__udivmoddi4+0x142>
 8000478:	429c      	cmp	r4, r3
 800047a:	f200 80ca 	bhi.w	8000612 <__udivmoddi4+0x2d6>
 800047e:	4602      	mov	r2, r0
 8000480:	1b1b      	subs	r3, r3, r4
 8000482:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000486:	e7a5      	b.n	80003d4 <__udivmoddi4+0x98>
 8000488:	f1c1 0620 	rsb	r6, r1, #32
 800048c:	408b      	lsls	r3, r1
 800048e:	fa22 f706 	lsr.w	r7, r2, r6
 8000492:	431f      	orrs	r7, r3
 8000494:	fa0e f401 	lsl.w	r4, lr, r1
 8000498:	fa20 f306 	lsr.w	r3, r0, r6
 800049c:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a4:	4323      	orrs	r3, r4
 80004a6:	fa00 f801 	lsl.w	r8, r0, r1
 80004aa:	fa1f fc87 	uxth.w	ip, r7
 80004ae:	fbbe f0f9 	udiv	r0, lr, r9
 80004b2:	0c1c      	lsrs	r4, r3, #16
 80004b4:	fb09 ee10 	mls	lr, r9, r0, lr
 80004b8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004bc:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c0:	45a6      	cmp	lr, r4
 80004c2:	fa02 f201 	lsl.w	r2, r2, r1
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x1a0>
 80004c8:	193c      	adds	r4, r7, r4
 80004ca:	f100 3aff 	add.w	sl, r0, #4294967295
 80004ce:	f080 809c 	bcs.w	800060a <__udivmoddi4+0x2ce>
 80004d2:	45a6      	cmp	lr, r4
 80004d4:	f240 8099 	bls.w	800060a <__udivmoddi4+0x2ce>
 80004d8:	3802      	subs	r0, #2
 80004da:	443c      	add	r4, r7
 80004dc:	eba4 040e 	sub.w	r4, r4, lr
 80004e0:	fa1f fe83 	uxth.w	lr, r3
 80004e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004e8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f0:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f4:	45a4      	cmp	ip, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x1ce>
 80004f8:	193c      	adds	r4, r7, r4
 80004fa:	f103 3eff 	add.w	lr, r3, #4294967295
 80004fe:	f080 8082 	bcs.w	8000606 <__udivmoddi4+0x2ca>
 8000502:	45a4      	cmp	ip, r4
 8000504:	d97f      	bls.n	8000606 <__udivmoddi4+0x2ca>
 8000506:	3b02      	subs	r3, #2
 8000508:	443c      	add	r4, r7
 800050a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800050e:	eba4 040c 	sub.w	r4, r4, ip
 8000512:	fba0 ec02 	umull	lr, ip, r0, r2
 8000516:	4564      	cmp	r4, ip
 8000518:	4673      	mov	r3, lr
 800051a:	46e1      	mov	r9, ip
 800051c:	d362      	bcc.n	80005e4 <__udivmoddi4+0x2a8>
 800051e:	d05f      	beq.n	80005e0 <__udivmoddi4+0x2a4>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x1fe>
 8000522:	ebb8 0203 	subs.w	r2, r8, r3
 8000526:	eb64 0409 	sbc.w	r4, r4, r9
 800052a:	fa04 f606 	lsl.w	r6, r4, r6
 800052e:	fa22 f301 	lsr.w	r3, r2, r1
 8000532:	431e      	orrs	r6, r3
 8000534:	40cc      	lsrs	r4, r1
 8000536:	e9c5 6400 	strd	r6, r4, [r5]
 800053a:	2100      	movs	r1, #0
 800053c:	e74f      	b.n	80003de <__udivmoddi4+0xa2>
 800053e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000542:	0c01      	lsrs	r1, r0, #16
 8000544:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000548:	b280      	uxth	r0, r0
 800054a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800054e:	463b      	mov	r3, r7
 8000550:	4638      	mov	r0, r7
 8000552:	463c      	mov	r4, r7
 8000554:	46b8      	mov	r8, r7
 8000556:	46be      	mov	lr, r7
 8000558:	2620      	movs	r6, #32
 800055a:	fbb1 f1f7 	udiv	r1, r1, r7
 800055e:	eba2 0208 	sub.w	r2, r2, r8
 8000562:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000566:	e766      	b.n	8000436 <__udivmoddi4+0xfa>
 8000568:	4601      	mov	r1, r0
 800056a:	e718      	b.n	800039e <__udivmoddi4+0x62>
 800056c:	4610      	mov	r0, r2
 800056e:	e72c      	b.n	80003ca <__udivmoddi4+0x8e>
 8000570:	f1c6 0220 	rsb	r2, r6, #32
 8000574:	fa2e f302 	lsr.w	r3, lr, r2
 8000578:	40b7      	lsls	r7, r6
 800057a:	40b1      	lsls	r1, r6
 800057c:	fa20 f202 	lsr.w	r2, r0, r2
 8000580:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000584:	430a      	orrs	r2, r1
 8000586:	fbb3 f8fe 	udiv	r8, r3, lr
 800058a:	b2bc      	uxth	r4, r7
 800058c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000590:	0c11      	lsrs	r1, r2, #16
 8000592:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000596:	fb08 f904 	mul.w	r9, r8, r4
 800059a:	40b0      	lsls	r0, r6
 800059c:	4589      	cmp	r9, r1
 800059e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a2:	b280      	uxth	r0, r0
 80005a4:	d93e      	bls.n	8000624 <__udivmoddi4+0x2e8>
 80005a6:	1879      	adds	r1, r7, r1
 80005a8:	f108 3cff 	add.w	ip, r8, #4294967295
 80005ac:	d201      	bcs.n	80005b2 <__udivmoddi4+0x276>
 80005ae:	4589      	cmp	r9, r1
 80005b0:	d81f      	bhi.n	80005f2 <__udivmoddi4+0x2b6>
 80005b2:	eba1 0109 	sub.w	r1, r1, r9
 80005b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ba:	fb09 f804 	mul.w	r8, r9, r4
 80005be:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c2:	b292      	uxth	r2, r2
 80005c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005c8:	4542      	cmp	r2, r8
 80005ca:	d229      	bcs.n	8000620 <__udivmoddi4+0x2e4>
 80005cc:	18ba      	adds	r2, r7, r2
 80005ce:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d2:	d2c4      	bcs.n	800055e <__udivmoddi4+0x222>
 80005d4:	4542      	cmp	r2, r8
 80005d6:	d2c2      	bcs.n	800055e <__udivmoddi4+0x222>
 80005d8:	f1a9 0102 	sub.w	r1, r9, #2
 80005dc:	443a      	add	r2, r7
 80005de:	e7be      	b.n	800055e <__udivmoddi4+0x222>
 80005e0:	45f0      	cmp	r8, lr
 80005e2:	d29d      	bcs.n	8000520 <__udivmoddi4+0x1e4>
 80005e4:	ebbe 0302 	subs.w	r3, lr, r2
 80005e8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005ec:	3801      	subs	r0, #1
 80005ee:	46e1      	mov	r9, ip
 80005f0:	e796      	b.n	8000520 <__udivmoddi4+0x1e4>
 80005f2:	eba7 0909 	sub.w	r9, r7, r9
 80005f6:	4449      	add	r1, r9
 80005f8:	f1a8 0c02 	sub.w	ip, r8, #2
 80005fc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000600:	fb09 f804 	mul.w	r8, r9, r4
 8000604:	e7db      	b.n	80005be <__udivmoddi4+0x282>
 8000606:	4673      	mov	r3, lr
 8000608:	e77f      	b.n	800050a <__udivmoddi4+0x1ce>
 800060a:	4650      	mov	r0, sl
 800060c:	e766      	b.n	80004dc <__udivmoddi4+0x1a0>
 800060e:	4608      	mov	r0, r1
 8000610:	e6fd      	b.n	800040e <__udivmoddi4+0xd2>
 8000612:	443b      	add	r3, r7
 8000614:	3a02      	subs	r2, #2
 8000616:	e733      	b.n	8000480 <__udivmoddi4+0x144>
 8000618:	f1ac 0c02 	sub.w	ip, ip, #2
 800061c:	443b      	add	r3, r7
 800061e:	e71c      	b.n	800045a <__udivmoddi4+0x11e>
 8000620:	4649      	mov	r1, r9
 8000622:	e79c      	b.n	800055e <__udivmoddi4+0x222>
 8000624:	eba1 0109 	sub.w	r1, r1, r9
 8000628:	46c4      	mov	ip, r8
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	e7c4      	b.n	80005be <__udivmoddi4+0x282>

08000634 <__aeabi_idiv0>:
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <mainApp>:
}

#endif

void mainApp(void)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b085      	sub	sp, #20
 800063c:	af00      	add	r7, sp, #0
  TS_StateTypeDef ts;
  uint16_t boxsize;
  uint16_t oldcolor, currentcolor;

  BSP_LCD_Init();
 800063e:	f001 fa7d 	bl	8001b3c <BSP_LCD_Init>
  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000642:	f001 fa9b 	bl	8001b7c <BSP_LCD_GetXSize>
 8000646:	4603      	mov	r3, r0
 8000648:	461c      	mov	r4, r3
 800064a:	f001 faa3 	bl	8001b94 <BSP_LCD_GetYSize>
 800064e:	4603      	mov	r3, r0
 8000650:	4619      	mov	r1, r3
 8000652:	4620      	mov	r0, r4
 8000654:	f001 fbd8 	bl	8001e08 <BSP_TS_Init>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000658:	2000      	movs	r0, #0
 800065a:	f001 fab7 	bl	8001bcc <BSP_LCD_Clear>
  ts_calib();
  boxsize = BSP_LCD_GetXSize() / 6;
 800065e:	f001 fa8d 	bl	8001b7c <BSP_LCD_GetXSize>
 8000662:	4603      	mov	r3, r0
 8000664:	461a      	mov	r2, r3
 8000666:	4b9e      	ldr	r3, [pc, #632]	@ (80008e0 <mainApp+0x2a8>)
 8000668:	fba3 2302 	umull	r2, r3, r3, r2
 800066c:	089b      	lsrs	r3, r3, #2
 800066e:	817b      	strh	r3, [r7, #10]

  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000670:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000674:	f001 fa9a 	bl	8001bac <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(0, 0, boxsize, boxsize);
 8000678:	897b      	ldrh	r3, [r7, #10]
 800067a:	897a      	ldrh	r2, [r7, #10]
 800067c:	2100      	movs	r1, #0
 800067e:	2000      	movs	r0, #0
 8000680:	f001 fb46 	bl	8001d10 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 8000684:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8000688:	f001 fa90 	bl	8001bac <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(boxsize, 0, boxsize, boxsize);
 800068c:	897b      	ldrh	r3, [r7, #10]
 800068e:	897a      	ldrh	r2, [r7, #10]
 8000690:	8978      	ldrh	r0, [r7, #10]
 8000692:	2100      	movs	r1, #0
 8000694:	f001 fb3c 	bl	8001d10 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000698:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 800069c:	f001 fa86 	bl	8001bac <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(boxsize * 2, 0, boxsize, boxsize);
 80006a0:	897b      	ldrh	r3, [r7, #10]
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	b298      	uxth	r0, r3
 80006a6:	897b      	ldrh	r3, [r7, #10]
 80006a8:	897a      	ldrh	r2, [r7, #10]
 80006aa:	2100      	movs	r1, #0
 80006ac:	f001 fb30 	bl	8001d10 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_CYAN);
 80006b0:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 80006b4:	f001 fa7a 	bl	8001bac <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(boxsize * 3, 0, boxsize, boxsize);
 80006b8:	897b      	ldrh	r3, [r7, #10]
 80006ba:	461a      	mov	r2, r3
 80006bc:	0052      	lsls	r2, r2, #1
 80006be:	4413      	add	r3, r2
 80006c0:	b298      	uxth	r0, r3
 80006c2:	897b      	ldrh	r3, [r7, #10]
 80006c4:	897a      	ldrh	r2, [r7, #10]
 80006c6:	2100      	movs	r1, #0
 80006c8:	f001 fb22 	bl	8001d10 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 80006cc:	201f      	movs	r0, #31
 80006ce:	f001 fa6d 	bl	8001bac <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(boxsize * 4, 0, boxsize, boxsize);
 80006d2:	897b      	ldrh	r3, [r7, #10]
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	b298      	uxth	r0, r3
 80006d8:	897b      	ldrh	r3, [r7, #10]
 80006da:	897a      	ldrh	r2, [r7, #10]
 80006dc:	2100      	movs	r1, #0
 80006de:	f001 fb17 	bl	8001d10 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_MAGENTA);
 80006e2:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 80006e6:	f001 fa61 	bl	8001bac <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(boxsize * 5, 0, boxsize, boxsize);
 80006ea:	897b      	ldrh	r3, [r7, #10]
 80006ec:	461a      	mov	r2, r3
 80006ee:	0092      	lsls	r2, r2, #2
 80006f0:	4413      	add	r3, r2
 80006f2:	b298      	uxth	r0, r3
 80006f4:	897b      	ldrh	r3, [r7, #10]
 80006f6:	897a      	ldrh	r2, [r7, #10]
 80006f8:	2100      	movs	r1, #0
 80006fa:	f001 fb09 	bl	8001d10 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80006fe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000702:	f001 fa53 	bl	8001bac <BSP_LCD_SetTextColor>

  BSP_LCD_DrawRect(0, 0, boxsize, boxsize);
 8000706:	897b      	ldrh	r3, [r7, #10]
 8000708:	897a      	ldrh	r2, [r7, #10]
 800070a:	2100      	movs	r1, #0
 800070c:	2000      	movs	r0, #0
 800070e:	f001 fac9 	bl	8001ca4 <BSP_LCD_DrawRect>
  currentcolor = LCD_COLOR_RED;
 8000712:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000716:	81bb      	strh	r3, [r7, #12]

  while(1)
  {
    BSP_TS_GetState(&ts);
 8000718:	463b      	mov	r3, r7
 800071a:	4618      	mov	r0, r3
 800071c:	f001 fb9e 	bl	8001e5c <BSP_TS_GetState>
    if(ts.TouchDetected)
 8000720:	883b      	ldrh	r3, [r7, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	f000 80d8 	beq.w	80008d8 <mainApp+0x2a0>
    {
      if(ts.Y < boxsize)
 8000728:	88bb      	ldrh	r3, [r7, #4]
 800072a:	897a      	ldrh	r2, [r7, #10]
 800072c:	429a      	cmp	r2, r3
 800072e:	f240 80cd 	bls.w	80008cc <mainApp+0x294>
      {
        BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000732:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000736:	f001 fa39 	bl	8001bac <BSP_LCD_SetTextColor>
        if (ts.X < boxsize)
 800073a:	887b      	ldrh	r3, [r7, #2]
 800073c:	897a      	ldrh	r2, [r7, #10]
 800073e:	429a      	cmp	r2, r3
 8000740:	d909      	bls.n	8000756 <mainApp+0x11e>
        {
          currentcolor = LCD_COLOR_RED;
 8000742:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000746:	81bb      	strh	r3, [r7, #12]
          BSP_LCD_DrawRect(0, 0, boxsize, boxsize);
 8000748:	897b      	ldrh	r3, [r7, #10]
 800074a:	897a      	ldrh	r2, [r7, #10]
 800074c:	2100      	movs	r1, #0
 800074e:	2000      	movs	r0, #0
 8000750:	f001 faa8 	bl	8001ca4 <BSP_LCD_DrawRect>
 8000754:	e060      	b.n	8000818 <mainApp+0x1e0>
        }
        else if (ts.X < boxsize * 2)
 8000756:	887b      	ldrh	r3, [r7, #2]
 8000758:	461a      	mov	r2, r3
 800075a:	897b      	ldrh	r3, [r7, #10]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	429a      	cmp	r2, r3
 8000760:	da09      	bge.n	8000776 <mainApp+0x13e>
        {
          currentcolor = LCD_COLOR_YELLOW;
 8000762:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000766:	81bb      	strh	r3, [r7, #12]
          BSP_LCD_DrawRect(boxsize, 0, boxsize, boxsize);
 8000768:	897b      	ldrh	r3, [r7, #10]
 800076a:	897a      	ldrh	r2, [r7, #10]
 800076c:	8978      	ldrh	r0, [r7, #10]
 800076e:	2100      	movs	r1, #0
 8000770:	f001 fa98 	bl	8001ca4 <BSP_LCD_DrawRect>
 8000774:	e050      	b.n	8000818 <mainApp+0x1e0>
        }
        else if (ts.X < boxsize * 3)
 8000776:	887b      	ldrh	r3, [r7, #2]
 8000778:	4619      	mov	r1, r3
 800077a:	897a      	ldrh	r2, [r7, #10]
 800077c:	4613      	mov	r3, r2
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	4413      	add	r3, r2
 8000782:	4299      	cmp	r1, r3
 8000784:	da0b      	bge.n	800079e <mainApp+0x166>
        {
          currentcolor = LCD_COLOR_GREEN;
 8000786:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800078a:	81bb      	strh	r3, [r7, #12]
          BSP_LCD_DrawRect(boxsize*2, 0, boxsize, boxsize);
 800078c:	897b      	ldrh	r3, [r7, #10]
 800078e:	005b      	lsls	r3, r3, #1
 8000790:	b298      	uxth	r0, r3
 8000792:	897b      	ldrh	r3, [r7, #10]
 8000794:	897a      	ldrh	r2, [r7, #10]
 8000796:	2100      	movs	r1, #0
 8000798:	f001 fa84 	bl	8001ca4 <BSP_LCD_DrawRect>
 800079c:	e03c      	b.n	8000818 <mainApp+0x1e0>
        }
        else if (ts.X < boxsize * 4)
 800079e:	887b      	ldrh	r3, [r7, #2]
 80007a0:	461a      	mov	r2, r3
 80007a2:	897b      	ldrh	r3, [r7, #10]
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	429a      	cmp	r2, r3
 80007a8:	da0d      	bge.n	80007c6 <mainApp+0x18e>
        {
          currentcolor = LCD_COLOR_CYAN;
 80007aa:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007ae:	81bb      	strh	r3, [r7, #12]
          BSP_LCD_DrawRect(boxsize*3, 0, boxsize, boxsize);
 80007b0:	897b      	ldrh	r3, [r7, #10]
 80007b2:	461a      	mov	r2, r3
 80007b4:	0052      	lsls	r2, r2, #1
 80007b6:	4413      	add	r3, r2
 80007b8:	b298      	uxth	r0, r3
 80007ba:	897b      	ldrh	r3, [r7, #10]
 80007bc:	897a      	ldrh	r2, [r7, #10]
 80007be:	2100      	movs	r1, #0
 80007c0:	f001 fa70 	bl	8001ca4 <BSP_LCD_DrawRect>
 80007c4:	e028      	b.n	8000818 <mainApp+0x1e0>
        }
        else if (ts.X < boxsize * 5)
 80007c6:	887b      	ldrh	r3, [r7, #2]
 80007c8:	4619      	mov	r1, r3
 80007ca:	897a      	ldrh	r2, [r7, #10]
 80007cc:	4613      	mov	r3, r2
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	4413      	add	r3, r2
 80007d2:	4299      	cmp	r1, r3
 80007d4:	da0a      	bge.n	80007ec <mainApp+0x1b4>
        {
          currentcolor = LCD_COLOR_BLUE;
 80007d6:	231f      	movs	r3, #31
 80007d8:	81bb      	strh	r3, [r7, #12]
          BSP_LCD_DrawRect(boxsize*4, 0, boxsize, boxsize);
 80007da:	897b      	ldrh	r3, [r7, #10]
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	b298      	uxth	r0, r3
 80007e0:	897b      	ldrh	r3, [r7, #10]
 80007e2:	897a      	ldrh	r2, [r7, #10]
 80007e4:	2100      	movs	r1, #0
 80007e6:	f001 fa5d 	bl	8001ca4 <BSP_LCD_DrawRect>
 80007ea:	e015      	b.n	8000818 <mainApp+0x1e0>
        }
        else if (ts.X < boxsize * 6)
 80007ec:	887b      	ldrh	r3, [r7, #2]
 80007ee:	4619      	mov	r1, r3
 80007f0:	897a      	ldrh	r2, [r7, #10]
 80007f2:	4613      	mov	r3, r2
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	4413      	add	r3, r2
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	4299      	cmp	r1, r3
 80007fc:	da0c      	bge.n	8000818 <mainApp+0x1e0>
        {
          currentcolor = LCD_COLOR_MAGENTA;
 80007fe:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000802:	81bb      	strh	r3, [r7, #12]
          BSP_LCD_DrawRect(boxsize*5, 0, boxsize, boxsize);
 8000804:	897b      	ldrh	r3, [r7, #10]
 8000806:	461a      	mov	r2, r3
 8000808:	0092      	lsls	r2, r2, #2
 800080a:	4413      	add	r3, r2
 800080c:	b298      	uxth	r0, r3
 800080e:	897b      	ldrh	r3, [r7, #10]
 8000810:	897a      	ldrh	r2, [r7, #10]
 8000812:	2100      	movs	r1, #0
 8000814:	f001 fa46 	bl	8001ca4 <BSP_LCD_DrawRect>
        }

        if (oldcolor != currentcolor)
 8000818:	89fa      	ldrh	r2, [r7, #14]
 800081a:	89bb      	ldrh	r3, [r7, #12]
 800081c:	429a      	cmp	r2, r3
 800081e:	d052      	beq.n	80008c6 <mainApp+0x28e>
        {
          BSP_LCD_SetTextColor(oldcolor);
 8000820:	89fb      	ldrh	r3, [r7, #14]
 8000822:	4618      	mov	r0, r3
 8000824:	f001 f9c2 	bl	8001bac <BSP_LCD_SetTextColor>
          if (oldcolor == LCD_COLOR_RED)
 8000828:	89fb      	ldrh	r3, [r7, #14]
 800082a:	f5b3 4f78 	cmp.w	r3, #63488	@ 0xf800
 800082e:	d106      	bne.n	800083e <mainApp+0x206>
            BSP_LCD_FillRect(0, 0, boxsize, boxsize);
 8000830:	897b      	ldrh	r3, [r7, #10]
 8000832:	897a      	ldrh	r2, [r7, #10]
 8000834:	2100      	movs	r1, #0
 8000836:	2000      	movs	r0, #0
 8000838:	f001 fa6a 	bl	8001d10 <BSP_LCD_FillRect>
 800083c:	e043      	b.n	80008c6 <mainApp+0x28e>
          else if (oldcolor == LCD_COLOR_YELLOW)
 800083e:	89fb      	ldrh	r3, [r7, #14]
 8000840:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8000844:	4293      	cmp	r3, r2
 8000846:	d106      	bne.n	8000856 <mainApp+0x21e>
            BSP_LCD_FillRect(boxsize, 0, boxsize, boxsize);
 8000848:	897b      	ldrh	r3, [r7, #10]
 800084a:	897a      	ldrh	r2, [r7, #10]
 800084c:	8978      	ldrh	r0, [r7, #10]
 800084e:	2100      	movs	r1, #0
 8000850:	f001 fa5e 	bl	8001d10 <BSP_LCD_FillRect>
 8000854:	e037      	b.n	80008c6 <mainApp+0x28e>
          else if (oldcolor == LCD_COLOR_GREEN)
 8000856:	89fb      	ldrh	r3, [r7, #14]
 8000858:	f5b3 6ffc 	cmp.w	r3, #2016	@ 0x7e0
 800085c:	d108      	bne.n	8000870 <mainApp+0x238>
            BSP_LCD_FillRect(boxsize * 2, 0, boxsize, boxsize);
 800085e:	897b      	ldrh	r3, [r7, #10]
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	b298      	uxth	r0, r3
 8000864:	897b      	ldrh	r3, [r7, #10]
 8000866:	897a      	ldrh	r2, [r7, #10]
 8000868:	2100      	movs	r1, #0
 800086a:	f001 fa51 	bl	8001d10 <BSP_LCD_FillRect>
 800086e:	e02a      	b.n	80008c6 <mainApp+0x28e>
          else if (oldcolor == LCD_COLOR_CYAN)
 8000870:	89fb      	ldrh	r3, [r7, #14]
 8000872:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000876:	4293      	cmp	r3, r2
 8000878:	d10a      	bne.n	8000890 <mainApp+0x258>
            BSP_LCD_FillRect(boxsize * 3, 0, boxsize, boxsize);
 800087a:	897b      	ldrh	r3, [r7, #10]
 800087c:	461a      	mov	r2, r3
 800087e:	0052      	lsls	r2, r2, #1
 8000880:	4413      	add	r3, r2
 8000882:	b298      	uxth	r0, r3
 8000884:	897b      	ldrh	r3, [r7, #10]
 8000886:	897a      	ldrh	r2, [r7, #10]
 8000888:	2100      	movs	r1, #0
 800088a:	f001 fa41 	bl	8001d10 <BSP_LCD_FillRect>
 800088e:	e01a      	b.n	80008c6 <mainApp+0x28e>
          else if (oldcolor == LCD_COLOR_BLUE)
 8000890:	89fb      	ldrh	r3, [r7, #14]
 8000892:	2b1f      	cmp	r3, #31
 8000894:	d108      	bne.n	80008a8 <mainApp+0x270>
            BSP_LCD_FillRect(boxsize * 4, 0, boxsize, boxsize);
 8000896:	897b      	ldrh	r3, [r7, #10]
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	b298      	uxth	r0, r3
 800089c:	897b      	ldrh	r3, [r7, #10]
 800089e:	897a      	ldrh	r2, [r7, #10]
 80008a0:	2100      	movs	r1, #0
 80008a2:	f001 fa35 	bl	8001d10 <BSP_LCD_FillRect>
 80008a6:	e00e      	b.n	80008c6 <mainApp+0x28e>
          else if (oldcolor == LCD_COLOR_MAGENTA)
 80008a8:	89fb      	ldrh	r3, [r7, #14]
 80008aa:	f64f 021f 	movw	r2, #63519	@ 0xf81f
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d109      	bne.n	80008c6 <mainApp+0x28e>
            BSP_LCD_FillRect(boxsize * 5, 0, boxsize, boxsize);
 80008b2:	897b      	ldrh	r3, [r7, #10]
 80008b4:	461a      	mov	r2, r3
 80008b6:	0092      	lsls	r2, r2, #2
 80008b8:	4413      	add	r3, r2
 80008ba:	b298      	uxth	r0, r3
 80008bc:	897b      	ldrh	r3, [r7, #10]
 80008be:	897a      	ldrh	r2, [r7, #10]
 80008c0:	2100      	movs	r1, #0
 80008c2:	f001 fa25 	bl	8001d10 <BSP_LCD_FillRect>
        }

        oldcolor = currentcolor;
 80008c6:	89bb      	ldrh	r3, [r7, #12]
 80008c8:	81fb      	strh	r3, [r7, #14]
 80008ca:	e005      	b.n	80008d8 <mainApp+0x2a0>
      }
      else
      {
        BSP_LCD_DrawPixel(ts.X, ts.Y, currentcolor);
 80008cc:	887b      	ldrh	r3, [r7, #2]
 80008ce:	88b9      	ldrh	r1, [r7, #4]
 80008d0:	89ba      	ldrh	r2, [r7, #12]
 80008d2:	4618      	mov	r0, r3
 80008d4:	f001 f998 	bl	8001c08 <BSP_LCD_DrawPixel>
      }
    }
    Delay(1);
 80008d8:	2001      	movs	r0, #1
 80008da:	f002 fa3d 	bl	8002d58 <HAL_Delay>
    BSP_TS_GetState(&ts);
 80008de:	e71b      	b.n	8000718 <mainApp+0xe0>
 80008e0:	aaaaaaab 	.word	0xaaaaaaab

080008e4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	6819      	ldr	r1, [r3, #0]
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	fb03 f203 	mul.w	r2, r3, r3
 80008fa:	4613      	mov	r3, r2
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	4413      	add	r3, r2
 8000900:	43db      	mvns	r3, r3
 8000902:	ea01 0203 	and.w	r2, r1, r3
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	fb03 f303 	mul.w	r3, r3, r3
 800090c:	6879      	ldr	r1, [r7, #4]
 800090e:	fb01 f303 	mul.w	r3, r1, r3
 8000912:	431a      	orrs	r2, r3
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	bf00      	nop
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <LcdDirRead>:
/* Half duplex and full duplex mode */

//-----------------------------------------------------------------------------
/* Switch from SPI write mode to SPI read mode, read the dummy bits, modify the SPI speed */
void LcdDirRead(uint32_t DummySize)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  uint32_t RxDummy __attribute__((unused));
  __HAL_SPI_DISABLE(&LCD_SPI_HANDLE);   /* stop SPI */
 800092c:	4b1e      	ldr	r3, [pc, #120]	@ (80009a8 <LcdDirRead+0x84>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	4b1d      	ldr	r3, [pc, #116]	@ (80009a8 <LcdDirRead+0x84>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f022 0201 	bic.w	r2, r2, #1
 800093a:	601a      	str	r2, [r3, #0]
  #if LCD_SPI_MODE == 1
  SPI_1LINE_RX(&LCD_SPI_HANDLE);        /* if half duplex -> change MOSI data direction */
  #endif
  LL_GPIO_SetPinMode(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LL_GPIO_MODE_OUTPUT); /* GPIO mode = output */
 800093c:	2201      	movs	r2, #1
 800093e:	2180      	movs	r1, #128	@ 0x80
 8000940:	481a      	ldr	r0, [pc, #104]	@ (80009ac <LcdDirRead+0x88>)
 8000942:	f7ff ffcf 	bl	80008e4 <LL_GPIO_SetPinMode>
  while(DummySize--)
 8000946:	e009      	b.n	800095c <LcdDirRead+0x38>
  { /* Dummy pulses */
    HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, 1 - LCD_SPI_DEFSTATE);
 8000948:	2201      	movs	r2, #1
 800094a:	2180      	movs	r1, #128	@ 0x80
 800094c:	4817      	ldr	r0, [pc, #92]	@ (80009ac <LcdDirRead+0x88>)
 800094e:	f002 fda3 	bl	8003498 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LCD_SPI_DEFSTATE);
 8000952:	2200      	movs	r2, #0
 8000954:	2180      	movs	r1, #128	@ 0x80
 8000956:	4815      	ldr	r0, [pc, #84]	@ (80009ac <LcdDirRead+0x88>)
 8000958:	f002 fd9e 	bl	8003498 <HAL_GPIO_WritePin>
  while(DummySize--)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	1e5a      	subs	r2, r3, #1
 8000960:	607a      	str	r2, [r7, #4]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d1f0      	bne.n	8000948 <LcdDirRead+0x24>
  }
  LL_GPIO_SetPinMode(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LL_GPIO_MODE_ALTERNATE); /* GPIO mode = alternative */
 8000966:	2202      	movs	r2, #2
 8000968:	2180      	movs	r1, #128	@ 0x80
 800096a:	4810      	ldr	r0, [pc, #64]	@ (80009ac <LcdDirRead+0x88>)
 800096c:	f7ff ffba 	bl	80008e4 <LL_GPIO_SetPinMode>
  #if defined(LCD_SPI_SPD_WRITE) && defined(LCD_SPI_SPD_READ) && (LCD_SPI_SPD_WRITE != LCD_SPI_SPD_READ)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_READ);        /* speed change */
 8000970:	4b0d      	ldr	r3, [pc, #52]	@ (80009a8 <LcdDirRead+0x84>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	689b      	ldr	r3, [r3, #8]
 8000976:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 800097a:	4b0b      	ldr	r3, [pc, #44]	@ (80009a8 <LcdDirRead+0x84>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8000982:	609a      	str	r2, [r3, #8]
  #endif
  LCD_SPI_RXFIFOCLEAR(LCD_SPI_HANDLE, RxDummy);                 /* RX fifo clear */
 8000984:	e003      	b.n	800098e <LcdDirRead+0x6a>
 8000986:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <LcdDirRead+0x84>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	4b06      	ldr	r3, [pc, #24]	@ (80009a8 <LcdDirRead+0x84>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	695b      	ldr	r3, [r3, #20]
 8000994:	f003 0301 	and.w	r3, r3, #1
 8000998:	2b00      	cmp	r3, #0
 800099a:	d1f4      	bne.n	8000986 <LcdDirRead+0x62>
}
 800099c:	bf00      	nop
 800099e:	bf00      	nop
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	240001c0 	.word	0x240001c0
 80009ac:	58021400 	.word	0x58021400

080009b0 <LcdDirWrite>:

//-----------------------------------------------------------------------------
/* Switch from SPI read mode to SPI write mode, modify the SPI speed */
void LcdDirWrite(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  __HAL_SPI_DISABLE(&LCD_SPI_HANDLE);                           /* stop SPI */
 80009b4:	4b0b      	ldr	r3, [pc, #44]	@ (80009e4 <LcdDirWrite+0x34>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <LcdDirWrite+0x34>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f022 0201 	bic.w	r2, r2, #1
 80009c2:	601a      	str	r2, [r3, #0]
  #if defined(LCD_SPI_SPD_WRITE) && defined(LCD_SPI_SPD_READ) && (LCD_SPI_SPD_WRITE != LCD_SPI_SPD_READ)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_WRITE);       /* speed change */
 80009c4:	4b07      	ldr	r3, [pc, #28]	@ (80009e4 <LcdDirWrite+0x34>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	689b      	ldr	r3, [r3, #8]
 80009ca:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 80009ce:	4b05      	ldr	r3, [pc, #20]	@ (80009e4 <LcdDirWrite+0x34>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80009d6:	609a      	str	r2, [r3, #8]
  #endif
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	240001c0 	.word	0x240001c0

080009e8 <LcdSpiMode8>:
#endif /* LCD_SPI_MODE */

//-----------------------------------------------------------------------------
/* Set SPI 8bit mode without HAL_SPI_Init */
static inline void LcdSpiMode8(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  LCD_SPI_SETDATASIZE_8BIT(LCD_SPI_HANDLE);
 80009ec:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <LcdSpiMode8+0x28>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	f023 021f 	bic.w	r2, r3, #31
 80009f6:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <LcdSpiMode8+0x28>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	f042 0207 	orr.w	r2, r2, #7
 80009fe:	609a      	str	r2, [r3, #8]
  LCD_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a00:	4b03      	ldr	r3, [pc, #12]	@ (8000a10 <LcdSpiMode8+0x28>)
 8000a02:	2207      	movs	r2, #7
 8000a04:	60da      	str	r2, [r3, #12]
}
 8000a06:	bf00      	nop
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	240001c0 	.word	0x240001c0

08000a14 <LcdSpiMode16>:

/* Set SPI 16bit mode without HAL_SPI_Init */
static inline void LcdSpiMode16(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  LCD_SPI_SETDATASIZE_16BIT(LCD_SPI_HANDLE);
 8000a18:	4b08      	ldr	r3, [pc, #32]	@ (8000a3c <LcdSpiMode16+0x28>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	689b      	ldr	r3, [r3, #8]
 8000a1e:	f023 021f 	bic.w	r2, r3, #31
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <LcdSpiMode16+0x28>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f042 020f 	orr.w	r2, r2, #15
 8000a2a:	609a      	str	r2, [r3, #8]
  LCD_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 8000a2c:	4b03      	ldr	r3, [pc, #12]	@ (8000a3c <LcdSpiMode16+0x28>)
 8000a2e:	220f      	movs	r2, #15
 8000a30:	60da      	str	r2, [r3, #12]
}
 8000a32:	bf00      	nop
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	240001c0 	.word	0x240001c0

08000a40 <LCDWriteFillMultiData8and16>:
/* Wrtite fill and multi data to Lcd (8 and 16 bit mode)
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDWriteFillMultiData8and16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
  if(Mode & LCD_IO_DATA8)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f003 0310 	and.w	r3, r3, #16
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d002      	beq.n	8000a5c <LCDWriteFillMultiData8and16+0x1c>
    LcdSpiMode8();
 8000a56:	f7ff ffc7 	bl	80009e8 <LcdSpiMode8>
 8000a5a:	e001      	b.n	8000a60 <LCDWriteFillMultiData8and16+0x20>
  else
    LcdSpiMode16();
 8000a5c:	f7ff ffda 	bl	8000a14 <LcdSpiMode16>
    LcdDmaWaitEnd(Mode & LCD_IO_MULTIDATA);
  }
  else
  #endif
  { /* not DMA mode */
    if(Mode & LCD_IO_FILL)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d035      	beq.n	8000ad6 <LCDWriteFillMultiData8and16+0x96>
    { /* fill */
      while(Size--) /* fill 8 and 16bit */
 8000a6a:	e006      	b.n	8000a7a <LCDWriteFillMultiData8and16+0x3a>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)pData, 1, LCD_SPI_TIMEOUT);
 8000a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a70:	2201      	movs	r2, #1
 8000a72:	68f9      	ldr	r1, [r7, #12]
 8000a74:	481e      	ldr	r0, [pc, #120]	@ (8000af0 <LCDWriteFillMultiData8and16+0xb0>)
 8000a76:	f005 fbaf 	bl	80061d8 <HAL_SPI_Transmit>
      while(Size--) /* fill 8 and 16bit */
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	1e5a      	subs	r2, r3, #1
 8000a7e:	60ba      	str	r2, [r7, #8]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d1f3      	bne.n	8000a6c <LCDWriteFillMultiData8and16+0x2c>
 8000a84:	e02a      	b.n	8000adc <LCDWriteFillMultiData8and16+0x9c>
    else
    { /* multidata */
      uint32_t trsize;
      while(Size)
      {
        if(Size > DMA_MAXSIZE)
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d907      	bls.n	8000aa0 <LCDWriteFillMultiData8and16+0x60>
        {
          trsize = DMA_MAXSIZE;
 8000a90:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8000a94:	617b      	str	r3, [r7, #20]
          Size -= DMA_MAXSIZE;
 8000a96:	68ba      	ldr	r2, [r7, #8]
 8000a98:	4b16      	ldr	r3, [pc, #88]	@ (8000af4 <LCDWriteFillMultiData8and16+0xb4>)
 8000a9a:	4413      	add	r3, r2
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	e003      	b.n	8000aa8 <LCDWriteFillMultiData8and16+0x68>
        }
        else
        {
          trsize = Size;
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	617b      	str	r3, [r7, #20]
          Size = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60bb      	str	r3, [r7, #8]
        }
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, pData, trsize, LCD_SPI_TIMEOUT);
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	b29a      	uxth	r2, r3
 8000aac:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab0:	68f9      	ldr	r1, [r7, #12]
 8000ab2:	480f      	ldr	r0, [pc, #60]	@ (8000af0 <LCDWriteFillMultiData8and16+0xb0>)
 8000ab4:	f005 fb90 	bl	80061d8 <HAL_SPI_Transmit>
        if(Mode & LCD_IO_DATA8)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f003 0310 	and.w	r3, r3, #16
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d004      	beq.n	8000acc <LCDWriteFillMultiData8and16+0x8c>
          pData += trsize;
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	4413      	add	r3, r2
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	e004      	b.n	8000ad6 <LCDWriteFillMultiData8and16+0x96>
        else
          pData += (trsize << 1);
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	60fb      	str	r3, [r7, #12]
      while(Size)
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d1d4      	bne.n	8000a86 <LCDWriteFillMultiData8and16+0x46>
      }
    }
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000adc:	2201      	movs	r2, #1
 8000ade:	2108      	movs	r1, #8
 8000ae0:	4805      	ldr	r0, [pc, #20]	@ (8000af8 <LCDWriteFillMultiData8and16+0xb8>)
 8000ae2:	f002 fcd9 	bl	8003498 <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8000ae6:	bf00      	nop
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	240001c0 	.word	0x240001c0
 8000af4:	ffff0002 	.word	0xffff0002
 8000af8:	58021000 	.word	0x58021000

08000afc <LCDWriteFillMultiData16to24>:
/* Wrtite fill and multi data to Lcd (convert RGB16 bit (5-6-5) to RGB24 bit (8-8-8) mode, no dma capability)
   - pData: RGB 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDWriteFillMultiData16to24(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
  LcdSpiMode8();
 8000b08:	f7ff ff6e 	bl	80009e8 <LcdSpiMode8>
  else
  #endif
  { /* not DMA mode */
    #if LCD_RGB24_BUFFSIZE == 0
    uint32_t rgb888;
    if(Mode & LCD_IO_FILL)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d03b      	beq.n	8000b8e <LCDWriteFillMultiData16to24+0x92>
    { /* fill 16bit to 24bit */
      rgb888 = RGB565TO888(*(uint16_t *)pData);
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	021b      	lsls	r3, r3, #8
 8000b1c:	f403 0278 	and.w	r2, r3, #16252928	@ 0xf80000
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	881b      	ldrh	r3, [r3, #0]
 8000b24:	015b      	lsls	r3, r3, #5
 8000b26:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 8000b2a:	431a      	orrs	r2, r3
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	881b      	ldrh	r3, [r3, #0]
 8000b30:	00db      	lsls	r3, r3, #3
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	4313      	orrs	r3, r2
 8000b36:	617b      	str	r3, [r7, #20]
      while(Size--)
 8000b38:	e007      	b.n	8000b4a <LCDWriteFillMultiData16to24+0x4e>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8000b3a:	f107 0114 	add.w	r1, r7, #20
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b42:	2203      	movs	r2, #3
 8000b44:	4819      	ldr	r0, [pc, #100]	@ (8000bac <LCDWriteFillMultiData16to24+0xb0>)
 8000b46:	f005 fb47 	bl	80061d8 <HAL_SPI_Transmit>
      while(Size--)
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	1e5a      	subs	r2, r3, #1
 8000b4e:	60ba      	str	r2, [r7, #8]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d1f2      	bne.n	8000b3a <LCDWriteFillMultiData16to24+0x3e>
 8000b54:	e020      	b.n	8000b98 <LCDWriteFillMultiData16to24+0x9c>
    }
    else
    { /* multidata 16bit to 24bit */
      while(Size--)
      {
        rgb888 = RGB565TO888(*(uint16_t *)pData);
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	881b      	ldrh	r3, [r3, #0]
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	f403 0278 	and.w	r2, r3, #16252928	@ 0xf80000
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	881b      	ldrh	r3, [r3, #0]
 8000b64:	015b      	lsls	r3, r3, #5
 8000b66:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 8000b6a:	431a      	orrs	r2, r3
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	881b      	ldrh	r3, [r3, #0]
 8000b70:	00db      	lsls	r3, r3, #3
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	4313      	orrs	r3, r2
 8000b76:	617b      	str	r3, [r7, #20]
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8000b78:	f107 0114 	add.w	r1, r7, #20
 8000b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b80:	2203      	movs	r2, #3
 8000b82:	480a      	ldr	r0, [pc, #40]	@ (8000bac <LCDWriteFillMultiData16to24+0xb0>)
 8000b84:	f005 fb28 	bl	80061d8 <HAL_SPI_Transmit>
        pData+=2;
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3302      	adds	r3, #2
 8000b8c:	60fb      	str	r3, [r7, #12]
      while(Size--)
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	1e5a      	subs	r2, r3, #1
 8000b92:	60ba      	str	r2, [r7, #8]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d1de      	bne.n	8000b56 <LCDWriteFillMultiData16to24+0x5a>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, lcd_rgb24_buffer, trsize * 3, LCD_SPI_TIMEOUT);
        pData += trsize << 1;
      }
    }
    #endif /* #elif LCD_RGB24_BUFFSIZE > 0 */
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2108      	movs	r1, #8
 8000b9c:	4804      	ldr	r0, [pc, #16]	@ (8000bb0 <LCDWriteFillMultiData16to24+0xb4>)
 8000b9e:	f002 fc7b 	bl	8003498 <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8000ba2:	bf00      	nop
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	240001c0 	.word	0x240001c0
 8000bb0:	58021000 	.word	0x58021000

08000bb4 <LCDReadMultiData8and16>:
/* Read data from Lcd
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDReadMultiData8and16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
  if(Mode & LCD_IO_DATA8)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f003 0310 	and.w	r3, r3, #16
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d002      	beq.n	8000bd0 <LCDReadMultiData8and16+0x1c>
    LcdSpiMode8();
 8000bca:	f7ff ff0d 	bl	80009e8 <LcdSpiMode8>
 8000bce:	e02a      	b.n	8000c26 <LCDReadMultiData8and16+0x72>
  else
    LcdSpiMode16();
 8000bd0:	f7ff ff20 	bl	8000a14 <LcdSpiMode16>
  }
  else
  #endif
  { /* not DMA mode */
    uint32_t trsize;
    while(Size)
 8000bd4:	e027      	b.n	8000c26 <LCDReadMultiData8and16+0x72>
    {
      if(Size > DMA_MAXSIZE)
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d907      	bls.n	8000bf0 <LCDReadMultiData8and16+0x3c>
      {
        trsize = DMA_MAXSIZE;
 8000be0:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8000be4:	617b      	str	r3, [r7, #20]
        Size -= DMA_MAXSIZE;
 8000be6:	68ba      	ldr	r2, [r7, #8]
 8000be8:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <LCDReadMultiData8and16+0x90>)
 8000bea:	4413      	add	r3, r2
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	e003      	b.n	8000bf8 <LCDReadMultiData8and16+0x44>
      }
      else
      {
        trsize = Size;
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	617b      	str	r3, [r7, #20]
        Size = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60bb      	str	r3, [r7, #8]
      }
      HAL_SPI_Receive(&LCD_SPI_HANDLE, pData, trsize, LCD_SPI_TIMEOUT);
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	b29a      	uxth	r2, r3
 8000bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000c00:	68f9      	ldr	r1, [r7, #12]
 8000c02:	4811      	ldr	r0, [pc, #68]	@ (8000c48 <LCDReadMultiData8and16+0x94>)
 8000c04:	f005 fcd6 	bl	80065b4 <HAL_SPI_Receive>
      if(Mode & LCD_IO_DATA8)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	f003 0310 	and.w	r3, r3, #16
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d004      	beq.n	8000c1c <LCDReadMultiData8and16+0x68>
        pData += trsize;
 8000c12:	68fa      	ldr	r2, [r7, #12]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	4413      	add	r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	e004      	b.n	8000c26 <LCDReadMultiData8and16+0x72>
      else
        pData += (trsize << 1);
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	68fa      	ldr	r2, [r7, #12]
 8000c22:	4413      	add	r3, r2
 8000c24:	60fb      	str	r3, [r7, #12]
    while(Size)
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1d4      	bne.n	8000bd6 <LCDReadMultiData8and16+0x22>
    }
    LcdDirWrite();
 8000c2c:	f7ff fec0 	bl	80009b0 <LcdDirWrite>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000c30:	2201      	movs	r2, #1
 8000c32:	2108      	movs	r1, #8
 8000c34:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <LCDReadMultiData8and16+0x98>)
 8000c36:	f002 fc2f 	bl	8003498 <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8000c3a:	bf00      	nop
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	ffff0002 	.word	0xffff0002
 8000c48:	240001c0 	.word	0x240001c0
 8000c4c:	58021000 	.word	0x58021000

08000c50 <LCDReadMultiData24to16>:
/* Read 24bit (8-8-8) RGB data from LCD, and convert to 16bit (5-6-5) RGB data
   - pData: 16 bits RGB data pointer
   - Size: pixel number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDReadMultiData24to16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
  LcdSpiMode8();
 8000c5c:	f7ff fec4 	bl	80009e8 <LcdSpiMode8>
  else
  #endif
  { /* not DMA mode */
    #if LCD_RGB24_BUFFSIZE == 0
    uint32_t rgb888;
    while(Size--)
 8000c60:	e022      	b.n	8000ca8 <LCDReadMultiData24to16+0x58>
    {
      HAL_SPI_Receive(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8000c62:	f107 0114 	add.w	r1, r7, #20
 8000c66:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	4816      	ldr	r0, [pc, #88]	@ (8000cc8 <LCDReadMultiData24to16+0x78>)
 8000c6e:	f005 fca1 	bl	80065b4 <HAL_SPI_Receive>
      *(uint16_t *)pData = RGB888TO565(rgb888);
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	0a1b      	lsrs	r3, r3, #8
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	4b14      	ldr	r3, [pc, #80]	@ (8000ccc <LCDReadMultiData24to16+0x7c>)
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	b29a      	uxth	r2, r3
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	095b      	lsrs	r3, r3, #5
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	08db      	lsrs	r3, r3, #3
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	f003 031f 	and.w	r3, r3, #31
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	801a      	strh	r2, [r3, #0]
      pData += 2;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	3302      	adds	r3, #2
 8000ca6:	60fb      	str	r3, [r7, #12]
    while(Size--)
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	1e5a      	subs	r2, r3, #1
 8000cac:	60ba      	str	r2, [r7, #8]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d1d7      	bne.n	8000c62 <LCDReadMultiData24to16+0x12>
      HAL_SPI_Receive(&LCD_SPI_HANDLE, lcd_rgb24_buffer, trsize * 3, LCD_SPI_TIMEOUT);
      BitmapConvert24to16(lcd_rgb24_buffer, (uint16_t *)pData, trsize);
      pData += (trsize << 1);
    }
    #endif
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	2108      	movs	r1, #8
 8000cb6:	4806      	ldr	r0, [pc, #24]	@ (8000cd0 <LCDReadMultiData24to16+0x80>)
 8000cb8:	f002 fbee 	bl	8003498 <HAL_GPIO_WritePin>
    LcdDirWrite();
 8000cbc:	f7ff fe78 	bl	80009b0 <LcdDirWrite>
    LcdTransEnd();
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	3718      	adds	r7, #24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	240001c0 	.word	0x240001c0
 8000ccc:	fffff800 	.word	0xfffff800
 8000cd0:	58021000 	.word	0x58021000

08000cd4 <LCD_Delay>:
//=============================================================================
/* Public functions */

/* n millisec delay */
void LCD_Delay(uint32_t Delay)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  #ifndef  osCMSIS
  HAL_Delay(Delay);
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f002 f83b 	bl	8002d58 <HAL_Delay>
  #else
  osDelay(Delay);
  #endif
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <LCD_IO_Bl_OnOff>:

/* Backlight on-off (Bl=0 -> off, Bl=1 -> on) */
//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 8000cea:	b480      	push	{r7}
 8000cec:	b083      	sub	sp, #12
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
    #elif LCD_BLON == 1
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
    #endif
  #endif
}
 8000cf4:	bf00      	nop
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <LCD_IO_Init>:

//-----------------------------------------------------------------------------
/* Lcd IO init, reset, spi speed init, get the freertos task id */
void LCD_IO_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  #if defined(LCD_RST_GPIO_Port) && defined (LCD_RST_Pin)
  LCD_Delay(50);
 8000d04:	2032      	movs	r0, #50	@ 0x32
 8000d06:	f7ff ffe5 	bl	8000cd4 <LCD_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2110      	movs	r1, #16
 8000d0e:	480d      	ldr	r0, [pc, #52]	@ (8000d44 <LCD_IO_Init+0x44>)
 8000d10:	f002 fbc2 	bl	8003498 <HAL_GPIO_WritePin>
  LCD_Delay(50);
 8000d14:	2032      	movs	r0, #50	@ 0x32
 8000d16:	f7ff ffdd 	bl	8000cd4 <LCD_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	2110      	movs	r1, #16
 8000d1e:	4809      	ldr	r0, [pc, #36]	@ (8000d44 <LCD_IO_Init+0x44>)
 8000d20:	f002 fbba 	bl	8003498 <HAL_GPIO_WritePin>
  #endif
  LCD_Delay(10);
 8000d24:	200a      	movs	r0, #10
 8000d26:	f7ff ffd5 	bl	8000cd4 <LCD_Delay>
  #if defined(LCD_SPI_SPD_WRITE)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_WRITE);
 8000d2a:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <LCD_IO_Init+0x48>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8000d34:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <LCD_IO_Init+0x48>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000d3c:	609a      	str	r2, [r3, #8]
  #endif
  LcdTransInit();
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	58021000 	.word	0x58021000
 8000d48:	240001c0 	.word	0x240001c0

08000d4c <LCD_IO_Transaction>:
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - DummySize: dummy byte number at read
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCD_IO_Transaction(uint16_t Cmd, uint8_t *pData, uint32_t Size, uint32_t DummySize, uint32_t Mode)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60b9      	str	r1, [r7, #8]
 8000d54:	607a      	str	r2, [r7, #4]
 8000d56:	603b      	str	r3, [r7, #0]
 8000d58:	4603      	mov	r3, r0
 8000d5a:	81fb      	strh	r3, [r7, #14]
  #if LCD_SPI_MODE == 0  /* only TX mode */
  if(Mode & LCD_IO_READ)
    return;
  #endif

  LcdTransStart();
 8000d5c:	4b32      	ldr	r3, [pc, #200]	@ (8000e28 <LCD_IO_Transaction+0xdc>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d1fb      	bne.n	8000d5c <LCD_IO_Transaction+0x10>
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000d64:	2200      	movs	r2, #0
 8000d66:	2108      	movs	r1, #8
 8000d68:	4830      	ldr	r0, [pc, #192]	@ (8000e2c <LCD_IO_Transaction+0xe0>)
 8000d6a:	f002 fb95 	bl	8003498 <HAL_GPIO_WritePin>

  /* Command write */
  if(Mode & LCD_IO_CMD8)
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d002      	beq.n	8000d7e <LCD_IO_Transaction+0x32>
    LcdSpiMode8();
 8000d78:	f7ff fe36 	bl	80009e8 <LcdSpiMode8>
 8000d7c:	e006      	b.n	8000d8c <LCD_IO_Transaction+0x40>
  else if(Mode & LCD_IO_CMD16)
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	f003 0302 	and.w	r3, r3, #2
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <LCD_IO_Transaction+0x40>
    LcdSpiMode16();
 8000d88:	f7ff fe44 	bl	8000a14 <LcdSpiMode16>
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2120      	movs	r1, #32
 8000d90:	4826      	ldr	r0, [pc, #152]	@ (8000e2c <LCD_IO_Transaction+0xe0>)
 8000d92:	f002 fb81 	bl	8003498 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&Cmd, 1, LCD_SPI_TIMEOUT); /* CMD write */
 8000d96:	f107 010e 	add.w	r1, r7, #14
 8000d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d9e:	2201      	movs	r2, #1
 8000da0:	4823      	ldr	r0, [pc, #140]	@ (8000e30 <LCD_IO_Transaction+0xe4>)
 8000da2:	f005 fa19 	bl	80061d8 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	2120      	movs	r1, #32
 8000daa:	4820      	ldr	r0, [pc, #128]	@ (8000e2c <LCD_IO_Transaction+0xe0>)
 8000dac:	f002 fb74 	bl	8003498 <HAL_GPIO_WritePin>

  if(Size == 0)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d105      	bne.n	8000dc2 <LCD_IO_Transaction+0x76>
  { /* only command byte or word */
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000db6:	2201      	movs	r2, #1
 8000db8:	2108      	movs	r1, #8
 8000dba:	481c      	ldr	r0, [pc, #112]	@ (8000e2c <LCD_IO_Transaction+0xe0>)
 8000dbc:	f002 fb6c 	bl	8003498 <HAL_GPIO_WritePin>
    LcdTransEnd();
    return;
 8000dc0:	e02f      	b.n	8000e22 <LCD_IO_Transaction+0xd6>
  }

  /* Datas write or read */
  if(Mode & LCD_IO_WRITE)
 8000dc2:	69bb      	ldr	r3, [r7, #24]
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d010      	beq.n	8000dee <LCD_IO_Transaction+0xa2>
  { /* Write Lcd */
    if(Mode & LCD_IO_DATA16TO24)
 8000dcc:	69bb      	ldr	r3, [r7, #24]
 8000dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d005      	beq.n	8000de2 <LCD_IO_Transaction+0x96>
      LCDWriteFillMultiData16to24(pData, Size, Mode);
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	6879      	ldr	r1, [r7, #4]
 8000dda:	68b8      	ldr	r0, [r7, #8]
 8000ddc:	f7ff fe8e 	bl	8000afc <LCDWriteFillMultiData16to24>
 8000de0:	e01f      	b.n	8000e22 <LCD_IO_Transaction+0xd6>
    else
      LCDWriteFillMultiData8and16(pData, Size, Mode);
 8000de2:	69ba      	ldr	r2, [r7, #24]
 8000de4:	6879      	ldr	r1, [r7, #4]
 8000de6:	68b8      	ldr	r0, [r7, #8]
 8000de8:	f7ff fe2a 	bl	8000a40 <LCDWriteFillMultiData8and16>
 8000dec:	e019      	b.n	8000e22 <LCD_IO_Transaction+0xd6>
  }
  #if LCD_SPI_MODE != 0
  else if(Mode & LCD_IO_READ)
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	f003 0308 	and.w	r3, r3, #8
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d014      	beq.n	8000e22 <LCD_IO_Transaction+0xd6>
  { /* Read LCD */
    LcdDirRead((DummySize << 3) + LCD_SCK_EXTRACLK);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	00db      	lsls	r3, r3, #3
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff fd91 	bl	8000924 <LcdDirRead>
    if(Mode & LCD_IO_DATA24TO16)
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d005      	beq.n	8000e18 <LCD_IO_Transaction+0xcc>
      LCDReadMultiData24to16(pData, Size, Mode);
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	6879      	ldr	r1, [r7, #4]
 8000e10:	68b8      	ldr	r0, [r7, #8]
 8000e12:	f7ff ff1d 	bl	8000c50 <LCDReadMultiData24to16>
 8000e16:	e004      	b.n	8000e22 <LCD_IO_Transaction+0xd6>
    else
      LCDReadMultiData8and16(pData, Size, Mode);
 8000e18:	69ba      	ldr	r2, [r7, #24]
 8000e1a:	6879      	ldr	r1, [r7, #4]
 8000e1c:	68b8      	ldr	r0, [r7, #8]
 8000e1e:	f7ff fec9 	bl	8000bb4 <LCDReadMultiData8and16>
  }
  #endif /* #if LCD_SPI_MODE != 0 */
}
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	240000e8 	.word	0x240000e8
 8000e2c:	58021000 	.word	0x58021000
 8000e30:	240001c0 	.word	0x240001c0

08000e34 <st7789_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void st7789_DisplayOn(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af02      	add	r7, sp, #8
  LCD_IO_Bl_OnOff(1);
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	f7ff ff55 	bl	8000cea <LCD_IO_Bl_OnOff>
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPOUT, NULL, 0);    /* Exit Sleep */
 8000e40:	2395      	movs	r3, #149	@ 0x95
 8000e42:	9300      	str	r3, [sp, #0]
 8000e44:	2300      	movs	r3, #0
 8000e46:	2200      	movs	r2, #0
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2011      	movs	r0, #17
 8000e4c:	f7ff ff7e 	bl	8000d4c <LCD_IO_Transaction>
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <st7789_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void st7789_DisplayOff(void)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af02      	add	r7, sp, #8
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPIN, NULL, 0);     /* Sleep */
 8000e5c:	2395      	movs	r3, #149	@ 0x95
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2300      	movs	r3, #0
 8000e62:	2200      	movs	r2, #0
 8000e64:	2100      	movs	r1, #0
 8000e66:	2010      	movs	r0, #16
 8000e68:	f7ff ff70 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_Bl_OnOff(0);
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f7ff ff3c 	bl	8000cea <LCD_IO_Bl_OnOff>
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <st7789_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t st7789_GetLcdPixelWidth(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  return ST7789_SIZE_X;
 8000e7c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <st7789_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t st7789_GetLcdPixelHeight(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0
  return ST7789_SIZE_Y;
 8000e8e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <st7789_ReadID>:
  * @brief  Get the ST7789 ID.
  * @param  None
  * @retval The ST7789 ID
  */
uint32_t st7789_ReadID(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af02      	add	r7, sp, #8
  uint32_t dt = 0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	607b      	str	r3, [r7, #4]
  LCD_IO_ReadCmd8MultipleData8(0xD3, (uint8_t *)&dt, 3, 1);
 8000ea6:	1d39      	adds	r1, r7, #4
 8000ea8:	2399      	movs	r3, #153	@ 0x99
 8000eaa:	9300      	str	r3, [sp, #0]
 8000eac:	2301      	movs	r3, #1
 8000eae:	2203      	movs	r2, #3
 8000eb0:	20d3      	movs	r0, #211	@ 0xd3
 8000eb2:	f7ff ff4b 	bl	8000d4c <LCD_IO_Transaction>
  return dt;
 8000eb6:	687b      	ldr	r3, [r7, #4]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <st7789_Init>:

//-----------------------------------------------------------------------------
void st7789_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af02      	add	r7, sp, #8
  if((Is_st7789_Initialized & ST7789_LCD_INITIALIZED) == 0)
 8000ec6:	4b75      	ldr	r3, [pc, #468]	@ (800109c <st7789_Init+0x1dc>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d115      	bne.n	8000efe <st7789_Init+0x3e>
  {
    Is_st7789_Initialized |= ST7789_LCD_INITIALIZED;
 8000ed2:	4b72      	ldr	r3, [pc, #456]	@ (800109c <st7789_Init+0x1dc>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	b2da      	uxtb	r2, r3
 8000edc:	4b6f      	ldr	r3, [pc, #444]	@ (800109c <st7789_Init+0x1dc>)
 8000ede:	701a      	strb	r2, [r3, #0]
    if((Is_st7789_Initialized & ST7789_IO_INITIALIZED) == 0)
 8000ee0:	4b6e      	ldr	r3, [pc, #440]	@ (800109c <st7789_Init+0x1dc>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	f003 0302 	and.w	r3, r3, #2
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d101      	bne.n	8000ef0 <st7789_Init+0x30>
      LCD_IO_Init();
 8000eec:	f7ff ff08 	bl	8000d00 <LCD_IO_Init>
    Is_st7789_Initialized |= ST7789_IO_INITIALIZED;
 8000ef0:	4b6a      	ldr	r3, [pc, #424]	@ (800109c <st7789_Init+0x1dc>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	b2da      	uxtb	r2, r3
 8000efa:	4b68      	ldr	r3, [pc, #416]	@ (800109c <st7789_Init+0x1dc>)
 8000efc:	701a      	strb	r2, [r3, #0]
  }

  LCD_Delay(50);
 8000efe:	2032      	movs	r0, #50	@ 0x32
 8000f00:	f7ff fee8 	bl	8000cd4 <LCD_Delay>
  LCD_IO_WriteCmd8MultipleData8(ST7789_SWRESET, NULL, 0);
 8000f04:	2395      	movs	r3, #149	@ 0x95
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	2001      	movs	r0, #1
 8000f10:	f7ff ff1c 	bl	8000d4c <LCD_IO_Transaction>
  LCD_Delay(150);
 8000f14:	2096      	movs	r0, #150	@ 0x96
 8000f16:	f7ff fedd 	bl	8000cd4 <LCD_Delay>

  /* color mode (16 or 24 bit) */
  #if ST7789_WRITEBITDEPTH == 16
  // RGB 16 bit depth
  LCD_IO_WriteCmd8MultipleData8(ST7789_PIXFMT, (uint8_t *)"\x55", 1);
 8000f1a:	2395      	movs	r3, #149	@ 0x95
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	2201      	movs	r2, #1
 8000f22:	495f      	ldr	r1, [pc, #380]	@ (80010a0 <st7789_Init+0x1e0>)
 8000f24:	203a      	movs	r0, #58	@ 0x3a
 8000f26:	f7ff ff11 	bl	8000d4c <LCD_IO_Transaction>
  #elif ST7789_WRITEBITDEPTH == 24
  LCD_IO_WriteCmd8MultipleData8(ST7789_PIXFMT, (uint8_t *)"\x66", 1);
  #endif
  LCD_Delay(50);
 8000f2a:	2032      	movs	r0, #50	@ 0x32
 8000f2c:	f7ff fed2 	bl	8000cd4 <LCD_Delay>

  // begin my code

  // write to cscon
  LCD_IO_WriteCmd8MultipleData8(ST7796_CSCON, (uint8_t *)"\xC3\x96", 1);
 8000f30:	2395      	movs	r3, #149	@ 0x95
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2300      	movs	r3, #0
 8000f36:	2201      	movs	r2, #1
 8000f38:	495a      	ldr	r1, [pc, #360]	@ (80010a4 <st7789_Init+0x1e4>)
 8000f3a:	20f0      	movs	r0, #240	@ 0xf0
 8000f3c:	f7ff ff06 	bl	8000d4c <LCD_IO_Transaction>

  // write to madctl
  LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, (uint8_t *)"\x68",1);
 8000f40:	2395      	movs	r3, #149	@ 0x95
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2300      	movs	r3, #0
 8000f46:	2201      	movs	r2, #1
 8000f48:	4957      	ldr	r1, [pc, #348]	@ (80010a8 <st7789_Init+0x1e8>)
 8000f4a:	2036      	movs	r0, #54	@ 0x36
 8000f4c:	f7ff fefe 	bl	8000d4c <LCD_IO_Transaction>

  // write interface mode (IFMODE)
  // 0x80 => spi enable
  LCD_IO_WriteCmd8MultipleData8(ST7796_IFMODE, (uint8_t *)"\x80",1);
 8000f50:	2395      	movs	r3, #149	@ 0x95
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	2300      	movs	r3, #0
 8000f56:	2201      	movs	r2, #1
 8000f58:	4954      	ldr	r1, [pc, #336]	@ (80010ac <st7789_Init+0x1ec>)
 8000f5a:	20b0      	movs	r0, #176	@ 0xb0
 8000f5c:	f7ff fef6 	bl	8000d4c <LCD_IO_Transaction>
  // V63
  // second parameter:
  // GS gate output scan direction:
  // SS S1 -> S960
  // SM ISC[3:0]
  LCD_IO_WriteCmd8MultipleData8(ST7789_DFUNCTR, (uint8_t *)"\x00\x02", 2);
 8000f60:	2395      	movs	r3, #149	@ 0x95
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2300      	movs	r3, #0
 8000f66:	2202      	movs	r2, #2
 8000f68:	4951      	ldr	r1, [pc, #324]	@ (80010b0 <st7789_Init+0x1f0>)
 8000f6a:	20b6      	movs	r0, #182	@ 0xb6
 8000f6c:	f7ff feee 	bl	8000d4c <LCD_IO_Transaction>


  // blanking porch control
  LCD_IO_WriteCmd8MultipleData8(ST7796_BPC, (uint8_t *)"\x02\x03\x00\x04", 1);
 8000f70:	2395      	movs	r3, #149	@ 0x95
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2300      	movs	r3, #0
 8000f76:	2201      	movs	r2, #1
 8000f78:	494e      	ldr	r1, [pc, #312]	@ (80010b4 <st7789_Init+0x1f4>)
 8000f7a:	20b5      	movs	r0, #181	@ 0xb5
 8000f7c:	f7ff fee6 	bl	8000d4c <LCD_IO_Transaction>
  // first parameter
  // FRS = 0b100 => frame frequency in full color
  // Diva = 0 => inversion mode is Fosc
  // second parameter
  // RTNA = 0x10 = 16
  LCD_IO_WriteCmd8MultipleData8(ST7789_FRMCTR1, (uint8_t *)"\x80\x10", 2);
 8000f80:	2395      	movs	r3, #149	@ 0x95
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	2300      	movs	r3, #0
 8000f86:	2202      	movs	r2, #2
 8000f88:	494b      	ldr	r1, [pc, #300]	@ (80010b8 <st7789_Init+0x1f8>)
 8000f8a:	20b1      	movs	r0, #177	@ 0xb1
 8000f8c:	f7ff fede 	bl	8000d4c <LCD_IO_Transaction>

  // Display Inversion Control
  // DINV = 00 => Column inversion
  LCD_IO_WriteCmd8MultipleData8(ST7789_INVCTR, (uint8_t *)"\x00", 1);
 8000f90:	2395      	movs	r3, #149	@ 0x95
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2300      	movs	r3, #0
 8000f96:	2201      	movs	r2, #1
 8000f98:	4948      	ldr	r1, [pc, #288]	@ (80010bc <st7789_Init+0x1fc>)
 8000f9a:	20b4      	movs	r0, #180	@ 0xb4
 8000f9c:	f7ff fed6 	bl	8000d4c <LCD_IO_Transaction>

  // Entry mode set EM
  // epf = 0b11 => set data format r(0) = b(0) = G(0)
  // GON/DTE = 0b11 => normal display
  // DTSB = 0b0 => deep standby off
  LCD_IO_WriteCmd8MultipleData8(ST7796_EM, (uint8_t *)"\xC6", 1);
 8000fa0:	2395      	movs	r3, #149	@ 0x95
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4945      	ldr	r1, [pc, #276]	@ (80010c0 <st7789_Init+0x200>)
 8000faa:	20b7      	movs	r0, #183	@ 0xb7
 8000fac:	f7ff fece 	bl	8000d4c <LCD_IO_Transaction>

  // vcom control
  // VCMP = 36 => VCOM 1.2
  LCD_IO_WriteCmd8MultipleData8(ST7789_VMCTR1, (uint8_t *)"\x24",1);
 8000fb0:	2395      	movs	r3, #149	@ 0x95
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	4942      	ldr	r1, [pc, #264]	@ (80010c4 <st7789_Init+0x204>)
 8000fba:	20c5      	movs	r0, #197	@ 0xc5
 8000fbc:	f7ff fec6 	bl	8000d4c <LCD_IO_Transaction>


  // might be mistake
  LCD_IO_WriteCmd8MultipleData8(0xE4, (uint8_t *)"\x31",1);
 8000fc0:	2395      	movs	r3, #149	@ 0x95
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	493f      	ldr	r1, [pc, #252]	@ (80010c8 <st7789_Init+0x208>)
 8000fca:	20e4      	movs	r0, #228	@ 0xe4
 8000fcc:	f7ff febe 	bl	8000d4c <LCD_IO_Transaction>
  // Source timing control: 0x09 22.5us
  // gate start = 0x19 => 25Tclk
  // gate end = 0x25 => 37Tclk
  // G_eq = on
  // tclk = 4/osc
  LCD_IO_WriteCmd8MultipleData8(ST7789_DTCA, (uint8_t *)"\x40\x8A\x00\x00\x29\x19\xA5\x33", 8);
 8000fd0:	2395      	movs	r3, #149	@ 0x95
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	2208      	movs	r2, #8
 8000fd8:	493c      	ldr	r1, [pc, #240]	@ (80010cc <st7789_Init+0x20c>)
 8000fda:	20e8      	movs	r0, #232	@ 0xe8
 8000fdc:	f7ff feb6 	bl	8000d4c <LCD_IO_Transaction>


  // set current level
  LCD_IO_WriteCmd8MultipleData8(ST7789_PWCTR3, (uint8_t *)"\xA7", 1);
 8000fe0:	2395      	movs	r3, #149	@ 0x95
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	4939      	ldr	r1, [pc, #228]	@ (80010d0 <st7789_Init+0x210>)
 8000fea:	20c2      	movs	r0, #194	@ 0xc2
 8000fec:	f7ff feae 	bl	8000d4c <LCD_IO_Transaction>

  // positive gamma
  LCD_IO_WriteCmd8MultipleData8(ST7789_GMCTRP1, (uint8_t *)"\xF0\x09\x13\x12\x12\x2B\x3C\x44\x4B\x1B\x18\x17\x1D\x21", 14);
 8000ff0:	2395      	movs	r3, #149	@ 0x95
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	220e      	movs	r2, #14
 8000ff8:	4936      	ldr	r1, [pc, #216]	@ (80010d4 <st7789_Init+0x214>)
 8000ffa:	20e0      	movs	r0, #224	@ 0xe0
 8000ffc:	f7ff fea6 	bl	8000d4c <LCD_IO_Transaction>

  // negative gamma
  LCD_IO_WriteCmd8MultipleData8(ST7789_GMCTRN1, (uint8_t *)"\xF0\x09\x13\x0C\x0D\x27\x3B\x44\x4D\x0B\x17\x17\x1D\x21", 14);
 8001000:	2395      	movs	r3, #149	@ 0x95
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2300      	movs	r3, #0
 8001006:	220e      	movs	r2, #14
 8001008:	4933      	ldr	r1, [pc, #204]	@ (80010d8 <st7789_Init+0x218>)
 800100a:	20e1      	movs	r0, #225	@ 0xe1
 800100c:	f7ff fe9e 	bl	8000d4c <LCD_IO_Transaction>

  LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001010:	2395      	movs	r3, #149	@ 0x95
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	2300      	movs	r3, #0
 8001016:	2201      	movs	r2, #1
 8001018:	4930      	ldr	r1, [pc, #192]	@ (80010dc <st7789_Init+0x21c>)
 800101a:	2036      	movs	r0, #54	@ 0x36
 800101c:	f7ff fe96 	bl	8000d4c <LCD_IO_Transaction>
  LCD_Delay(10);
 8001020:	200a      	movs	r0, #10
 8001022:	f7ff fe57 	bl	8000cd4 <LCD_Delay>

  LCD_IO_WriteCmd8MultipleData8(ST7796_CSCON, (uint8_t *)"\xC3",1);
 8001026:	2395      	movs	r3, #149	@ 0x95
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	2300      	movs	r3, #0
 800102c:	2201      	movs	r2, #1
 800102e:	492c      	ldr	r1, [pc, #176]	@ (80010e0 <st7789_Init+0x220>)
 8001030:	20f0      	movs	r0, #240	@ 0xf0
 8001032:	f7ff fe8b 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_WriteCmd8MultipleData8(ST7796_CSCON, (uint8_t *)"\x69",1);
 8001036:	2395      	movs	r3, #149	@ 0x95
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	2300      	movs	r3, #0
 800103c:	2201      	movs	r2, #1
 800103e:	4929      	ldr	r1, [pc, #164]	@ (80010e4 <st7789_Init+0x224>)
 8001040:	20f0      	movs	r0, #240	@ 0xf0
 8001042:	f7ff fe83 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_WriteCmd8MultipleData8(ST7789_NORON, NULL, 0);
 8001046:	2395      	movs	r3, #149	@ 0x95
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	2300      	movs	r3, #0
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	2013      	movs	r0, #19
 8001052:	f7ff fe7b 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPOUT, NULL, 0);
 8001056:	2395      	movs	r3, #149	@ 0x95
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2300      	movs	r3, #0
 800105c:	2200      	movs	r2, #0
 800105e:	2100      	movs	r1, #0
 8001060:	2011      	movs	r0, #17
 8001062:	f7ff fe73 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_WriteCmd8MultipleData8(ST7789_DISPON, NULL, 0);
 8001066:	2395      	movs	r3, #149	@ 0x95
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	2300      	movs	r3, #0
 800106c:	2200      	movs	r2, #0
 800106e:	2100      	movs	r1, #0
 8001070:	2029      	movs	r0, #41	@ 0x29
 8001072:	f7ff fe6b 	bl	8000d4c <LCD_IO_Transaction>


  #if ST7789_INITCLEAR == 1
  st7789_FillRect(0, 0, ST7789_SIZE_X, ST7789_SIZE_Y, 0x0000);
 8001076:	2300      	movs	r3, #0
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800107e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001082:	2100      	movs	r1, #0
 8001084:	2000      	movs	r0, #0
 8001086:	f000 facb 	bl	8001620 <st7789_FillRect>
  LCD_Delay(10);
 800108a:	200a      	movs	r0, #10
 800108c:	f7ff fe22 	bl	8000cd4 <LCD_Delay>
  #endif
  
  LCD_Delay(10);
 8001090:	200a      	movs	r0, #10
 8001092:	f7ff fe1f 	bl	8000cd4 <LCD_Delay>
}
 8001096:	bf00      	nop
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	24000104 	.word	0x24000104
 80010a0:	0800851c 	.word	0x0800851c
 80010a4:	08008520 	.word	0x08008520
 80010a8:	08008524 	.word	0x08008524
 80010ac:	08008528 	.word	0x08008528
 80010b0:	0800852c 	.word	0x0800852c
 80010b4:	08008530 	.word	0x08008530
 80010b8:	08008538 	.word	0x08008538
 80010bc:	0800853c 	.word	0x0800853c
 80010c0:	08008540 	.word	0x08008540
 80010c4:	08008544 	.word	0x08008544
 80010c8:	08008548 	.word	0x08008548
 80010cc:	0800854c 	.word	0x0800854c
 80010d0:	08008558 	.word	0x08008558
 80010d4:	0800855c 	.word	0x0800855c
 80010d8:	0800856c 	.word	0x0800856c
 80010dc:	0800916d 	.word	0x0800916d
 80010e0:	0800857c 	.word	0x0800857c
 80010e4:	08008580 	.word	0x08008580

080010e8 <st7789_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void st7789_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af02      	add	r7, sp, #8
 80010ee:	4603      	mov	r3, r0
 80010f0:	460a      	mov	r2, r1
 80010f2:	80fb      	strh	r3, [r7, #6]
 80010f4:	4613      	mov	r3, r2
 80010f6:	80bb      	strh	r3, [r7, #4]
  ST7789_SETCURSOR(Xpos, Ypos);
 80010f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010fc:	813b      	strh	r3, [r7, #8]
  \return               Reversed value
 */
__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
  return (int16_t)__builtin_bswap16(value);
 80010fe:	893b      	ldrh	r3, [r7, #8]
 8001100:	ba5b      	rev16	r3, r3
 8001102:	b29b      	uxth	r3, r3
 8001104:	b21b      	sxth	r3, r3
 8001106:	b29a      	uxth	r2, r3
 8001108:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <st7789_SetCursor+0x88>)
 800110a:	801a      	strh	r2, [r3, #0]
 800110c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001110:	817b      	strh	r3, [r7, #10]
 8001112:	897b      	ldrh	r3, [r7, #10]
 8001114:	ba5b      	rev16	r3, r3
 8001116:	b29b      	uxth	r3, r3
 8001118:	b21b      	sxth	r3, r3
 800111a:	b29a      	uxth	r2, r3
 800111c:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <st7789_SetCursor+0x88>)
 800111e:	805a      	strh	r2, [r3, #2]
 8001120:	2395      	movs	r3, #149	@ 0x95
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	2300      	movs	r3, #0
 8001126:	2204      	movs	r2, #4
 8001128:	4911      	ldr	r1, [pc, #68]	@ (8001170 <st7789_SetCursor+0x88>)
 800112a:	202a      	movs	r0, #42	@ 0x2a
 800112c:	f7ff fe0e 	bl	8000d4c <LCD_IO_Transaction>
 8001130:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001134:	81bb      	strh	r3, [r7, #12]
 8001136:	89bb      	ldrh	r3, [r7, #12]
 8001138:	ba5b      	rev16	r3, r3
 800113a:	b29b      	uxth	r3, r3
 800113c:	b21b      	sxth	r3, r3
 800113e:	b29a      	uxth	r2, r3
 8001140:	4b0b      	ldr	r3, [pc, #44]	@ (8001170 <st7789_SetCursor+0x88>)
 8001142:	801a      	strh	r2, [r3, #0]
 8001144:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001148:	81fb      	strh	r3, [r7, #14]
 800114a:	89fb      	ldrh	r3, [r7, #14]
 800114c:	ba5b      	rev16	r3, r3
 800114e:	b29b      	uxth	r3, r3
 8001150:	b21b      	sxth	r3, r3
 8001152:	b29a      	uxth	r2, r3
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <st7789_SetCursor+0x88>)
 8001156:	805a      	strh	r2, [r3, #2]
 8001158:	2395      	movs	r3, #149	@ 0x95
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2300      	movs	r3, #0
 800115e:	2204      	movs	r2, #4
 8001160:	4903      	ldr	r1, [pc, #12]	@ (8001170 <st7789_SetCursor+0x88>)
 8001162:	202b      	movs	r0, #43	@ 0x2b
 8001164:	f7ff fdf2 	bl	8000d4c <LCD_IO_Transaction>
}
 8001168:	bf00      	nop
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	24000100 	.word	0x24000100

08001174 <st7789_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void st7789_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af02      	add	r7, sp, #8
 800117a:	4603      	mov	r3, r0
 800117c:	80fb      	strh	r3, [r7, #6]
 800117e:	460b      	mov	r3, r1
 8001180:	80bb      	strh	r3, [r7, #4]
 8001182:	4613      	mov	r3, r2
 8001184:	807b      	strh	r3, [r7, #2]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8001186:	4b31      	ldr	r3, [pc, #196]	@ (800124c <st7789_WritePixel+0xd8>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2bc0      	cmp	r3, #192	@ 0xc0
 800118c:	d00a      	beq.n	80011a4 <st7789_WritePixel+0x30>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 800118e:	4b2f      	ldr	r3, [pc, #188]	@ (800124c <st7789_WritePixel+0xd8>)
 8001190:	22c0      	movs	r2, #192	@ 0xc0
 8001192:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001194:	2395      	movs	r3, #149	@ 0x95
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2300      	movs	r3, #0
 800119a:	2201      	movs	r2, #1
 800119c:	492c      	ldr	r1, [pc, #176]	@ (8001250 <st7789_WritePixel+0xdc>)
 800119e:	2036      	movs	r0, #54	@ 0x36
 80011a0:	f7ff fdd4 	bl	8000d4c <LCD_IO_Transaction>
  }
  ST7789_SETCURSOR(Xpos, Ypos);
 80011a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011a8:	813b      	strh	r3, [r7, #8]
 80011aa:	893b      	ldrh	r3, [r7, #8]
 80011ac:	ba5b      	rev16	r3, r3
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	4b27      	ldr	r3, [pc, #156]	@ (8001254 <st7789_WritePixel+0xe0>)
 80011b6:	801a      	strh	r2, [r3, #0]
 80011b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011bc:	817b      	strh	r3, [r7, #10]
 80011be:	897b      	ldrh	r3, [r7, #10]
 80011c0:	ba5b      	rev16	r3, r3
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b22      	ldr	r3, [pc, #136]	@ (8001254 <st7789_WritePixel+0xe0>)
 80011ca:	805a      	strh	r2, [r3, #2]
 80011cc:	2395      	movs	r3, #149	@ 0x95
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	2300      	movs	r3, #0
 80011d2:	2204      	movs	r2, #4
 80011d4:	491f      	ldr	r1, [pc, #124]	@ (8001254 <st7789_WritePixel+0xe0>)
 80011d6:	202a      	movs	r0, #42	@ 0x2a
 80011d8:	f7ff fdb8 	bl	8000d4c <LCD_IO_Transaction>
 80011dc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011e0:	81bb      	strh	r3, [r7, #12]
 80011e2:	89bb      	ldrh	r3, [r7, #12]
 80011e4:	ba5b      	rev16	r3, r3
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <st7789_WritePixel+0xe0>)
 80011ee:	801a      	strh	r2, [r3, #0]
 80011f0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011f4:	81fb      	strh	r3, [r7, #14]
 80011f6:	89fb      	ldrh	r3, [r7, #14]
 80011f8:	ba5b      	rev16	r3, r3
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	b21b      	sxth	r3, r3
 80011fe:	b29a      	uxth	r2, r3
 8001200:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <st7789_WritePixel+0xe0>)
 8001202:	805a      	strh	r2, [r3, #2]
 8001204:	2395      	movs	r3, #149	@ 0x95
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	2300      	movs	r3, #0
 800120a:	2204      	movs	r2, #4
 800120c:	4911      	ldr	r1, [pc, #68]	@ (8001254 <st7789_WritePixel+0xe0>)
 800120e:	202b      	movs	r0, #43	@ 0x2b
 8001210:	f7ff fd9c 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, 1);
 8001214:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <st7789_WritePixel+0xe4>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00a      	beq.n	8001232 <st7789_WritePixel+0xbe>
 800121c:	2395      	movs	r3, #149	@ 0x95
 800121e:	9300      	str	r3, [sp, #0]
 8001220:	2300      	movs	r3, #0
 8001222:	2201      	movs	r2, #1
 8001224:	490d      	ldr	r1, [pc, #52]	@ (800125c <st7789_WritePixel+0xe8>)
 8001226:	203a      	movs	r0, #58	@ 0x3a
 8001228:	f7ff fd90 	bl	8000d4c <LCD_IO_Transaction>
 800122c:	4b0a      	ldr	r3, [pc, #40]	@ (8001258 <st7789_WritePixel+0xe4>)
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
 8001232:	1cb9      	adds	r1, r7, #2
 8001234:	f240 1325 	movw	r3, #293	@ 0x125
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	2300      	movs	r3, #0
 800123c:	2201      	movs	r2, #1
 800123e:	202c      	movs	r0, #44	@ 0x2c
 8001240:	f7ff fd84 	bl	8000d4c <LCD_IO_Transaction>
}
 8001244:	bf00      	nop
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	24000054 	.word	0x24000054
 8001250:	0800916d 	.word	0x0800916d
 8001254:	24000100 	.word	0x24000100
 8001258:	2400010a 	.word	0x2400010a
 800125c:	08008584 	.word	0x08008584

08001260 <st7789_ReadPixel>:
  * @brief  Read pixel.
  * @param  None
  * @retval the RGB pixel color
  */
uint16_t st7789_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af02      	add	r7, sp, #8
 8001266:	4603      	mov	r3, r0
 8001268:	460a      	mov	r2, r1
 800126a:	80fb      	strh	r3, [r7, #6]
 800126c:	4613      	mov	r3, r2
 800126e:	80bb      	strh	r3, [r7, #4]
  uint16_t ret;
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8001270:	4b31      	ldr	r3, [pc, #196]	@ (8001338 <st7789_ReadPixel+0xd8>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2bc0      	cmp	r3, #192	@ 0xc0
 8001276:	d00a      	beq.n	800128e <st7789_ReadPixel+0x2e>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8001278:	4b2f      	ldr	r3, [pc, #188]	@ (8001338 <st7789_ReadPixel+0xd8>)
 800127a:	22c0      	movs	r2, #192	@ 0xc0
 800127c:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 800127e:	2395      	movs	r3, #149	@ 0x95
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	2300      	movs	r3, #0
 8001284:	2201      	movs	r2, #1
 8001286:	492d      	ldr	r1, [pc, #180]	@ (800133c <st7789_ReadPixel+0xdc>)
 8001288:	2036      	movs	r0, #54	@ 0x36
 800128a:	f7ff fd5f 	bl	8000d4c <LCD_IO_Transaction>
  }
  ST7789_SETCURSOR(Xpos, Ypos);
 800128e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001292:	823b      	strh	r3, [r7, #16]
 8001294:	8a3b      	ldrh	r3, [r7, #16]
 8001296:	ba5b      	rev16	r3, r3
 8001298:	b29b      	uxth	r3, r3
 800129a:	b21b      	sxth	r3, r3
 800129c:	b29a      	uxth	r2, r3
 800129e:	4b28      	ldr	r3, [pc, #160]	@ (8001340 <st7789_ReadPixel+0xe0>)
 80012a0:	801a      	strh	r2, [r3, #0]
 80012a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012a6:	827b      	strh	r3, [r7, #18]
 80012a8:	8a7b      	ldrh	r3, [r7, #18]
 80012aa:	ba5b      	rev16	r3, r3
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	b21b      	sxth	r3, r3
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	4b23      	ldr	r3, [pc, #140]	@ (8001340 <st7789_ReadPixel+0xe0>)
 80012b4:	805a      	strh	r2, [r3, #2]
 80012b6:	2395      	movs	r3, #149	@ 0x95
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	2300      	movs	r3, #0
 80012bc:	2204      	movs	r2, #4
 80012be:	4920      	ldr	r1, [pc, #128]	@ (8001340 <st7789_ReadPixel+0xe0>)
 80012c0:	202a      	movs	r0, #42	@ 0x2a
 80012c2:	f7ff fd43 	bl	8000d4c <LCD_IO_Transaction>
 80012c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012ca:	82bb      	strh	r3, [r7, #20]
 80012cc:	8abb      	ldrh	r3, [r7, #20]
 80012ce:	ba5b      	rev16	r3, r3
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001340 <st7789_ReadPixel+0xe0>)
 80012d8:	801a      	strh	r2, [r3, #0]
 80012da:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012de:	82fb      	strh	r3, [r7, #22]
 80012e0:	8afb      	ldrh	r3, [r7, #22]
 80012e2:	ba5b      	rev16	r3, r3
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <st7789_ReadPixel+0xe0>)
 80012ec:	805a      	strh	r2, [r3, #2]
 80012ee:	2395      	movs	r3, #149	@ 0x95
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	2300      	movs	r3, #0
 80012f4:	2204      	movs	r2, #4
 80012f6:	4912      	ldr	r1, [pc, #72]	@ (8001340 <st7789_ReadPixel+0xe0>)
 80012f8:	202b      	movs	r0, #43	@ 0x2b
 80012fa:	f7ff fd27 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_ReadBitmap(&ret, 1);
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <st7789_ReadPixel+0xe4>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d10a      	bne.n	800131c <st7789_ReadPixel+0xbc>
 8001306:	2395      	movs	r3, #149	@ 0x95
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	2300      	movs	r3, #0
 800130c:	2201      	movs	r2, #1
 800130e:	490e      	ldr	r1, [pc, #56]	@ (8001348 <st7789_ReadPixel+0xe8>)
 8001310:	203a      	movs	r0, #58	@ 0x3a
 8001312:	f7ff fd1b 	bl	8000d4c <LCD_IO_Transaction>
 8001316:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <st7789_ReadPixel+0xe4>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
 800131c:	f107 010e 	add.w	r1, r7, #14
 8001320:	23c9      	movs	r3, #201	@ 0xc9
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	2301      	movs	r3, #1
 8001326:	2201      	movs	r2, #1
 8001328:	202e      	movs	r0, #46	@ 0x2e
 800132a:	f7ff fd0f 	bl	8000d4c <LCD_IO_Transaction>
  return(ret);
 800132e:	89fb      	ldrh	r3, [r7, #14]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	24000054 	.word	0x24000054
 800133c:	0800916d 	.word	0x0800916d
 8001340:	24000100 	.word	0x24000100
 8001344:	2400010a 	.word	0x2400010a
 8001348:	08008588 	.word	0x08008588

0800134c <st7789_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void st7789_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800134c:	b590      	push	{r4, r7, lr}
 800134e:	b087      	sub	sp, #28
 8001350:	af02      	add	r7, sp, #8
 8001352:	4604      	mov	r4, r0
 8001354:	4608      	mov	r0, r1
 8001356:	4611      	mov	r1, r2
 8001358:	461a      	mov	r2, r3
 800135a:	4623      	mov	r3, r4
 800135c:	80fb      	strh	r3, [r7, #6]
 800135e:	4603      	mov	r3, r0
 8001360:	80bb      	strh	r3, [r7, #4]
 8001362:	460b      	mov	r3, r1
 8001364:	807b      	strh	r3, [r7, #2]
 8001366:	4613      	mov	r3, r2
 8001368:	803b      	strh	r3, [r7, #0]
  yStart = Ypos; yEnd = Ypos + Height - 1;
 800136a:	4a28      	ldr	r2, [pc, #160]	@ (800140c <st7789_SetDisplayWindow+0xc0>)
 800136c:	88bb      	ldrh	r3, [r7, #4]
 800136e:	8013      	strh	r3, [r2, #0]
 8001370:	88ba      	ldrh	r2, [r7, #4]
 8001372:	883b      	ldrh	r3, [r7, #0]
 8001374:	4413      	add	r3, r2
 8001376:	b29b      	uxth	r3, r3
 8001378:	3b01      	subs	r3, #1
 800137a:	b29a      	uxth	r2, r3
 800137c:	4b24      	ldr	r3, [pc, #144]	@ (8001410 <st7789_SetDisplayWindow+0xc4>)
 800137e:	801a      	strh	r2, [r3, #0]
  ST7789_SETWINDOW(Xpos, Xpos + Width - 1, Ypos, Ypos + Height - 1);
 8001380:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001384:	813b      	strh	r3, [r7, #8]
 8001386:	893b      	ldrh	r3, [r7, #8]
 8001388:	ba5b      	rev16	r3, r3
 800138a:	b29b      	uxth	r3, r3
 800138c:	b21b      	sxth	r3, r3
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <st7789_SetDisplayWindow+0xc8>)
 8001392:	801a      	strh	r2, [r3, #0]
 8001394:	88fa      	ldrh	r2, [r7, #6]
 8001396:	887b      	ldrh	r3, [r7, #2]
 8001398:	4413      	add	r3, r2
 800139a:	b29b      	uxth	r3, r3
 800139c:	3b01      	subs	r3, #1
 800139e:	b29b      	uxth	r3, r3
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	817b      	strh	r3, [r7, #10]
 80013a4:	897b      	ldrh	r3, [r7, #10]
 80013a6:	ba5b      	rev16	r3, r3
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <st7789_SetDisplayWindow+0xc8>)
 80013b0:	805a      	strh	r2, [r3, #2]
 80013b2:	2395      	movs	r3, #149	@ 0x95
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2300      	movs	r3, #0
 80013b8:	2204      	movs	r2, #4
 80013ba:	4916      	ldr	r1, [pc, #88]	@ (8001414 <st7789_SetDisplayWindow+0xc8>)
 80013bc:	202a      	movs	r0, #42	@ 0x2a
 80013be:	f7ff fcc5 	bl	8000d4c <LCD_IO_Transaction>
 80013c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013c6:	81bb      	strh	r3, [r7, #12]
 80013c8:	89bb      	ldrh	r3, [r7, #12]
 80013ca:	ba5b      	rev16	r3, r3
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	4b10      	ldr	r3, [pc, #64]	@ (8001414 <st7789_SetDisplayWindow+0xc8>)
 80013d4:	801a      	strh	r2, [r3, #0]
 80013d6:	88ba      	ldrh	r2, [r7, #4]
 80013d8:	883b      	ldrh	r3, [r7, #0]
 80013da:	4413      	add	r3, r2
 80013dc:	b29b      	uxth	r3, r3
 80013de:	3b01      	subs	r3, #1
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	81fb      	strh	r3, [r7, #14]
 80013e6:	89fb      	ldrh	r3, [r7, #14]
 80013e8:	ba5b      	rev16	r3, r3
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	b21b      	sxth	r3, r3
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <st7789_SetDisplayWindow+0xc8>)
 80013f2:	805a      	strh	r2, [r3, #2]
 80013f4:	2395      	movs	r3, #149	@ 0x95
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	2300      	movs	r3, #0
 80013fa:	2204      	movs	r2, #4
 80013fc:	4905      	ldr	r1, [pc, #20]	@ (8001414 <st7789_SetDisplayWindow+0xc8>)
 80013fe:	202b      	movs	r0, #43	@ 0x2b
 8001400:	f7ff fca4 	bl	8000d4c <LCD_IO_Transaction>
}
 8001404:	bf00      	nop
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	bd90      	pop	{r4, r7, pc}
 800140c:	24000106 	.word	0x24000106
 8001410:	24000108 	.word	0x24000108
 8001414:	24000100 	.word	0x24000100

08001418 <st7789_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void st7789_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001418:	b590      	push	{r4, r7, lr}
 800141a:	b087      	sub	sp, #28
 800141c:	af02      	add	r7, sp, #8
 800141e:	4604      	mov	r4, r0
 8001420:	4608      	mov	r0, r1
 8001422:	4611      	mov	r1, r2
 8001424:	461a      	mov	r2, r3
 8001426:	4623      	mov	r3, r4
 8001428:	80fb      	strh	r3, [r7, #6]
 800142a:	4603      	mov	r3, r0
 800142c:	80bb      	strh	r3, [r7, #4]
 800142e:	460b      	mov	r3, r1
 8001430:	807b      	strh	r3, [r7, #2]
 8001432:	4613      	mov	r3, r2
 8001434:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8001436:	4b34      	ldr	r3, [pc, #208]	@ (8001508 <st7789_DrawHLine+0xf0>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2bc0      	cmp	r3, #192	@ 0xc0
 800143c:	d00a      	beq.n	8001454 <st7789_DrawHLine+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 800143e:	4b32      	ldr	r3, [pc, #200]	@ (8001508 <st7789_DrawHLine+0xf0>)
 8001440:	22c0      	movs	r2, #192	@ 0xc0
 8001442:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001444:	2395      	movs	r3, #149	@ 0x95
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2300      	movs	r3, #0
 800144a:	2201      	movs	r2, #1
 800144c:	492f      	ldr	r1, [pc, #188]	@ (800150c <st7789_DrawHLine+0xf4>)
 800144e:	2036      	movs	r0, #54	@ 0x36
 8001450:	f7ff fc7c 	bl	8000d4c <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos + Length - 1, Ypos, Ypos);
 8001454:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001458:	813b      	strh	r3, [r7, #8]
 800145a:	893b      	ldrh	r3, [r7, #8]
 800145c:	ba5b      	rev16	r3, r3
 800145e:	b29b      	uxth	r3, r3
 8001460:	b21b      	sxth	r3, r3
 8001462:	b29a      	uxth	r2, r3
 8001464:	4b2a      	ldr	r3, [pc, #168]	@ (8001510 <st7789_DrawHLine+0xf8>)
 8001466:	801a      	strh	r2, [r3, #0]
 8001468:	88ba      	ldrh	r2, [r7, #4]
 800146a:	883b      	ldrh	r3, [r7, #0]
 800146c:	4413      	add	r3, r2
 800146e:	b29b      	uxth	r3, r3
 8001470:	3b01      	subs	r3, #1
 8001472:	b29b      	uxth	r3, r3
 8001474:	b21b      	sxth	r3, r3
 8001476:	817b      	strh	r3, [r7, #10]
 8001478:	897b      	ldrh	r3, [r7, #10]
 800147a:	ba5b      	rev16	r3, r3
 800147c:	b29b      	uxth	r3, r3
 800147e:	b21b      	sxth	r3, r3
 8001480:	b29a      	uxth	r2, r3
 8001482:	4b23      	ldr	r3, [pc, #140]	@ (8001510 <st7789_DrawHLine+0xf8>)
 8001484:	805a      	strh	r2, [r3, #2]
 8001486:	2395      	movs	r3, #149	@ 0x95
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	2300      	movs	r3, #0
 800148c:	2204      	movs	r2, #4
 800148e:	4920      	ldr	r1, [pc, #128]	@ (8001510 <st7789_DrawHLine+0xf8>)
 8001490:	202a      	movs	r0, #42	@ 0x2a
 8001492:	f7ff fc5b 	bl	8000d4c <LCD_IO_Transaction>
 8001496:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800149a:	81bb      	strh	r3, [r7, #12]
 800149c:	89bb      	ldrh	r3, [r7, #12]
 800149e:	ba5b      	rev16	r3, r3
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	b21b      	sxth	r3, r3
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <st7789_DrawHLine+0xf8>)
 80014a8:	801a      	strh	r2, [r3, #0]
 80014aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014ae:	81fb      	strh	r3, [r7, #14]
 80014b0:	89fb      	ldrh	r3, [r7, #14]
 80014b2:	ba5b      	rev16	r3, r3
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <st7789_DrawHLine+0xf8>)
 80014bc:	805a      	strh	r2, [r3, #2]
 80014be:	2395      	movs	r3, #149	@ 0x95
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2300      	movs	r3, #0
 80014c4:	2204      	movs	r2, #4
 80014c6:	4912      	ldr	r1, [pc, #72]	@ (8001510 <st7789_DrawHLine+0xf8>)
 80014c8:	202b      	movs	r0, #43	@ 0x2b
 80014ca:	f7ff fc3f 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Length);
 80014ce:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <st7789_DrawHLine+0xfc>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d00a      	beq.n	80014ec <st7789_DrawHLine+0xd4>
 80014d6:	2395      	movs	r3, #149	@ 0x95
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2300      	movs	r3, #0
 80014dc:	2201      	movs	r2, #1
 80014de:	490e      	ldr	r1, [pc, #56]	@ (8001518 <st7789_DrawHLine+0x100>)
 80014e0:	203a      	movs	r0, #58	@ 0x3a
 80014e2:	f7ff fc33 	bl	8000d4c <LCD_IO_Transaction>
 80014e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <st7789_DrawHLine+0xfc>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
 80014ec:	883a      	ldrh	r2, [r7, #0]
 80014ee:	1db9      	adds	r1, r7, #6
 80014f0:	f240 1325 	movw	r3, #293	@ 0x125
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	2300      	movs	r3, #0
 80014f8:	202c      	movs	r0, #44	@ 0x2c
 80014fa:	f7ff fc27 	bl	8000d4c <LCD_IO_Transaction>
}
 80014fe:	bf00      	nop
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	bd90      	pop	{r4, r7, pc}
 8001506:	bf00      	nop
 8001508:	24000054 	.word	0x24000054
 800150c:	0800916d 	.word	0x0800916d
 8001510:	24000100 	.word	0x24000100
 8001514:	2400010a 	.word	0x2400010a
 8001518:	08008584 	.word	0x08008584

0800151c <st7789_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void st7789_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800151c:	b590      	push	{r4, r7, lr}
 800151e:	b087      	sub	sp, #28
 8001520:	af02      	add	r7, sp, #8
 8001522:	4604      	mov	r4, r0
 8001524:	4608      	mov	r0, r1
 8001526:	4611      	mov	r1, r2
 8001528:	461a      	mov	r2, r3
 800152a:	4623      	mov	r3, r4
 800152c:	80fb      	strh	r3, [r7, #6]
 800152e:	4603      	mov	r3, r0
 8001530:	80bb      	strh	r3, [r7, #4]
 8001532:	460b      	mov	r3, r1
 8001534:	807b      	strh	r3, [r7, #2]
 8001536:	4613      	mov	r3, r2
 8001538:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 800153a:	4b34      	ldr	r3, [pc, #208]	@ (800160c <st7789_DrawVLine+0xf0>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2bc0      	cmp	r3, #192	@ 0xc0
 8001540:	d00a      	beq.n	8001558 <st7789_DrawVLine+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8001542:	4b32      	ldr	r3, [pc, #200]	@ (800160c <st7789_DrawVLine+0xf0>)
 8001544:	22c0      	movs	r2, #192	@ 0xc0
 8001546:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001548:	2395      	movs	r3, #149	@ 0x95
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	2300      	movs	r3, #0
 800154e:	2201      	movs	r2, #1
 8001550:	492f      	ldr	r1, [pc, #188]	@ (8001610 <st7789_DrawVLine+0xf4>)
 8001552:	2036      	movs	r0, #54	@ 0x36
 8001554:	f7ff fbfa 	bl	8000d4c <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos, Ypos, Ypos + Length - 1);
 8001558:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800155c:	813b      	strh	r3, [r7, #8]
 800155e:	893b      	ldrh	r3, [r7, #8]
 8001560:	ba5b      	rev16	r3, r3
 8001562:	b29b      	uxth	r3, r3
 8001564:	b21b      	sxth	r3, r3
 8001566:	b29a      	uxth	r2, r3
 8001568:	4b2a      	ldr	r3, [pc, #168]	@ (8001614 <st7789_DrawVLine+0xf8>)
 800156a:	801a      	strh	r2, [r3, #0]
 800156c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001570:	817b      	strh	r3, [r7, #10]
 8001572:	897b      	ldrh	r3, [r7, #10]
 8001574:	ba5b      	rev16	r3, r3
 8001576:	b29b      	uxth	r3, r3
 8001578:	b21b      	sxth	r3, r3
 800157a:	b29a      	uxth	r2, r3
 800157c:	4b25      	ldr	r3, [pc, #148]	@ (8001614 <st7789_DrawVLine+0xf8>)
 800157e:	805a      	strh	r2, [r3, #2]
 8001580:	2395      	movs	r3, #149	@ 0x95
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	2300      	movs	r3, #0
 8001586:	2204      	movs	r2, #4
 8001588:	4922      	ldr	r1, [pc, #136]	@ (8001614 <st7789_DrawVLine+0xf8>)
 800158a:	202a      	movs	r0, #42	@ 0x2a
 800158c:	f7ff fbde 	bl	8000d4c <LCD_IO_Transaction>
 8001590:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001594:	81bb      	strh	r3, [r7, #12]
 8001596:	89bb      	ldrh	r3, [r7, #12]
 8001598:	ba5b      	rev16	r3, r3
 800159a:	b29b      	uxth	r3, r3
 800159c:	b21b      	sxth	r3, r3
 800159e:	b29a      	uxth	r2, r3
 80015a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <st7789_DrawVLine+0xf8>)
 80015a2:	801a      	strh	r2, [r3, #0]
 80015a4:	887a      	ldrh	r2, [r7, #2]
 80015a6:	883b      	ldrh	r3, [r7, #0]
 80015a8:	4413      	add	r3, r2
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	3b01      	subs	r3, #1
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	81fb      	strh	r3, [r7, #14]
 80015b4:	89fb      	ldrh	r3, [r7, #14]
 80015b6:	ba5b      	rev16	r3, r3
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	b21b      	sxth	r3, r3
 80015bc:	b29a      	uxth	r2, r3
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <st7789_DrawVLine+0xf8>)
 80015c0:	805a      	strh	r2, [r3, #2]
 80015c2:	2395      	movs	r3, #149	@ 0x95
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2300      	movs	r3, #0
 80015c8:	2204      	movs	r2, #4
 80015ca:	4912      	ldr	r1, [pc, #72]	@ (8001614 <st7789_DrawVLine+0xf8>)
 80015cc:	202b      	movs	r0, #43	@ 0x2b
 80015ce:	f7ff fbbd 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Length);
 80015d2:	4b11      	ldr	r3, [pc, #68]	@ (8001618 <st7789_DrawVLine+0xfc>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d00a      	beq.n	80015f0 <st7789_DrawVLine+0xd4>
 80015da:	2395      	movs	r3, #149	@ 0x95
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	2300      	movs	r3, #0
 80015e0:	2201      	movs	r2, #1
 80015e2:	490e      	ldr	r1, [pc, #56]	@ (800161c <st7789_DrawVLine+0x100>)
 80015e4:	203a      	movs	r0, #58	@ 0x3a
 80015e6:	f7ff fbb1 	bl	8000d4c <LCD_IO_Transaction>
 80015ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <st7789_DrawVLine+0xfc>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]
 80015f0:	883a      	ldrh	r2, [r7, #0]
 80015f2:	1db9      	adds	r1, r7, #6
 80015f4:	f240 1325 	movw	r3, #293	@ 0x125
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	2300      	movs	r3, #0
 80015fc:	202c      	movs	r0, #44	@ 0x2c
 80015fe:	f7ff fba5 	bl	8000d4c <LCD_IO_Transaction>
}
 8001602:	bf00      	nop
 8001604:	3714      	adds	r7, #20
 8001606:	46bd      	mov	sp, r7
 8001608:	bd90      	pop	{r4, r7, pc}
 800160a:	bf00      	nop
 800160c:	24000054 	.word	0x24000054
 8001610:	0800916d 	.word	0x0800916d
 8001614:	24000100 	.word	0x24000100
 8001618:	2400010a 	.word	0x2400010a
 800161c:	08008584 	.word	0x08008584

08001620 <st7789_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void st7789_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 8001620:	b590      	push	{r4, r7, lr}
 8001622:	b087      	sub	sp, #28
 8001624:	af02      	add	r7, sp, #8
 8001626:	4604      	mov	r4, r0
 8001628:	4608      	mov	r0, r1
 800162a:	4611      	mov	r1, r2
 800162c:	461a      	mov	r2, r3
 800162e:	4623      	mov	r3, r4
 8001630:	80fb      	strh	r3, [r7, #6]
 8001632:	4603      	mov	r3, r0
 8001634:	80bb      	strh	r3, [r7, #4]
 8001636:	460b      	mov	r3, r1
 8001638:	807b      	strh	r3, [r7, #2]
 800163a:	4613      	mov	r3, r2
 800163c:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 800163e:	4b39      	ldr	r3, [pc, #228]	@ (8001724 <st7789_FillRect+0x104>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2bc0      	cmp	r3, #192	@ 0xc0
 8001644:	d00a      	beq.n	800165c <st7789_FillRect+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8001646:	4b37      	ldr	r3, [pc, #220]	@ (8001724 <st7789_FillRect+0x104>)
 8001648:	22c0      	movs	r2, #192	@ 0xc0
 800164a:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 800164c:	2395      	movs	r3, #149	@ 0x95
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2300      	movs	r3, #0
 8001652:	2201      	movs	r2, #1
 8001654:	4934      	ldr	r1, [pc, #208]	@ (8001728 <st7789_FillRect+0x108>)
 8001656:	2036      	movs	r0, #54	@ 0x36
 8001658:	f7ff fb78 	bl	8000d4c <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos + Xsize - 1, Ypos, Ypos + Ysize - 1);
 800165c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001660:	813b      	strh	r3, [r7, #8]
 8001662:	893b      	ldrh	r3, [r7, #8]
 8001664:	ba5b      	rev16	r3, r3
 8001666:	b29b      	uxth	r3, r3
 8001668:	b21b      	sxth	r3, r3
 800166a:	b29a      	uxth	r2, r3
 800166c:	4b2f      	ldr	r3, [pc, #188]	@ (800172c <st7789_FillRect+0x10c>)
 800166e:	801a      	strh	r2, [r3, #0]
 8001670:	88fa      	ldrh	r2, [r7, #6]
 8001672:	887b      	ldrh	r3, [r7, #2]
 8001674:	4413      	add	r3, r2
 8001676:	b29b      	uxth	r3, r3
 8001678:	3b01      	subs	r3, #1
 800167a:	b29b      	uxth	r3, r3
 800167c:	b21b      	sxth	r3, r3
 800167e:	817b      	strh	r3, [r7, #10]
 8001680:	897b      	ldrh	r3, [r7, #10]
 8001682:	ba5b      	rev16	r3, r3
 8001684:	b29b      	uxth	r3, r3
 8001686:	b21b      	sxth	r3, r3
 8001688:	b29a      	uxth	r2, r3
 800168a:	4b28      	ldr	r3, [pc, #160]	@ (800172c <st7789_FillRect+0x10c>)
 800168c:	805a      	strh	r2, [r3, #2]
 800168e:	2395      	movs	r3, #149	@ 0x95
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	2300      	movs	r3, #0
 8001694:	2204      	movs	r2, #4
 8001696:	4925      	ldr	r1, [pc, #148]	@ (800172c <st7789_FillRect+0x10c>)
 8001698:	202a      	movs	r0, #42	@ 0x2a
 800169a:	f7ff fb57 	bl	8000d4c <LCD_IO_Transaction>
 800169e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016a2:	81bb      	strh	r3, [r7, #12]
 80016a4:	89bb      	ldrh	r3, [r7, #12]
 80016a6:	ba5b      	rev16	r3, r3
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	4b1f      	ldr	r3, [pc, #124]	@ (800172c <st7789_FillRect+0x10c>)
 80016b0:	801a      	strh	r2, [r3, #0]
 80016b2:	88ba      	ldrh	r2, [r7, #4]
 80016b4:	883b      	ldrh	r3, [r7, #0]
 80016b6:	4413      	add	r3, r2
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	3b01      	subs	r3, #1
 80016bc:	b29b      	uxth	r3, r3
 80016be:	b21b      	sxth	r3, r3
 80016c0:	81fb      	strh	r3, [r7, #14]
 80016c2:	89fb      	ldrh	r3, [r7, #14]
 80016c4:	ba5b      	rev16	r3, r3
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	4b17      	ldr	r3, [pc, #92]	@ (800172c <st7789_FillRect+0x10c>)
 80016ce:	805a      	strh	r2, [r3, #2]
 80016d0:	2395      	movs	r3, #149	@ 0x95
 80016d2:	9300      	str	r3, [sp, #0]
 80016d4:	2300      	movs	r3, #0
 80016d6:	2204      	movs	r2, #4
 80016d8:	4914      	ldr	r1, [pc, #80]	@ (800172c <st7789_FillRect+0x10c>)
 80016da:	202b      	movs	r0, #43	@ 0x2b
 80016dc:	f7ff fb36 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Xsize * Ysize);
 80016e0:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <st7789_FillRect+0x110>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00a      	beq.n	80016fe <st7789_FillRect+0xde>
 80016e8:	2395      	movs	r3, #149	@ 0x95
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	2300      	movs	r3, #0
 80016ee:	2201      	movs	r2, #1
 80016f0:	4910      	ldr	r1, [pc, #64]	@ (8001734 <st7789_FillRect+0x114>)
 80016f2:	203a      	movs	r0, #58	@ 0x3a
 80016f4:	f7ff fb2a 	bl	8000d4c <LCD_IO_Transaction>
 80016f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001730 <st7789_FillRect+0x110>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	701a      	strb	r2, [r3, #0]
 80016fe:	887b      	ldrh	r3, [r7, #2]
 8001700:	883a      	ldrh	r2, [r7, #0]
 8001702:	fb02 f303 	mul.w	r3, r2, r3
 8001706:	461a      	mov	r2, r3
 8001708:	f240 1325 	movw	r3, #293	@ 0x125
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	2300      	movs	r3, #0
 8001710:	f107 0120 	add.w	r1, r7, #32
 8001714:	202c      	movs	r0, #44	@ 0x2c
 8001716:	f7ff fb19 	bl	8000d4c <LCD_IO_Transaction>
}
 800171a:	bf00      	nop
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	bd90      	pop	{r4, r7, pc}
 8001722:	bf00      	nop
 8001724:	24000054 	.word	0x24000054
 8001728:	0800916d 	.word	0x0800916d
 800172c:	24000100 	.word	0x24000100
 8001730:	2400010a 	.word	0x2400010a
 8001734:	08008584 	.word	0x08008584

08001738 <st7789_DrawBitmap>:
  * @param  Ypos:  Bmp Y position in the LCD
  * @retval None
  * @brief  Draw direction: right then up
  */
void st7789_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b088      	sub	sp, #32
 800173c:	af02      	add	r7, sp, #8
 800173e:	4603      	mov	r3, r0
 8001740:	603a      	str	r2, [r7, #0]
 8001742:	80fb      	strh	r3, [r7, #6]
 8001744:	460b      	mov	r3, r1
 8001746:	80bb      	strh	r3, [r7, #4]
  uint32_t index, size;
  /* Read bitmap size */
  size = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfSize;
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800174e:	617b      	str	r3, [r7, #20]
  /* Get bitmap data address offset */
  index = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfOffBits;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8001756:	613b      	str	r3, [r7, #16]
  size = (size - index) / 2;
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	085b      	lsrs	r3, r3, #1
 8001760:	617b      	str	r3, [r7, #20]
  pbmp += index;
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	4413      	add	r3, r2
 8001768:	603b      	str	r3, [r7, #0]

  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_UP)
 800176a:	4b28      	ldr	r3, [pc, #160]	@ (800180c <st7789_DrawBitmap+0xd4>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b40      	cmp	r3, #64	@ 0x40
 8001770:	d00a      	beq.n	8001788 <st7789_DrawBitmap+0x50>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_UP;
 8001772:	4b26      	ldr	r3, [pc, #152]	@ (800180c <st7789_DrawBitmap+0xd4>)
 8001774:	2240      	movs	r2, #64	@ 0x40
 8001776:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenUp, 1);
 8001778:	2395      	movs	r3, #149	@ 0x95
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	2300      	movs	r3, #0
 800177e:	2201      	movs	r2, #1
 8001780:	4923      	ldr	r1, [pc, #140]	@ (8001810 <st7789_DrawBitmap+0xd8>)
 8001782:	2036      	movs	r0, #54	@ 0x36
 8001784:	f7ff fae2 	bl	8000d4c <LCD_IO_Transaction>
  }
  transdata.d16[0] = __REVSH(ST7789_SIZE_Y - 1 - yEnd);
 8001788:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <st7789_DrawBitmap+0xdc>)
 800178a:	881a      	ldrh	r2, [r3, #0]
 800178c:	f240 13df 	movw	r3, #479	@ 0x1df
 8001790:	1a9b      	subs	r3, r3, r2
 8001792:	b29b      	uxth	r3, r3
 8001794:	b21b      	sxth	r3, r3
 8001796:	81bb      	strh	r3, [r7, #12]
 8001798:	89bb      	ldrh	r3, [r7, #12]
 800179a:	ba5b      	rev16	r3, r3
 800179c:	b29b      	uxth	r3, r3
 800179e:	b21b      	sxth	r3, r3
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001818 <st7789_DrawBitmap+0xe0>)
 80017a4:	801a      	strh	r2, [r3, #0]
  transdata.d16[1] = __REVSH(ST7789_SIZE_Y - 1 - yStart);
 80017a6:	4b1d      	ldr	r3, [pc, #116]	@ (800181c <st7789_DrawBitmap+0xe4>)
 80017a8:	881a      	ldrh	r2, [r3, #0]
 80017aa:	f240 13df 	movw	r3, #479	@ 0x1df
 80017ae:	1a9b      	subs	r3, r3, r2
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	81fb      	strh	r3, [r7, #14]
 80017b6:	89fb      	ldrh	r3, [r7, #14]
 80017b8:	ba5b      	rev16	r3, r3
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	b21b      	sxth	r3, r3
 80017be:	b29a      	uxth	r2, r3
 80017c0:	4b15      	ldr	r3, [pc, #84]	@ (8001818 <st7789_DrawBitmap+0xe0>)
 80017c2:	805a      	strh	r2, [r3, #2]
  LCD_IO_WriteCmd8MultipleData8(ST7789_PASET, &transdata, 4);
 80017c4:	2395      	movs	r3, #149	@ 0x95
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2300      	movs	r3, #0
 80017ca:	2204      	movs	r2, #4
 80017cc:	4912      	ldr	r1, [pc, #72]	@ (8001818 <st7789_DrawBitmap+0xe0>)
 80017ce:	202b      	movs	r0, #43	@ 0x2b
 80017d0:	f7ff fabc 	bl	8000d4c <LCD_IO_Transaction>
  LCD_IO_DrawBitmap(pbmp, size);
 80017d4:	4b12      	ldr	r3, [pc, #72]	@ (8001820 <st7789_DrawBitmap+0xe8>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d00a      	beq.n	80017f2 <st7789_DrawBitmap+0xba>
 80017dc:	2395      	movs	r3, #149	@ 0x95
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	2300      	movs	r3, #0
 80017e2:	2201      	movs	r2, #1
 80017e4:	490f      	ldr	r1, [pc, #60]	@ (8001824 <st7789_DrawBitmap+0xec>)
 80017e6:	203a      	movs	r0, #58	@ 0x3a
 80017e8:	f7ff fab0 	bl	8000d4c <LCD_IO_Transaction>
 80017ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <st7789_DrawBitmap+0xe8>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	701a      	strb	r2, [r3, #0]
 80017f2:	23a5      	movs	r3, #165	@ 0xa5
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	2300      	movs	r3, #0
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	6839      	ldr	r1, [r7, #0]
 80017fc:	202c      	movs	r0, #44	@ 0x2c
 80017fe:	f7ff faa5 	bl	8000d4c <LCD_IO_Transaction>
}
 8001802:	bf00      	nop
 8001804:	3718      	adds	r7, #24
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	24000054 	.word	0x24000054
 8001810:	0800916c 	.word	0x0800916c
 8001814:	24000108 	.word	0x24000108
 8001818:	24000100 	.word	0x24000100
 800181c:	24000106 	.word	0x24000106
 8001820:	2400010a 	.word	0x2400010a
 8001824:	08008584 	.word	0x08008584

08001828 <st7789_DrawRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void st7789_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 8001828:	b590      	push	{r4, r7, lr}
 800182a:	b085      	sub	sp, #20
 800182c:	af02      	add	r7, sp, #8
 800182e:	4604      	mov	r4, r0
 8001830:	4608      	mov	r0, r1
 8001832:	4611      	mov	r1, r2
 8001834:	461a      	mov	r2, r3
 8001836:	4623      	mov	r3, r4
 8001838:	80fb      	strh	r3, [r7, #6]
 800183a:	4603      	mov	r3, r0
 800183c:	80bb      	strh	r3, [r7, #4]
 800183e:	460b      	mov	r3, r1
 8001840:	807b      	strh	r3, [r7, #2]
 8001842:	4613      	mov	r3, r2
 8001844:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8001846:	4b1a      	ldr	r3, [pc, #104]	@ (80018b0 <st7789_DrawRGBImage+0x88>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2bc0      	cmp	r3, #192	@ 0xc0
 800184c:	d00a      	beq.n	8001864 <st7789_DrawRGBImage+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 800184e:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <st7789_DrawRGBImage+0x88>)
 8001850:	22c0      	movs	r2, #192	@ 0xc0
 8001852:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001854:	2395      	movs	r3, #149	@ 0x95
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	2300      	movs	r3, #0
 800185a:	2201      	movs	r2, #1
 800185c:	4915      	ldr	r1, [pc, #84]	@ (80018b4 <st7789_DrawRGBImage+0x8c>)
 800185e:	2036      	movs	r0, #54	@ 0x36
 8001860:	f7ff fa74 	bl	8000d4c <LCD_IO_Transaction>
  }
  st7789_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8001864:	883b      	ldrh	r3, [r7, #0]
 8001866:	887a      	ldrh	r2, [r7, #2]
 8001868:	88b9      	ldrh	r1, [r7, #4]
 800186a:	88f8      	ldrh	r0, [r7, #6]
 800186c:	f7ff fd6e 	bl	800134c <st7789_SetDisplayWindow>
  LCD_IO_DrawBitmap(pData, Xsize * Ysize);
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <st7789_DrawRGBImage+0x90>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d00a      	beq.n	800188e <st7789_DrawRGBImage+0x66>
 8001878:	2395      	movs	r3, #149	@ 0x95
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	2300      	movs	r3, #0
 800187e:	2201      	movs	r2, #1
 8001880:	490e      	ldr	r1, [pc, #56]	@ (80018bc <st7789_DrawRGBImage+0x94>)
 8001882:	203a      	movs	r0, #58	@ 0x3a
 8001884:	f7ff fa62 	bl	8000d4c <LCD_IO_Transaction>
 8001888:	4b0b      	ldr	r3, [pc, #44]	@ (80018b8 <st7789_DrawRGBImage+0x90>)
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
 800188e:	887b      	ldrh	r3, [r7, #2]
 8001890:	883a      	ldrh	r2, [r7, #0]
 8001892:	fb02 f303 	mul.w	r3, r2, r3
 8001896:	461a      	mov	r2, r3
 8001898:	23a5      	movs	r3, #165	@ 0xa5
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	2300      	movs	r3, #0
 800189e:	69b9      	ldr	r1, [r7, #24]
 80018a0:	202c      	movs	r0, #44	@ 0x2c
 80018a2:	f7ff fa53 	bl	8000d4c <LCD_IO_Transaction>
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd90      	pop	{r4, r7, pc}
 80018ae:	bf00      	nop
 80018b0:	24000054 	.word	0x24000054
 80018b4:	0800916d 	.word	0x0800916d
 80018b8:	2400010a 	.word	0x2400010a
 80018bc:	08008584 	.word	0x08008584

080018c0 <st7789_ReadRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void st7789_ReadRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 80018c0:	b590      	push	{r4, r7, lr}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af02      	add	r7, sp, #8
 80018c6:	4604      	mov	r4, r0
 80018c8:	4608      	mov	r0, r1
 80018ca:	4611      	mov	r1, r2
 80018cc:	461a      	mov	r2, r3
 80018ce:	4623      	mov	r3, r4
 80018d0:	80fb      	strh	r3, [r7, #6]
 80018d2:	4603      	mov	r3, r0
 80018d4:	80bb      	strh	r3, [r7, #4]
 80018d6:	460b      	mov	r3, r1
 80018d8:	807b      	strh	r3, [r7, #2]
 80018da:	4613      	mov	r3, r2
 80018dc:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80018de:	4b1a      	ldr	r3, [pc, #104]	@ (8001948 <st7789_ReadRGBImage+0x88>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80018e4:	d00a      	beq.n	80018fc <st7789_ReadRGBImage+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80018e6:	4b18      	ldr	r3, [pc, #96]	@ (8001948 <st7789_ReadRGBImage+0x88>)
 80018e8:	22c0      	movs	r2, #192	@ 0xc0
 80018ea:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80018ec:	2395      	movs	r3, #149	@ 0x95
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	2300      	movs	r3, #0
 80018f2:	2201      	movs	r2, #1
 80018f4:	4915      	ldr	r1, [pc, #84]	@ (800194c <st7789_ReadRGBImage+0x8c>)
 80018f6:	2036      	movs	r0, #54	@ 0x36
 80018f8:	f7ff fa28 	bl	8000d4c <LCD_IO_Transaction>
  }
  st7789_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 80018fc:	883b      	ldrh	r3, [r7, #0]
 80018fe:	887a      	ldrh	r2, [r7, #2]
 8001900:	88b9      	ldrh	r1, [r7, #4]
 8001902:	88f8      	ldrh	r0, [r7, #6]
 8001904:	f7ff fd22 	bl	800134c <st7789_SetDisplayWindow>
  LCD_IO_ReadBitmap(pData, Xsize * Ysize);
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <st7789_ReadRGBImage+0x90>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d10a      	bne.n	8001926 <st7789_ReadRGBImage+0x66>
 8001910:	2395      	movs	r3, #149	@ 0x95
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	2300      	movs	r3, #0
 8001916:	2201      	movs	r2, #1
 8001918:	490e      	ldr	r1, [pc, #56]	@ (8001954 <st7789_ReadRGBImage+0x94>)
 800191a:	203a      	movs	r0, #58	@ 0x3a
 800191c:	f7ff fa16 	bl	8000d4c <LCD_IO_Transaction>
 8001920:	4b0b      	ldr	r3, [pc, #44]	@ (8001950 <st7789_ReadRGBImage+0x90>)
 8001922:	2201      	movs	r2, #1
 8001924:	701a      	strb	r2, [r3, #0]
 8001926:	887b      	ldrh	r3, [r7, #2]
 8001928:	883a      	ldrh	r2, [r7, #0]
 800192a:	fb02 f303 	mul.w	r3, r2, r3
 800192e:	461a      	mov	r2, r3
 8001930:	23c9      	movs	r3, #201	@ 0xc9
 8001932:	9300      	str	r3, [sp, #0]
 8001934:	2301      	movs	r3, #1
 8001936:	69b9      	ldr	r1, [r7, #24]
 8001938:	202e      	movs	r0, #46	@ 0x2e
 800193a:	f7ff fa07 	bl	8000d4c <LCD_IO_Transaction>
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	bd90      	pop	{r4, r7, pc}
 8001946:	bf00      	nop
 8001948:	24000054 	.word	0x24000054
 800194c:	0800916d 	.word	0x0800916d
 8001950:	2400010a 	.word	0x2400010a
 8001954:	08008588 	.word	0x08008588

08001958 <st7789_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void st7789_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	@ 0x28
 800195c:	af02      	add	r7, sp, #8
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
 8001962:	460b      	mov	r3, r1
 8001964:	80bb      	strh	r3, [r7, #4]
 8001966:	4613      	mov	r3, r2
 8001968:	807b      	strh	r3, [r7, #2]
  static uint16_t scrparam[4] = {0, 0, 0, 0};
  #if (ST7789_ORIENTATION == 0)
  if((TopFix != __REVSH(scrparam[1])) || (BottonFix != __REVSH(scrparam[3])))
 800196a:	88bb      	ldrh	r3, [r7, #4]
 800196c:	4a4e      	ldr	r2, [pc, #312]	@ (8001aa8 <st7789_Scroll+0x150>)
 800196e:	8852      	ldrh	r2, [r2, #2]
 8001970:	b212      	sxth	r2, r2
 8001972:	83fa      	strh	r2, [r7, #30]
 8001974:	8bfa      	ldrh	r2, [r7, #30]
 8001976:	ba52      	rev16	r2, r2
 8001978:	b292      	uxth	r2, r2
 800197a:	b212      	sxth	r2, r2
 800197c:	4293      	cmp	r3, r2
 800197e:	d10a      	bne.n	8001996 <st7789_Scroll+0x3e>
 8001980:	887b      	ldrh	r3, [r7, #2]
 8001982:	4a49      	ldr	r2, [pc, #292]	@ (8001aa8 <st7789_Scroll+0x150>)
 8001984:	88d2      	ldrh	r2, [r2, #6]
 8001986:	b212      	sxth	r2, r2
 8001988:	83ba      	strh	r2, [r7, #28]
 800198a:	8bba      	ldrh	r2, [r7, #28]
 800198c:	ba52      	rev16	r2, r2
 800198e:	b292      	uxth	r2, r2
 8001990:	b212      	sxth	r2, r2
 8001992:	4293      	cmp	r3, r2
 8001994:	d02b      	beq.n	80019ee <st7789_Scroll+0x96>
  {
    scrparam[3] = __REVSH(TopFix);
 8001996:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800199a:	82fb      	strh	r3, [r7, #22]
 800199c:	8afb      	ldrh	r3, [r7, #22]
 800199e:	ba5b      	rev16	r3, r3
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	b21b      	sxth	r3, r3
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	4b40      	ldr	r3, [pc, #256]	@ (8001aa8 <st7789_Scroll+0x150>)
 80019a8:	80da      	strh	r2, [r3, #6]
    scrparam[1] = __REVSH(BottonFix);
 80019aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019ae:	833b      	strh	r3, [r7, #24]
 80019b0:	8b3b      	ldrh	r3, [r7, #24]
 80019b2:	ba5b      	rev16	r3, r3
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	b21b      	sxth	r3, r3
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	4b3b      	ldr	r3, [pc, #236]	@ (8001aa8 <st7789_Scroll+0x150>)
 80019bc:	805a      	strh	r2, [r3, #2]
    scrparam[2] = __REVSH(ST7789_LCD_PIXEL_HEIGHT - TopFix - BottonFix);
 80019be:	88ba      	ldrh	r2, [r7, #4]
 80019c0:	887b      	ldrh	r3, [r7, #2]
 80019c2:	4413      	add	r3, r2
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	837b      	strh	r3, [r7, #26]
 80019d0:	8b7b      	ldrh	r3, [r7, #26]
 80019d2:	ba5b      	rev16	r3, r3
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	b21b      	sxth	r3, r3
 80019d8:	b29a      	uxth	r2, r3
 80019da:	4b33      	ldr	r3, [pc, #204]	@ (8001aa8 <st7789_Scroll+0x150>)
 80019dc:	809a      	strh	r2, [r3, #4]
    LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRDEF, &scrparam[1], 6);
 80019de:	2395      	movs	r3, #149	@ 0x95
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	2300      	movs	r3, #0
 80019e4:	2206      	movs	r2, #6
 80019e6:	4931      	ldr	r1, [pc, #196]	@ (8001aac <st7789_Scroll+0x154>)
 80019e8:	2033      	movs	r0, #51	@ 0x33
 80019ea:	f7ff f9af 	bl	8000d4c <LCD_IO_Transaction>
  }
  Scroll = (0 - Scroll) % __REVSH(scrparam[2]);
 80019ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f2:	425b      	negs	r3, r3
 80019f4:	4a2c      	ldr	r2, [pc, #176]	@ (8001aa8 <st7789_Scroll+0x150>)
 80019f6:	8892      	ldrh	r2, [r2, #4]
 80019f8:	b212      	sxth	r2, r2
 80019fa:	82ba      	strh	r2, [r7, #20]
 80019fc:	8aba      	ldrh	r2, [r7, #20]
 80019fe:	ba52      	rev16	r2, r2
 8001a00:	b292      	uxth	r2, r2
 8001a02:	b212      	sxth	r2, r2
 8001a04:	fb93 f1f2 	sdiv	r1, r3, r2
 8001a08:	fb01 f202 	mul.w	r2, r1, r2
 8001a0c:	1a9b      	subs	r3, r3, r2
 8001a0e:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
 8001a10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	da18      	bge.n	8001a4a <st7789_Scroll+0xf2>
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
 8001a18:	4b23      	ldr	r3, [pc, #140]	@ (8001aa8 <st7789_Scroll+0x150>)
 8001a1a:	889b      	ldrh	r3, [r3, #4]
 8001a1c:	b21b      	sxth	r3, r3
 8001a1e:	823b      	strh	r3, [r7, #16]
 8001a20:	8a3b      	ldrh	r3, [r7, #16]
 8001a22:	ba5b      	rev16	r3, r3
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	b21b      	sxth	r3, r3
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	88fb      	ldrh	r3, [r7, #6]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa8 <st7789_Scroll+0x150>)
 8001a32:	885b      	ldrh	r3, [r3, #2]
 8001a34:	b21b      	sxth	r3, r3
 8001a36:	827b      	strh	r3, [r7, #18]
 8001a38:	8a7b      	ldrh	r3, [r7, #18]
 8001a3a:	ba5b      	rev16	r3, r3
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	4413      	add	r3, r2
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	80fb      	strh	r3, [r7, #6]
 8001a48:	e00c      	b.n	8001a64 <st7789_Scroll+0x10c>
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
 8001a4a:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <st7789_Scroll+0x150>)
 8001a4c:	885b      	ldrh	r3, [r3, #2]
 8001a4e:	b21b      	sxth	r3, r3
 8001a50:	81fb      	strh	r3, [r7, #14]
 8001a52:	89fb      	ldrh	r3, [r7, #14]
 8001a54:	ba5b      	rev16	r3, r3
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	88fb      	ldrh	r3, [r7, #6]
 8001a5e:	4413      	add	r3, r2
 8001a60:	b29b      	uxth	r3, r3
 8001a62:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
  #endif
  if(Scroll != __REVSH(scrparam[0]))
 8001a64:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <st7789_Scroll+0x150>)
 8001a66:	881b      	ldrh	r3, [r3, #0]
 8001a68:	b21b      	sxth	r3, r3
 8001a6a:	81bb      	strh	r3, [r7, #12]
 8001a6c:	89bb      	ldrh	r3, [r7, #12]
 8001a6e:	ba5b      	rev16	r3, r3
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	b21b      	sxth	r3, r3
 8001a74:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d010      	beq.n	8001a9e <st7789_Scroll+0x146>
 8001a7c:	88fb      	ldrh	r3, [r7, #6]
 8001a7e:	817b      	strh	r3, [r7, #10]
 8001a80:	897b      	ldrh	r3, [r7, #10]
 8001a82:	ba5b      	rev16	r3, r3
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	b21b      	sxth	r3, r3
  {
    scrparam[0] = __REVSH(Scroll);
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <st7789_Scroll+0x150>)
 8001a8c:	801a      	strh	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRSADD, &scrparam[0], 2);
 8001a8e:	2395      	movs	r3, #149	@ 0x95
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2300      	movs	r3, #0
 8001a94:	2202      	movs	r2, #2
 8001a96:	4904      	ldr	r1, [pc, #16]	@ (8001aa8 <st7789_Scroll+0x150>)
 8001a98:	2037      	movs	r0, #55	@ 0x37
 8001a9a:	f7ff f957 	bl	8000d4c <LCD_IO_Transaction>
  }
}
 8001a9e:	bf00      	nop
 8001aa0:	3720      	adds	r7, #32
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	2400010c 	.word	0x2400010c
 8001aac:	2400010e 	.word	0x2400010e

08001ab0 <st7789_UserCommand>:
  * @param  Size      : data number
  * @param  Mode      : 0=write 8bits datas, 1=0=write 16bits datas, 2=read 8bits datas, 3=read 16bits datas
  * @retval None
  */
void st7789_UserCommand(uint16_t Command, uint8_t* pData, uint32_t Size, uint8_t Mode)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af02      	add	r7, sp, #8
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	607a      	str	r2, [r7, #4]
 8001aba:	461a      	mov	r2, r3
 8001abc:	4603      	mov	r3, r0
 8001abe:	81fb      	strh	r3, [r7, #14]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	737b      	strb	r3, [r7, #13]
  if(Mode == 0)
 8001ac4:	7b7b      	ldrb	r3, [r7, #13]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10a      	bne.n	8001ae0 <st7789_UserCommand+0x30>
    LCD_IO_WriteCmd8MultipleData8((uint8_t)Command, pData, Size);
 8001aca:	89fb      	ldrh	r3, [r7, #14]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	2395      	movs	r3, #149	@ 0x95
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	68b9      	ldr	r1, [r7, #8]
 8001ada:	f7ff f937 	bl	8000d4c <LCD_IO_Transaction>
    LCD_IO_WriteCmd8MultipleData16((uint8_t)Command, pData, Size);
  else if(Mode == 2)
    LCD_IO_ReadCmd8MultipleData8((uint8_t)Command, pData, Size, 1);
  else if(Mode == 3)
    LCD_IO_ReadCmd8MultipleData16((uint8_t)Command, pData, Size, 1);
}
 8001ade:	e028      	b.n	8001b32 <st7789_UserCommand+0x82>
  else if(Mode == 1)
 8001ae0:	7b7b      	ldrb	r3, [r7, #13]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d10a      	bne.n	8001afc <st7789_UserCommand+0x4c>
    LCD_IO_WriteCmd8MultipleData16((uint8_t)Command, pData, Size);
 8001ae6:	89fb      	ldrh	r3, [r7, #14]
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	4618      	mov	r0, r3
 8001aec:	23a5      	movs	r3, #165	@ 0xa5
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	2300      	movs	r3, #0
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	68b9      	ldr	r1, [r7, #8]
 8001af6:	f7ff f929 	bl	8000d4c <LCD_IO_Transaction>
}
 8001afa:	e01a      	b.n	8001b32 <st7789_UserCommand+0x82>
  else if(Mode == 2)
 8001afc:	7b7b      	ldrb	r3, [r7, #13]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d10a      	bne.n	8001b18 <st7789_UserCommand+0x68>
    LCD_IO_ReadCmd8MultipleData8((uint8_t)Command, pData, Size, 1);
 8001b02:	89fb      	ldrh	r3, [r7, #14]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	4618      	mov	r0, r3
 8001b08:	2399      	movs	r3, #153	@ 0x99
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	68b9      	ldr	r1, [r7, #8]
 8001b12:	f7ff f91b 	bl	8000d4c <LCD_IO_Transaction>
}
 8001b16:	e00c      	b.n	8001b32 <st7789_UserCommand+0x82>
  else if(Mode == 3)
 8001b18:	7b7b      	ldrb	r3, [r7, #13]
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	d109      	bne.n	8001b32 <st7789_UserCommand+0x82>
    LCD_IO_ReadCmd8MultipleData16((uint8_t)Command, pData, Size, 1);
 8001b1e:	89fb      	ldrh	r3, [r7, #14]
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	4618      	mov	r0, r3
 8001b24:	23a9      	movs	r3, #169	@ 0xa9
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	2301      	movs	r3, #1
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	68b9      	ldr	r1, [r7, #8]
 8001b2e:	f7ff f90d 	bl	8000d4c <LCD_IO_Transaction>
}
 8001b32:	bf00      	nop
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
  uint8_t ret = LCD_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	71fb      	strb	r3, [r7, #7]

  /* LCD Init */   
  lcd_drv->Init();
 8001b46:	4b0a      	ldr	r3, [pc, #40]	@ (8001b70 <BSP_LCD_Init+0x34>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4798      	blx	r3
  
  /* Default value for draw propriety */
  DrawProp.BackColor = LCD_DEFAULT_BACKCOLOR;
 8001b4e:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <BSP_LCD_Init+0x38>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	605a      	str	r2, [r3, #4]
  DrawProp.TextColor = LCD_DEFAULT_TEXTCOLOR;
 8001b54:	4b07      	ldr	r3, [pc, #28]	@ (8001b74 <BSP_LCD_Init+0x38>)
 8001b56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b5a:	601a      	str	r2, [r3, #0]
  DrawProp.pFont     = &LCD_DEFAULT_FONT;
 8001b5c:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <BSP_LCD_Init+0x38>)
 8001b5e:	4a06      	ldr	r2, [pc, #24]	@ (8001b78 <BSP_LCD_Init+0x3c>)
 8001b60:	609a      	str	r2, [r3, #8]
  /* Clear the LCD screen */
  #if LCD_INIT_CLEAR == 1
  BSP_LCD_Clear(LCD_DEFAULT_BACKCOLOR);
  #endif
  
  ret = LCD_OK;
 8001b62:	2300      	movs	r3, #0
 8001b64:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001b66:	79fb      	ldrb	r3, [r7, #7]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	24000050 	.word	0x24000050
 8001b74:	24000114 	.word	0x24000114
 8001b78:	24000000 	.word	0x24000000

08001b7c <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None    
  * @retval Used LCD X size
  */
uint16_t BSP_LCD_GetXSize(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelWidth());
 8001b80:	4b03      	ldr	r3, [pc, #12]	@ (8001b90 <BSP_LCD_GetXSize+0x14>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b86:	4798      	blx	r3
 8001b88:	4603      	mov	r3, r0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	24000050 	.word	0x24000050

08001b94 <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None   
  * @retval Used LCD Y size
  */
uint16_t BSP_LCD_GetYSize(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelHeight());
 8001b98:	4b03      	ldr	r3, [pc, #12]	@ (8001ba8 <BSP_LCD_GetYSize+0x14>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b9e:	4798      	blx	r3
 8001ba0:	4603      	mov	r3, r0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	24000050 	.word	0x24000050

08001bac <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 8001bb6:	88fb      	ldrh	r3, [r7, #6]
 8001bb8:	4a03      	ldr	r2, [pc, #12]	@ (8001bc8 <BSP_LCD_SetTextColor+0x1c>)
 8001bba:	6013      	str	r3, [r2, #0]
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	24000114 	.word	0x24000114

08001bcc <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint16_t Color)
{
 8001bcc:	b5b0      	push	{r4, r5, r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af02      	add	r7, sp, #8
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	80fb      	strh	r3, [r7, #6]
  lcd_drv->FillRect(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), Color);
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <BSP_LCD_Clear+0x38>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001bdc:	f7ff ffce 	bl	8001b7c <BSP_LCD_GetXSize>
 8001be0:	4603      	mov	r3, r0
 8001be2:	461d      	mov	r5, r3
 8001be4:	f7ff ffd6 	bl	8001b94 <BSP_LCD_GetYSize>
 8001be8:	4603      	mov	r3, r0
 8001bea:	461a      	mov	r2, r3
 8001bec:	88fb      	ldrh	r3, [r7, #6]
 8001bee:	9300      	str	r3, [sp, #0]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	462a      	mov	r2, r5
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	2000      	movs	r0, #0
 8001bf8:	47a0      	blx	r4
}
 8001bfa:	bf00      	nop
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bdb0      	pop	{r4, r5, r7, pc}
 8001c02:	bf00      	nop
 8001c04:	24000050 	.word	0x24000050

08001c08 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)  
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	80fb      	strh	r3, [r7, #6]
 8001c12:	460b      	mov	r3, r1
 8001c14:	80bb      	strh	r3, [r7, #4]
 8001c16:	4613      	mov	r3, r2
 8001c18:	807b      	strh	r3, [r7, #2]
  lcd_drv->WritePixel(Xpos, Ypos, RGB_Code);
 8001c1a:	4b05      	ldr	r3, [pc, #20]	@ (8001c30 <BSP_LCD_DrawPixel+0x28>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	887a      	ldrh	r2, [r7, #2]
 8001c22:	88b9      	ldrh	r1, [r7, #4]
 8001c24:	88f8      	ldrh	r0, [r7, #6]
 8001c26:	4798      	blx	r3
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	24000050 	.word	0x24000050

08001c34 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	80fb      	strh	r3, [r7, #6]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	80bb      	strh	r3, [r7, #4]
 8001c42:	4613      	mov	r3, r2
 8001c44:	807b      	strh	r3, [r7, #2]
  lcd_drv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 8001c46:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <BSP_LCD_DrawHLine+0x30>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	6a1c      	ldr	r4, [r3, #32]
 8001c4c:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <BSP_LCD_DrawHLine+0x34>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	b298      	uxth	r0, r3
 8001c52:	887b      	ldrh	r3, [r7, #2]
 8001c54:	88ba      	ldrh	r2, [r7, #4]
 8001c56:	88f9      	ldrh	r1, [r7, #6]
 8001c58:	47a0      	blx	r4
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd90      	pop	{r4, r7, pc}
 8001c62:	bf00      	nop
 8001c64:	24000050 	.word	0x24000050
 8001c68:	24000114 	.word	0x24000114

08001c6c <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001c6c:	b590      	push	{r4, r7, lr}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	80fb      	strh	r3, [r7, #6]
 8001c76:	460b      	mov	r3, r1
 8001c78:	80bb      	strh	r3, [r7, #4]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	807b      	strh	r3, [r7, #2]
  lcd_drv->DrawVLine(DrawProp.TextColor, Xpos, Ypos, Length);
 8001c7e:	4b07      	ldr	r3, [pc, #28]	@ (8001c9c <BSP_LCD_DrawVLine+0x30>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <BSP_LCD_DrawVLine+0x34>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	b298      	uxth	r0, r3
 8001c8a:	887b      	ldrh	r3, [r7, #2]
 8001c8c:	88ba      	ldrh	r2, [r7, #4]
 8001c8e:	88f9      	ldrh	r1, [r7, #6]
 8001c90:	47a0      	blx	r4
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd90      	pop	{r4, r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	24000050 	.word	0x24000050
 8001ca0:	24000114 	.word	0x24000114

08001ca4 <BSP_LCD_DrawRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001ca4:	b590      	push	{r4, r7, lr}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4604      	mov	r4, r0
 8001cac:	4608      	mov	r0, r1
 8001cae:	4611      	mov	r1, r2
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4623      	mov	r3, r4
 8001cb4:	80fb      	strh	r3, [r7, #6]
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	80bb      	strh	r3, [r7, #4]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	807b      	strh	r3, [r7, #2]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8001cc2:	887a      	ldrh	r2, [r7, #2]
 8001cc4:	88b9      	ldrh	r1, [r7, #4]
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff ffb3 	bl	8001c34 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height - 1), Width);
 8001cce:	88ba      	ldrh	r2, [r7, #4]
 8001cd0:	883b      	ldrh	r3, [r7, #0]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	b299      	uxth	r1, r3
 8001cda:	887a      	ldrh	r2, [r7, #2]
 8001cdc:	88fb      	ldrh	r3, [r7, #6]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff ffa8 	bl	8001c34 <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8001ce4:	883a      	ldrh	r2, [r7, #0]
 8001ce6:	88b9      	ldrh	r1, [r7, #4]
 8001ce8:	88fb      	ldrh	r3, [r7, #6]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ffbe 	bl	8001c6c <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width - 1), Ypos, Height);
 8001cf0:	88fa      	ldrh	r2, [r7, #6]
 8001cf2:	887b      	ldrh	r3, [r7, #2]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	883a      	ldrh	r2, [r7, #0]
 8001cfe:	88b9      	ldrh	r1, [r7, #4]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ffb3 	bl	8001c6c <BSP_LCD_DrawVLine>
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd90      	pop	{r4, r7, pc}
	...

08001d10 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001d10:	b5b0      	push	{r4, r5, r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af02      	add	r7, sp, #8
 8001d16:	4604      	mov	r4, r0
 8001d18:	4608      	mov	r0, r1
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4623      	mov	r3, r4
 8001d20:	80fb      	strh	r3, [r7, #6]
 8001d22:	4603      	mov	r3, r0
 8001d24:	80bb      	strh	r3, [r7, #4]
 8001d26:	460b      	mov	r3, r1
 8001d28:	807b      	strh	r3, [r7, #2]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	803b      	strh	r3, [r7, #0]
  lcd_drv->FillRect(Xpos, Ypos, Width, Height, DrawProp.TextColor);
 8001d2e:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <BSP_LCD_FillRect+0x40>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001d34:	4b07      	ldr	r3, [pc, #28]	@ (8001d54 <BSP_LCD_FillRect+0x44>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	883d      	ldrh	r5, [r7, #0]
 8001d3c:	887a      	ldrh	r2, [r7, #2]
 8001d3e:	88b9      	ldrh	r1, [r7, #4]
 8001d40:	88f8      	ldrh	r0, [r7, #6]
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	462b      	mov	r3, r5
 8001d46:	47a0      	blx	r4
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d50:	24000050 	.word	0x24000050
 8001d54:	24000114 	.word	0x24000114

08001d58 <BSP_TS_DisplaycoordCalc>:
   - dy* : pointer to display Y coordinate
   - mx  : max display X coordinate
   - my  : max display Y coordinate
   return: dx, dy */
void BSP_TS_DisplaycoordCalc(uint16_t tx, uint16_t ty, uint16_t * dx, uint16_t * dy, uint16_t mx, uint16_t my)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b087      	sub	sp, #28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60ba      	str	r2, [r7, #8]
 8001d60:	607b      	str	r3, [r7, #4]
 8001d62:	4603      	mov	r3, r0
 8001d64:	81fb      	strh	r3, [r7, #14]
 8001d66:	460b      	mov	r3, r1
 8001d68:	81bb      	strh	r3, [r7, #12]
  int32_t x, y;
  x = (cindex[1] * tx + cindex[2] * ty + cindex[3]) / cindex[0];
 8001d6a:	4b26      	ldr	r3, [pc, #152]	@ (8001e04 <BSP_TS_DisplaycoordCalc+0xac>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	89fa      	ldrh	r2, [r7, #14]
 8001d70:	fb03 f202 	mul.w	r2, r3, r2
 8001d74:	4b23      	ldr	r3, [pc, #140]	@ (8001e04 <BSP_TS_DisplaycoordCalc+0xac>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	89b9      	ldrh	r1, [r7, #12]
 8001d7a:	fb01 f303 	mul.w	r3, r1, r3
 8001d7e:	441a      	add	r2, r3
 8001d80:	4b20      	ldr	r3, [pc, #128]	@ (8001e04 <BSP_TS_DisplaycoordCalc+0xac>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	441a      	add	r2, r3
 8001d86:	4b1f      	ldr	r3, [pc, #124]	@ (8001e04 <BSP_TS_DisplaycoordCalc+0xac>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d8e:	617b      	str	r3, [r7, #20]
  y = (cindex[4] * tx + cindex[5] * ty + cindex[6]) / cindex[0];
 8001d90:	4b1c      	ldr	r3, [pc, #112]	@ (8001e04 <BSP_TS_DisplaycoordCalc+0xac>)
 8001d92:	691b      	ldr	r3, [r3, #16]
 8001d94:	89fa      	ldrh	r2, [r7, #14]
 8001d96:	fb03 f202 	mul.w	r2, r3, r2
 8001d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e04 <BSP_TS_DisplaycoordCalc+0xac>)
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	89b9      	ldrh	r1, [r7, #12]
 8001da0:	fb01 f303 	mul.w	r3, r1, r3
 8001da4:	441a      	add	r2, r3
 8001da6:	4b17      	ldr	r3, [pc, #92]	@ (8001e04 <BSP_TS_DisplaycoordCalc+0xac>)
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	441a      	add	r2, r3
 8001dac:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <BSP_TS_DisplaycoordCalc+0xac>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001db4:	613b      	str	r3, [r7, #16]

  if(x < 0)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	da02      	bge.n	8001dc2 <BSP_TS_DisplaycoordCalc+0x6a>
    x = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	e005      	b.n	8001dce <BSP_TS_DisplaycoordCalc+0x76>
  else if(x > mx)
 8001dc2:	8c3b      	ldrh	r3, [r7, #32]
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	dd01      	ble.n	8001dce <BSP_TS_DisplaycoordCalc+0x76>
    x = mx;
 8001dca:	8c3b      	ldrh	r3, [r7, #32]
 8001dcc:	617b      	str	r3, [r7, #20]

  if(y < 0)
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	da02      	bge.n	8001dda <BSP_TS_DisplaycoordCalc+0x82>
    y = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	e005      	b.n	8001de6 <BSP_TS_DisplaycoordCalc+0x8e>
  else if(y > my)
 8001dda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	dd01      	ble.n	8001de6 <BSP_TS_DisplaycoordCalc+0x8e>
    y = my;
 8001de2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001de4:	613b      	str	r3, [r7, #16]

  *dx = x;
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	801a      	strh	r2, [r3, #0]
  *dy = y;
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	801a      	strh	r2, [r3, #0]
}
 8001df6:	bf00      	nop
 8001df8:	371c      	adds	r7, #28
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	24000058 	.word	0x24000058

08001e08 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	460a      	mov	r2, r1
 8001e12:	80fb      	strh	r3, [r7, #6]
 8001e14:	4613      	mov	r3, r2
 8001e16:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8001e1c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e50 <BSP_TS_Init+0x48>)
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 8001e22:	4a0c      	ldr	r2, [pc, #48]	@ (8001e54 <BSP_TS_Init+0x4c>)
 8001e24:	88bb      	ldrh	r3, [r7, #4]
 8001e26:	8013      	strh	r3, [r2, #0]

  if(ts_drv)
 8001e28:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <BSP_TS_Init+0x50>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <BSP_TS_Init+0x2c>
    ret = TS_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]

  if(ret == TS_OK)
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d104      	bne.n	8001e44 <BSP_TS_Init+0x3c>
  {
    /* Initialize the LL TS Driver */
    ts_drv->Init(0);
 8001e3a:	4b07      	ldr	r3, [pc, #28]	@ (8001e58 <BSP_TS_Init+0x50>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2000      	movs	r0, #0
 8001e42:	4798      	blx	r3
  }

  return ret;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	24000120 	.word	0x24000120
 8001e54:	24000122 	.word	0x24000122
 8001e58:	2400009c 	.word	0x2400009c

08001e5c <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8001e5c:	b5b0      	push	{r4, r5, r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af02      	add	r7, sp, #8
 8001e62:	6078      	str	r0, [r7, #4]
  uint16_t tx, ty, dx, dy;

  TsState->TouchDetected = ts_drv->DetectTouch(0);
 8001e64:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <BSP_TS_GetState+0x70>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	2000      	movs	r0, #0
 8001e6c:	4798      	blx	r3
 8001e6e:	4603      	mov	r3, r0
 8001e70:	461a      	mov	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	801a      	strh	r2, [r3, #0]
  if(TsState->TouchDetected)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d022      	beq.n	8001ec4 <BSP_TS_GetState+0x68>
  {
    ts_drv->GetXY(0, &tx, &ty);
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <BSP_TS_GetState+0x70>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	f107 020c 	add.w	r2, r7, #12
 8001e88:	f107 010e 	add.w	r1, r7, #14
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	4798      	blx	r3
    BSP_TS_DisplaycoordCalc(tx, ty, &dx, &dy, TsXBoundary-1, TsYBoundary-1);
 8001e90:	89f8      	ldrh	r0, [r7, #14]
 8001e92:	89b9      	ldrh	r1, [r7, #12]
 8001e94:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed0 <BSP_TS_GetState+0x74>)
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed4 <BSP_TS_GetState+0x78>)
 8001e9e:	8812      	ldrh	r2, [r2, #0]
 8001ea0:	3a01      	subs	r2, #1
 8001ea2:	b292      	uxth	r2, r2
 8001ea4:	f107 0508 	add.w	r5, r7, #8
 8001ea8:	f107 040a 	add.w	r4, r7, #10
 8001eac:	9201      	str	r2, [sp, #4]
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	462b      	mov	r3, r5
 8001eb2:	4622      	mov	r2, r4
 8001eb4:	f7ff ff50 	bl	8001d58 <BSP_TS_DisplaycoordCalc>
    TsState->X = dx;
 8001eb8:	897a      	ldrh	r2, [r7, #10]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	805a      	strh	r2, [r3, #2]
    TsState->Y = dy;
 8001ebe:	893a      	ldrh	r2, [r7, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	809a      	strh	r2, [r3, #4]
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bdb0      	pop	{r4, r5, r7, pc}
 8001ecc:	2400009c 	.word	0x2400009c
 8001ed0:	24000120 	.word	0x24000120
 8001ed4:	24000122 	.word	0x24000122

08001ed8 <TS_IO_Delay>:
#elif  defined(__GNUC__)
#pragma GCC push_options
#pragma GCC optimize("O0")
#endif
void TS_IO_Delay(uint32_t c)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  while(c--);
 8001ee0:	bf00      	nop
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	1e5a      	subs	r2, r3, #1
 8001ee6:	607a      	str	r2, [r7, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1fa      	bne.n	8001ee2 <TS_IO_Delay+0xa>
}
 8001eec:	bf00      	nop
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
	...

08001efc <TS_IO_Transaction>:

extern  SPI_HandleTypeDef     TS_SPI_HANDLE;

//-----------------------------------------------------------------------------
uint16_t TS_IO_Transaction(uint8_t cmd)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	4603      	mov	r3, r0
 8001f04:	71fb      	strb	r3, [r7, #7]
  const uint16_t d = 0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	81bb      	strh	r3, [r7, #12]
  uint16_t ret;
  TS_CS_ON;
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	2110      	movs	r1, #16
 8001f0e:	4818      	ldr	r0, [pc, #96]	@ (8001f70 <TS_IO_Transaction+0x74>)
 8001f10:	f001 fac2 	bl	8003498 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&TS_SPI_HANDLE, (uint8_t *)&cmd, 1, TS_SPI_TIMEOUT);
 8001f14:	1df9      	adds	r1, r7, #7
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4815      	ldr	r0, [pc, #84]	@ (8001f74 <TS_IO_Transaction+0x78>)
 8001f1e:	f004 f95b 	bl	80061d8 <HAL_SPI_Transmit>
  #if XPT2046_READDELAY > 0
  TS_IO_Delay(XPT2046_READDELAY);
 8001f22:	2001      	movs	r0, #1
 8001f24:	f7ff ffd8 	bl	8001ed8 <TS_IO_Delay>
  #endif
  HAL_SPI_TransmitReceive(&TS_SPI_HANDLE, (uint8_t *)&d, (uint8_t *)&ret, 2, TS_SPI_TIMEOUT);
 8001f28:	f107 020a 	add.w	r2, r7, #10
 8001f2c:	f107 010c 	add.w	r1, r7, #12
 8001f30:	f04f 33ff 	mov.w	r3, #4294967295
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	2302      	movs	r3, #2
 8001f38:	480e      	ldr	r0, [pc, #56]	@ (8001f74 <TS_IO_Transaction+0x78>)
 8001f3a:	f004 fdad 	bl	8006a98 <HAL_SPI_TransmitReceive>
  TS_CS_OFF;
 8001f3e:	2201      	movs	r2, #1
 8001f40:	2110      	movs	r1, #16
 8001f42:	480b      	ldr	r0, [pc, #44]	@ (8001f70 <TS_IO_Transaction+0x74>)
 8001f44:	f001 faa8 	bl	8003498 <HAL_GPIO_WritePin>
  ret = __REVSH(ret);
 8001f48:	897b      	ldrh	r3, [r7, #10]
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	81fb      	strh	r3, [r7, #14]
 8001f4e:	89fb      	ldrh	r3, [r7, #14]
 8001f50:	ba5b      	rev16	r3, r3
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	b21b      	sxth	r3, r3
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	817b      	strh	r3, [r7, #10]
  return ((ret & 0x7FFF) >> 3);
 8001f5a:	897b      	ldrh	r3, [r7, #10]
 8001f5c:	10db      	asrs	r3, r3, #3
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f64:	b29b      	uxth	r3, r3
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	58020000 	.word	0x58020000
 8001f74:	24000138 	.word	0x24000138

08001f78 <TS_IO_DetectToch>:
//-----------------------------------------------------------------------------
/* return:
   - 0 : touchscreen is not pressed
   - 1 : touchscreen is pressed */
uint8_t TS_IO_DetectToch(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
  uint8_t  ret;
  #if defined(TS_IRQ_GPIO_Port) && defined (TS_IRQ_Pin)
  if(HAL_GPIO_ReadPin(TS_IRQ_GPIO_Port, TS_IRQ_Pin))
 8001f7e:	2180      	movs	r1, #128	@ 0x80
 8001f80:	4807      	ldr	r0, [pc, #28]	@ (8001fa0 <TS_IO_DetectToch+0x28>)
 8001f82:	f001 fa71 	bl	8003468 <HAL_GPIO_ReadPin>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d002      	beq.n	8001f92 <TS_IO_DetectToch+0x1a>
    ret = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	71fb      	strb	r3, [r7, #7]
 8001f90:	e001      	b.n	8001f96 <TS_IO_DetectToch+0x1e>
  else
    ret = 1;
 8001f92:	2301      	movs	r3, #1
 8001f94:	71fb      	strb	r3, [r7, #7]
  if((TS_IO_Transaction(XPT2046_CMD_GETZ1) > TS_ZSENS) || (TS_IO_Transaction(XPT2046_CMD_GETZ2) < (4095 - TS_ZSENS)))
    ret = 1;
  else
    ret = 0;
  #endif
  return ret;
 8001f96:	79fb      	ldrb	r3, [r7, #7]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	58020800 	.word	0x58020800

08001fa4 <xpt2046_ts_Init>:
TS_DrvTypeDef  *ts_drv = &xpt2046_ts_drv;


//-----------------------------------------------------------------------------
void xpt2046_ts_Init(uint16_t DeviceAddr)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	80fb      	strh	r3, [r7, #6]
  #if TS_SPI_HANDLE != -1 && defined(TS_SPI_SPD) && TS_SPI_SPD >= 0 && TS_SPI_SPD <= 7
  TS_SPI_SETBAUDRATE(TS_SPI_HANDLE, TS_SPI_SPD);
  #endif
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
	...

08001fbc <xpt2046_ts_DetectTouch>:

//-----------------------------------------------------------------------------
uint8_t xpt2046_ts_DetectTouch(uint16_t DeviceAddr)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	80fb      	strh	r3, [r7, #6]
  uint8_t ret = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	77fb      	strb	r3, [r7, #31]
  int32_t x1, x2, y1, y2, i;

  if(TS_IO_DetectToch())
 8001fca:	f7ff ffd5 	bl	8001f78 <TS_IO_DetectToch>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d051      	beq.n	8002078 <xpt2046_ts_DetectTouch+0xbc>
  {
    x1 = TS_IO_Transaction(XPT2046_CMD_GETX); /* Get X */
 8001fd4:	20d0      	movs	r0, #208	@ 0xd0
 8001fd6:	f7ff ff91 	bl	8001efc <TS_IO_Transaction>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	61bb      	str	r3, [r7, #24]
    y1 = TS_IO_Transaction(XPT2046_CMD_GETY); /* Get Y */
 8001fde:	2090      	movs	r0, #144	@ 0x90
 8001fe0:	f7ff ff8c 	bl	8001efc <TS_IO_Transaction>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	617b      	str	r3, [r7, #20]
    i = TOUCH_MAXREPEAT;
 8001fe8:	2308      	movs	r3, #8
 8001fea:	613b      	str	r3, [r7, #16]
    while(i--)
 8001fec:	e03f      	b.n	800206e <xpt2046_ts_DetectTouch+0xb2>
    {
      x2 = TS_IO_Transaction(XPT2046_CMD_GETX); /* Get X */
 8001fee:	20d0      	movs	r0, #208	@ 0xd0
 8001ff0:	f7ff ff84 	bl	8001efc <TS_IO_Transaction>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	60fb      	str	r3, [r7, #12]
      y2 = TS_IO_Transaction(XPT2046_CMD_GETY); /* Get Y */
 8001ff8:	2090      	movs	r0, #144	@ 0x90
 8001ffa:	f7ff ff7f 	bl	8001efc <TS_IO_Transaction>
 8001ffe:	4603      	mov	r3, r0
 8002000:	60bb      	str	r3, [r7, #8]
      if((ABS(x1 - x2) < TOUCH_FILTER) && (ABS(y1 - y2) < TOUCH_FILTER))
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	f113 0f3f 	cmn.w	r3, #63	@ 0x3f
 800200c:	db2b      	blt.n	8002066 <xpt2046_ts_DetectTouch+0xaa>
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b3f      	cmp	r3, #63	@ 0x3f
 8002016:	dc26      	bgt.n	8002066 <xpt2046_ts_DetectTouch+0xaa>
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	f113 0f3f 	cmn.w	r3, #63	@ 0x3f
 8002022:	db20      	blt.n	8002066 <xpt2046_ts_DetectTouch+0xaa>
 8002024:	697a      	ldr	r2, [r7, #20]
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b3f      	cmp	r3, #63	@ 0x3f
 800202c:	dc1b      	bgt.n	8002066 <xpt2046_ts_DetectTouch+0xaa>
      {
        x1 = (x1 + x2) >> 1;
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	4413      	add	r3, r2
 8002034:	105b      	asrs	r3, r3, #1
 8002036:	61bb      	str	r3, [r7, #24]
        y1 = (y1 + y2) >> 1;
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	4413      	add	r3, r2
 800203e:	105b      	asrs	r3, r3, #1
 8002040:	617b      	str	r3, [r7, #20]
        i = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	613b      	str	r3, [r7, #16]
        if(TS_IO_DetectToch())
 8002046:	f7ff ff97 	bl	8001f78 <TS_IO_DetectToch>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00e      	beq.n	800206e <xpt2046_ts_DetectTouch+0xb2>
        {
          tx = x1;
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	b29a      	uxth	r2, r3
 8002054:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <xpt2046_ts_DetectTouch+0xc8>)
 8002056:	801a      	strh	r2, [r3, #0]
          ty = y1;
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	b29a      	uxth	r2, r3
 800205c:	4b0a      	ldr	r3, [pc, #40]	@ (8002088 <xpt2046_ts_DetectTouch+0xcc>)
 800205e:	801a      	strh	r2, [r3, #0]
          ret = 1;
 8002060:	2301      	movs	r3, #1
 8002062:	77fb      	strb	r3, [r7, #31]
        if(TS_IO_DetectToch())
 8002064:	e003      	b.n	800206e <xpt2046_ts_DetectTouch+0xb2>
        }
      }
      else
      {
        x1 = x2;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	61bb      	str	r3, [r7, #24]
        y1 = y2;
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	617b      	str	r3, [r7, #20]
    while(i--)
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1e5a      	subs	r2, r3, #1
 8002072:	613a      	str	r2, [r7, #16]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1ba      	bne.n	8001fee <xpt2046_ts_DetectTouch+0x32>
      }
    }
  }
  return ret;
 8002078:	7ffb      	ldrb	r3, [r7, #31]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3720      	adds	r7, #32
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	24000124 	.word	0x24000124
 8002088:	24000126 	.word	0x24000126

0800208c <xpt2046_ts_GetXY>:

//-----------------------------------------------------------------------------
void xpt2046_ts_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
 8002098:	81fb      	strh	r3, [r7, #14]
  *X = tx,
 800209a:	4b07      	ldr	r3, [pc, #28]	@ (80020b8 <xpt2046_ts_GetXY+0x2c>)
 800209c:	881a      	ldrh	r2, [r3, #0]
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	801a      	strh	r2, [r3, #0]
  *Y = ty;
 80020a2:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <xpt2046_ts_GetXY+0x30>)
 80020a4:	881a      	ldrh	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	801a      	strh	r2, [r3, #0]
}
 80020aa:	bf00      	nop
 80020ac:	3714      	adds	r7, #20
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	24000124 	.word	0x24000124
 80020bc:	24000126 	.word	0x24000126

080020c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80020c4:	f000 f9f8 	bl	80024b8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020c8:	f000 fdb4 	bl	8002c34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020cc:	f000 f832 	bl	8002134 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020d0:	f000 f94a 	bl	8002368 <MX_GPIO_Init>
  MX_SPI5_Init();
 80020d4:	f000 f8f4 	bl	80022c0 <MX_SPI5_Init>
  MX_SPI1_Init();
 80020d8:	f000 f89c 	bl	8002214 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80020dc:	2000      	movs	r0, #0
 80020de:	f000 fbf3 	bl	80028c8 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80020e2:	2001      	movs	r0, #1
 80020e4:	f000 fbf0 	bl	80028c8 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80020e8:	2002      	movs	r0, #2
 80020ea:	f000 fbed 	bl	80028c8 <BSP_LED_Init>

  /* Initialize User push-button without interrupt mode. */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 80020ee:	2100      	movs	r1, #0
 80020f0:	2000      	movs	r0, #0
 80020f2:	f000 fc5f 	bl	80029b4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80020f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002130 <main+0x70>)
 80020f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020fc:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80020fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002130 <main+0x70>)
 8002100:	2200      	movs	r2, #0
 8002102:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8002104:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <main+0x70>)
 8002106:	2200      	movs	r2, #0
 8002108:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800210a:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <main+0x70>)
 800210c:	2200      	movs	r2, #0
 800210e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8002110:	4b07      	ldr	r3, [pc, #28]	@ (8002130 <main+0x70>)
 8002112:	2200      	movs	r2, #0
 8002114:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8002116:	4906      	ldr	r1, [pc, #24]	@ (8002130 <main+0x70>)
 8002118:	2000      	movs	r0, #0
 800211a:	f000 fcc9 	bl	8002ab0 <BSP_COM_Init>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <main+0x68>
  {
    Error_Handler();
 8002124:	f000 f9f4 	bl	8002510 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  mainApp();
 8002128:	f7fe fa86 	bl	8000638 <mainApp>
  while (1)
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <main+0x6c>
 8002130:	24000128 	.word	0x24000128

08002134 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b09c      	sub	sp, #112	@ 0x70
 8002138:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800213a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800213e:	224c      	movs	r2, #76	@ 0x4c
 8002140:	2100      	movs	r1, #0
 8002142:	4618      	mov	r0, r3
 8002144:	f006 f9b2 	bl	80084ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002148:	1d3b      	adds	r3, r7, #4
 800214a:	2220      	movs	r2, #32
 800214c:	2100      	movs	r1, #0
 800214e:	4618      	mov	r0, r3
 8002150:	f006 f9ac 	bl	80084ac <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002154:	2002      	movs	r0, #2
 8002156:	f001 f9b9 	bl	80034cc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800215a:	2300      	movs	r3, #0
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	4b2c      	ldr	r3, [pc, #176]	@ (8002210 <SystemClock_Config+0xdc>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002166:	4a2a      	ldr	r2, [pc, #168]	@ (8002210 <SystemClock_Config+0xdc>)
 8002168:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800216c:	6193      	str	r3, [r2, #24]
 800216e:	4b28      	ldr	r3, [pc, #160]	@ (8002210 <SystemClock_Config+0xdc>)
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002176:	603b      	str	r3, [r7, #0]
 8002178:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800217a:	bf00      	nop
 800217c:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <SystemClock_Config+0xdc>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002184:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002188:	d1f8      	bne.n	800217c <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800218a:	2302      	movs	r3, #2
 800218c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800218e:	2301      	movs	r3, #1
 8002190:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8002192:	2340      	movs	r3, #64	@ 0x40
 8002194:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002196:	2302      	movs	r3, #2
 8002198:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800219a:	2300      	movs	r3, #0
 800219c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800219e:	2304      	movs	r3, #4
 80021a0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80021a2:	230c      	movs	r3, #12
 80021a4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80021a6:	2301      	movs	r3, #1
 80021a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80021aa:	2304      	movs	r3, #4
 80021ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80021ae:	2302      	movs	r3, #2
 80021b0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80021b2:	230c      	movs	r3, #12
 80021b4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021c2:	4618      	mov	r0, r3
 80021c4:	f001 f9bc 	bl	8003540 <HAL_RCC_OscConfig>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80021ce:	f000 f99f 	bl	8002510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021d2:	233f      	movs	r3, #63	@ 0x3f
 80021d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021d6:	2303      	movs	r3, #3
 80021d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80021da:	2300      	movs	r3, #0
 80021dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80021de:	2308      	movs	r3, #8
 80021e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80021e2:	2340      	movs	r3, #64	@ 0x40
 80021e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80021e6:	2340      	movs	r3, #64	@ 0x40
 80021e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80021ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021ee:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80021f0:	2340      	movs	r3, #64	@ 0x40
 80021f2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80021f4:	1d3b      	adds	r3, r7, #4
 80021f6:	2101      	movs	r1, #1
 80021f8:	4618      	mov	r0, r3
 80021fa:	f001 fd7b 	bl	8003cf4 <HAL_RCC_ClockConfig>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002204:	f000 f984 	bl	8002510 <Error_Handler>
  }
}
 8002208:	bf00      	nop
 800220a:	3770      	adds	r7, #112	@ 0x70
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	58024800 	.word	0x58024800

08002214 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002218:	4b27      	ldr	r3, [pc, #156]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 800221a:	4a28      	ldr	r2, [pc, #160]	@ (80022bc <MX_SPI1_Init+0xa8>)
 800221c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800221e:	4b26      	ldr	r3, [pc, #152]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002220:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002224:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002226:	4b24      	ldr	r3, [pc, #144]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002228:	2200      	movs	r2, #0
 800222a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800222c:	4b22      	ldr	r3, [pc, #136]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 800222e:	2207      	movs	r2, #7
 8002230:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002232:	4b21      	ldr	r3, [pc, #132]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002234:	2200      	movs	r2, #0
 8002236:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002238:	4b1f      	ldr	r3, [pc, #124]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 800223a:	2200      	movs	r2, #0
 800223c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800223e:	4b1e      	ldr	r3, [pc, #120]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002240:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002244:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002246:	4b1c      	ldr	r3, [pc, #112]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002248:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800224c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800224e:	4b1a      	ldr	r3, [pc, #104]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002250:	2200      	movs	r2, #0
 8002252:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002254:	4b18      	ldr	r3, [pc, #96]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002256:	2200      	movs	r2, #0
 8002258:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800225a:	4b17      	ldr	r3, [pc, #92]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 800225c:	2200      	movs	r2, #0
 800225e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8002260:	4b15      	ldr	r3, [pc, #84]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002262:	2200      	movs	r2, #0
 8002264:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002266:	4b14      	ldr	r3, [pc, #80]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002268:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800226c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800226e:	4b12      	ldr	r3, [pc, #72]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002270:	2200      	movs	r2, #0
 8002272:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002274:	4b10      	ldr	r3, [pc, #64]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002276:	2200      	movs	r2, #0
 8002278:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800227a:	4b0f      	ldr	r3, [pc, #60]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 800227c:	2200      	movs	r2, #0
 800227e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002280:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002282:	2200      	movs	r2, #0
 8002284:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002286:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002288:	2200      	movs	r2, #0
 800228a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800228c:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 800228e:	2200      	movs	r2, #0
 8002290:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002292:	4b09      	ldr	r3, [pc, #36]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 8002294:	2200      	movs	r2, #0
 8002296:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002298:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 800229a:	2200      	movs	r2, #0
 800229c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800229e:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022a4:	4804      	ldr	r0, [pc, #16]	@ (80022b8 <MX_SPI1_Init+0xa4>)
 80022a6:	f003 fe73 	bl	8005f90 <HAL_SPI_Init>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 80022b0:	f000 f92e 	bl	8002510 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	24000138 	.word	0x24000138
 80022bc:	40013000 	.word	0x40013000

080022c0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80022c4:	4b26      	ldr	r3, [pc, #152]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022c6:	4a27      	ldr	r2, [pc, #156]	@ (8002364 <MX_SPI5_Init+0xa4>)
 80022c8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80022ca:	4b25      	ldr	r3, [pc, #148]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022cc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80022d0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80022d2:	4b23      	ldr	r3, [pc, #140]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80022d8:	4b21      	ldr	r3, [pc, #132]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022da:	2207      	movs	r2, #7
 80022dc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022de:	4b20      	ldr	r3, [pc, #128]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80022ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022ec:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80022f0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022f8:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <MX_SPI5_Init+0xa0>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80022fe:	4b18      	ldr	r3, [pc, #96]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002300:	2200      	movs	r2, #0
 8002302:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002304:	4b16      	ldr	r3, [pc, #88]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002306:	2200      	movs	r2, #0
 8002308:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 800230a:	4b15      	ldr	r3, [pc, #84]	@ (8002360 <MX_SPI5_Init+0xa0>)
 800230c:	2200      	movs	r2, #0
 800230e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002310:	4b13      	ldr	r3, [pc, #76]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002312:	2200      	movs	r2, #0
 8002314:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002316:	4b12      	ldr	r3, [pc, #72]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002318:	2200      	movs	r2, #0
 800231a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800231c:	4b10      	ldr	r3, [pc, #64]	@ (8002360 <MX_SPI5_Init+0xa0>)
 800231e:	2200      	movs	r2, #0
 8002320:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002322:	4b0f      	ldr	r3, [pc, #60]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002324:	2200      	movs	r2, #0
 8002326:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002328:	4b0d      	ldr	r3, [pc, #52]	@ (8002360 <MX_SPI5_Init+0xa0>)
 800232a:	2200      	movs	r2, #0
 800232c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800232e:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002330:	2200      	movs	r2, #0
 8002332:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002334:	4b0a      	ldr	r3, [pc, #40]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002336:	2200      	movs	r2, #0
 8002338:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800233a:	4b09      	ldr	r3, [pc, #36]	@ (8002360 <MX_SPI5_Init+0xa0>)
 800233c:	2200      	movs	r2, #0
 800233e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002340:	4b07      	ldr	r3, [pc, #28]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002342:	2200      	movs	r2, #0
 8002344:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002346:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <MX_SPI5_Init+0xa0>)
 8002348:	2200      	movs	r2, #0
 800234a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800234c:	4804      	ldr	r0, [pc, #16]	@ (8002360 <MX_SPI5_Init+0xa0>)
 800234e:	f003 fe1f 	bl	8005f90 <HAL_SPI_Init>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_SPI5_Init+0x9c>
  {
    Error_Handler();
 8002358:	f000 f8da 	bl	8002510 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800235c:	bf00      	nop
 800235e:	bd80      	pop	{r7, pc}
 8002360:	240001c0 	.word	0x240001c0
 8002364:	40015000 	.word	0x40015000

08002368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	@ 0x28
 800236c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236e:	f107 0314 	add.w	r3, r7, #20
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
 800237c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800237e:	4b4a      	ldr	r3, [pc, #296]	@ (80024a8 <MX_GPIO_Init+0x140>)
 8002380:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002384:	4a48      	ldr	r2, [pc, #288]	@ (80024a8 <MX_GPIO_Init+0x140>)
 8002386:	f043 0310 	orr.w	r3, r3, #16
 800238a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800238e:	4b46      	ldr	r3, [pc, #280]	@ (80024a8 <MX_GPIO_Init+0x140>)
 8002390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002394:	f003 0310 	and.w	r3, r3, #16
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800239c:	4b42      	ldr	r3, [pc, #264]	@ (80024a8 <MX_GPIO_Init+0x140>)
 800239e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a2:	4a41      	ldr	r2, [pc, #260]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023a4:	f043 0304 	orr.w	r3, r3, #4
 80023a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023ac:	4b3e      	ldr	r3, [pc, #248]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023b2:	f003 0304 	and.w	r3, r3, #4
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80023ba:	4b3b      	ldr	r3, [pc, #236]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023c0:	4a39      	ldr	r2, [pc, #228]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023c2:	f043 0320 	orr.w	r3, r3, #32
 80023c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023ca:	4b37      	ldr	r3, [pc, #220]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023d0:	f003 0320 	and.w	r3, r3, #32
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d8:	4b33      	ldr	r3, [pc, #204]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023de:	4a32      	ldr	r2, [pc, #200]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023e8:	4b2f      	ldr	r3, [pc, #188]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	607b      	str	r3, [r7, #4]
 80023f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f6:	4b2c      	ldr	r3, [pc, #176]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023fc:	4a2a      	ldr	r2, [pc, #168]	@ (80024a8 <MX_GPIO_Init+0x140>)
 80023fe:	f043 0302 	orr.w	r3, r3, #2
 8002402:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002406:	4b28      	ldr	r3, [pc, #160]	@ (80024a8 <MX_GPIO_Init+0x140>)
 8002408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	603b      	str	r3, [r7, #0]
 8002412:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_RST_Pin, GPIO_PIN_SET);
 8002414:	2201      	movs	r2, #1
 8002416:	2118      	movs	r1, #24
 8002418:	4824      	ldr	r0, [pc, #144]	@ (80024ac <MX_GPIO_Init+0x144>)
 800241a:	f001 f83d 	bl	8003498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 800241e:	2200      	movs	r2, #0
 8002420:	2120      	movs	r1, #32
 8002422:	4822      	ldr	r0, [pc, #136]	@ (80024ac <MX_GPIO_Init+0x144>)
 8002424:	f001 f838 	bl	8003498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TS_CS_GPIO_Port, TS_CS_Pin, GPIO_PIN_SET);
 8002428:	2201      	movs	r2, #1
 800242a:	2110      	movs	r1, #16
 800242c:	4820      	ldr	r0, [pc, #128]	@ (80024b0 <MX_GPIO_Init+0x148>)
 800242e:	f001 f833 	bl	8003498 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_CS_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_RS_Pin;
 8002432:	2328      	movs	r3, #40	@ 0x28
 8002434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002436:	2301      	movs	r3, #1
 8002438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	2300      	movs	r3, #0
 800243c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243e:	2303      	movs	r3, #3
 8002440:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002442:	f107 0314 	add.w	r3, r7, #20
 8002446:	4619      	mov	r1, r3
 8002448:	4818      	ldr	r0, [pc, #96]	@ (80024ac <MX_GPIO_Init+0x144>)
 800244a:	f000 fe65 	bl	8003118 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 800244e:	2310      	movs	r3, #16
 8002450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002452:	2301      	movs	r3, #1
 8002454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245a:	2300      	movs	r3, #0
 800245c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	4619      	mov	r1, r3
 8002464:	4811      	ldr	r0, [pc, #68]	@ (80024ac <MX_GPIO_Init+0x144>)
 8002466:	f000 fe57 	bl	8003118 <HAL_GPIO_Init>

  /*Configure GPIO pin : TS_CS_Pin */
  GPIO_InitStruct.Pin = TS_CS_Pin;
 800246a:	2310      	movs	r3, #16
 800246c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800246e:	2301      	movs	r3, #1
 8002470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002476:	2303      	movs	r3, #3
 8002478:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TS_CS_GPIO_Port, &GPIO_InitStruct);
 800247a:	f107 0314 	add.w	r3, r7, #20
 800247e:	4619      	mov	r1, r3
 8002480:	480b      	ldr	r0, [pc, #44]	@ (80024b0 <MX_GPIO_Init+0x148>)
 8002482:	f000 fe49 	bl	8003118 <HAL_GPIO_Init>

  /*Configure GPIO pin : TS_IRQ_Pin */
  GPIO_InitStruct.Pin = TS_IRQ_Pin;
 8002486:	2380      	movs	r3, #128	@ 0x80
 8002488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800248a:	2300      	movs	r3, #0
 800248c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TS_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002492:	f107 0314 	add.w	r3, r7, #20
 8002496:	4619      	mov	r1, r3
 8002498:	4806      	ldr	r0, [pc, #24]	@ (80024b4 <MX_GPIO_Init+0x14c>)
 800249a:	f000 fe3d 	bl	8003118 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800249e:	bf00      	nop
 80024a0:	3728      	adds	r7, #40	@ 0x28
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	58024400 	.word	0x58024400
 80024ac:	58021000 	.word	0x58021000
 80024b0:	58020000 	.word	0x58020000
 80024b4:	58020800 	.word	0x58020800

080024b8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80024be:	463b      	mov	r3, r7
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80024ca:	f000 fd79 	bl	8002fc0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80024ce:	2301      	movs	r3, #1
 80024d0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80024d6:	2300      	movs	r3, #0
 80024d8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80024da:	231f      	movs	r3, #31
 80024dc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80024de:	2387      	movs	r3, #135	@ 0x87
 80024e0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80024e6:	2300      	movs	r3, #0
 80024e8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80024ea:	2301      	movs	r3, #1
 80024ec:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80024ee:	2301      	movs	r3, #1
 80024f0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80024f2:	2300      	movs	r3, #0
 80024f4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80024f6:	2300      	movs	r3, #0
 80024f8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80024fa:	463b      	mov	r3, r7
 80024fc:	4618      	mov	r0, r3
 80024fe:	f000 fd97 	bl	8003030 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002502:	2004      	movs	r0, #4
 8002504:	f000 fd74 	bl	8002ff0 <HAL_MPU_Enable>

}
 8002508:	bf00      	nop
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002514:	b672      	cpsid	i
}
 8002516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002518:	bf00      	nop
 800251a:	e7fd      	b.n	8002518 <Error_Handler+0x8>

0800251c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002522:	4b0a      	ldr	r3, [pc, #40]	@ (800254c <HAL_MspInit+0x30>)
 8002524:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002528:	4a08      	ldr	r2, [pc, #32]	@ (800254c <HAL_MspInit+0x30>)
 800252a:	f043 0302 	orr.w	r3, r3, #2
 800252e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <HAL_MspInit+0x30>)
 8002534:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	607b      	str	r3, [r7, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	58024400 	.word	0x58024400

08002550 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b0ba      	sub	sp, #232	@ 0xe8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002558:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002568:	f107 0318 	add.w	r3, r7, #24
 800256c:	22b8      	movs	r2, #184	@ 0xb8
 800256e:	2100      	movs	r1, #0
 8002570:	4618      	mov	r0, r3
 8002572:	f005 ff9b 	bl	80084ac <memset>
  if(hspi->Instance==SPI1)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a4c      	ldr	r2, [pc, #304]	@ (80026ac <HAL_SPI_MspInit+0x15c>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d145      	bne.n	800260c <HAL_SPI_MspInit+0xbc>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002580:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002584:	f04f 0300 	mov.w	r3, #0
 8002588:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800258c:	2300      	movs	r3, #0
 800258e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002590:	f107 0318 	add.w	r3, r7, #24
 8002594:	4618      	mov	r0, r3
 8002596:	f001 ff39 	bl	800440c <HAL_RCCEx_PeriphCLKConfig>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80025a0:	f7ff ffb6 	bl	8002510 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025a4:	4b42      	ldr	r3, [pc, #264]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 80025a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025aa:	4a41      	ldr	r2, [pc, #260]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 80025ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025b4:	4b3e      	ldr	r3, [pc, #248]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 80025b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c2:	4b3b      	ldr	r3, [pc, #236]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 80025c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025c8:	4a39      	ldr	r2, [pc, #228]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 80025ca:	f043 0302 	orr.w	r3, r3, #2
 80025ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025d2:	4b37      	ldr	r3, [pc, #220]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 80025d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    PB4(NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TS_SCK_Pin|TS_MISO_Pin|TS_MOSI_Pin;
 80025e0:	2338      	movs	r3, #56	@ 0x38
 80025e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e6:	2302      	movs	r3, #2
 80025e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ec:	2300      	movs	r3, #0
 80025ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f2:	2300      	movs	r3, #0
 80025f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025f8:	2305      	movs	r3, #5
 80025fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025fe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002602:	4619      	mov	r1, r3
 8002604:	482b      	ldr	r0, [pc, #172]	@ (80026b4 <HAL_SPI_MspInit+0x164>)
 8002606:	f000 fd87 	bl	8003118 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 800260a:	e04a      	b.n	80026a2 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI5)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a29      	ldr	r2, [pc, #164]	@ (80026b8 <HAL_SPI_MspInit+0x168>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d145      	bne.n	80026a2 <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8002616:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800261a:	f04f 0300 	mov.w	r3, #0
 800261e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8002622:	2300      	movs	r3, #0
 8002624:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002626:	f107 0318 	add.w	r3, r7, #24
 800262a:	4618      	mov	r0, r3
 800262c:	f001 feee 	bl	800440c <HAL_RCCEx_PeriphCLKConfig>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_SPI_MspInit+0xea>
      Error_Handler();
 8002636:	f7ff ff6b 	bl	8002510 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800263a:	4b1d      	ldr	r3, [pc, #116]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 800263c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002640:	4a1b      	ldr	r2, [pc, #108]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 8002642:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002646:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800264a:	4b19      	ldr	r3, [pc, #100]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 800264c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002650:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002658:	4b15      	ldr	r3, [pc, #84]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 800265a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800265e:	4a14      	ldr	r2, [pc, #80]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 8002660:	f043 0320 	orr.w	r3, r3, #32
 8002664:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002668:	4b11      	ldr	r3, [pc, #68]	@ (80026b0 <HAL_SPI_MspInit+0x160>)
 800266a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800266e:	f003 0320 	and.w	r3, r3, #32
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8002676:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800267a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267e:	2302      	movs	r3, #2
 8002680:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002684:	2300      	movs	r3, #0
 8002686:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800268a:	2303      	movs	r3, #3
 800268c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002690:	2305      	movs	r3, #5
 8002692:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002696:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800269a:	4619      	mov	r1, r3
 800269c:	4807      	ldr	r0, [pc, #28]	@ (80026bc <HAL_SPI_MspInit+0x16c>)
 800269e:	f000 fd3b 	bl	8003118 <HAL_GPIO_Init>
}
 80026a2:	bf00      	nop
 80026a4:	37e8      	adds	r7, #232	@ 0xe8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40013000 	.word	0x40013000
 80026b0:	58024400 	.word	0x58024400
 80026b4:	58020400 	.word	0x58020400
 80026b8:	40015000 	.word	0x40015000
 80026bc:	58021400 	.word	0x58021400

080026c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026c4:	bf00      	nop
 80026c6:	e7fd      	b.n	80026c4 <NMI_Handler+0x4>

080026c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026cc:	bf00      	nop
 80026ce:	e7fd      	b.n	80026cc <HardFault_Handler+0x4>

080026d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026d4:	bf00      	nop
 80026d6:	e7fd      	b.n	80026d4 <MemManage_Handler+0x4>

080026d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026dc:	bf00      	nop
 80026de:	e7fd      	b.n	80026dc <BusFault_Handler+0x4>

080026e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <UsageFault_Handler+0x4>

080026e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026ec:	bf00      	nop
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026f6:	b480      	push	{r7}
 80026f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026fa:	bf00      	nop
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002716:	f000 faff 	bl	8002d18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002724:	4b3e      	ldr	r3, [pc, #248]	@ (8002820 <SystemInit+0x100>)
 8002726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800272a:	4a3d      	ldr	r2, [pc, #244]	@ (8002820 <SystemInit+0x100>)
 800272c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002730:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002734:	4b3b      	ldr	r3, [pc, #236]	@ (8002824 <SystemInit+0x104>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 030f 	and.w	r3, r3, #15
 800273c:	2b06      	cmp	r3, #6
 800273e:	d807      	bhi.n	8002750 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002740:	4b38      	ldr	r3, [pc, #224]	@ (8002824 <SystemInit+0x104>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f023 030f 	bic.w	r3, r3, #15
 8002748:	4a36      	ldr	r2, [pc, #216]	@ (8002824 <SystemInit+0x104>)
 800274a:	f043 0307 	orr.w	r3, r3, #7
 800274e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002750:	4b35      	ldr	r3, [pc, #212]	@ (8002828 <SystemInit+0x108>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a34      	ldr	r2, [pc, #208]	@ (8002828 <SystemInit+0x108>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800275c:	4b32      	ldr	r3, [pc, #200]	@ (8002828 <SystemInit+0x108>)
 800275e:	2200      	movs	r2, #0
 8002760:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002762:	4b31      	ldr	r3, [pc, #196]	@ (8002828 <SystemInit+0x108>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4930      	ldr	r1, [pc, #192]	@ (8002828 <SystemInit+0x108>)
 8002768:	4b30      	ldr	r3, [pc, #192]	@ (800282c <SystemInit+0x10c>)
 800276a:	4013      	ands	r3, r2
 800276c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800276e:	4b2d      	ldr	r3, [pc, #180]	@ (8002824 <SystemInit+0x104>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	2b00      	cmp	r3, #0
 8002778:	d007      	beq.n	800278a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800277a:	4b2a      	ldr	r3, [pc, #168]	@ (8002824 <SystemInit+0x104>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f023 030f 	bic.w	r3, r3, #15
 8002782:	4a28      	ldr	r2, [pc, #160]	@ (8002824 <SystemInit+0x104>)
 8002784:	f043 0307 	orr.w	r3, r3, #7
 8002788:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800278a:	4b27      	ldr	r3, [pc, #156]	@ (8002828 <SystemInit+0x108>)
 800278c:	2200      	movs	r2, #0
 800278e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002790:	4b25      	ldr	r3, [pc, #148]	@ (8002828 <SystemInit+0x108>)
 8002792:	2200      	movs	r2, #0
 8002794:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002796:	4b24      	ldr	r3, [pc, #144]	@ (8002828 <SystemInit+0x108>)
 8002798:	2200      	movs	r2, #0
 800279a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800279c:	4b22      	ldr	r3, [pc, #136]	@ (8002828 <SystemInit+0x108>)
 800279e:	4a24      	ldr	r2, [pc, #144]	@ (8002830 <SystemInit+0x110>)
 80027a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80027a2:	4b21      	ldr	r3, [pc, #132]	@ (8002828 <SystemInit+0x108>)
 80027a4:	4a23      	ldr	r2, [pc, #140]	@ (8002834 <SystemInit+0x114>)
 80027a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80027a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002828 <SystemInit+0x108>)
 80027aa:	4a23      	ldr	r2, [pc, #140]	@ (8002838 <SystemInit+0x118>)
 80027ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80027ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002828 <SystemInit+0x108>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80027b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002828 <SystemInit+0x108>)
 80027b6:	4a20      	ldr	r2, [pc, #128]	@ (8002838 <SystemInit+0x118>)
 80027b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80027ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002828 <SystemInit+0x108>)
 80027bc:	2200      	movs	r2, #0
 80027be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80027c0:	4b19      	ldr	r3, [pc, #100]	@ (8002828 <SystemInit+0x108>)
 80027c2:	4a1d      	ldr	r2, [pc, #116]	@ (8002838 <SystemInit+0x118>)
 80027c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80027c6:	4b18      	ldr	r3, [pc, #96]	@ (8002828 <SystemInit+0x108>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80027cc:	4b16      	ldr	r3, [pc, #88]	@ (8002828 <SystemInit+0x108>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a15      	ldr	r2, [pc, #84]	@ (8002828 <SystemInit+0x108>)
 80027d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80027d8:	4b13      	ldr	r3, [pc, #76]	@ (8002828 <SystemInit+0x108>)
 80027da:	2200      	movs	r2, #0
 80027dc:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80027de:	4b12      	ldr	r3, [pc, #72]	@ (8002828 <SystemInit+0x108>)
 80027e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80027e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d113      	bne.n	8002814 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80027ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002828 <SystemInit+0x108>)
 80027ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80027f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002828 <SystemInit+0x108>)
 80027f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027f8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80027fc:	4b0f      	ldr	r3, [pc, #60]	@ (800283c <SystemInit+0x11c>)
 80027fe:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002802:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002804:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <SystemInit+0x108>)
 8002806:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800280a:	4a07      	ldr	r2, [pc, #28]	@ (8002828 <SystemInit+0x108>)
 800280c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002810:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	e000ed00 	.word	0xe000ed00
 8002824:	52002000 	.word	0x52002000
 8002828:	58024400 	.word	0x58024400
 800282c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002830:	02020200 	.word	0x02020200
 8002834:	01ff0000 	.word	0x01ff0000
 8002838:	01010280 	.word	0x01010280
 800283c:	52004000 	.word	0x52004000

08002840 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002844:	4b09      	ldr	r3, [pc, #36]	@ (800286c <ExitRun0Mode+0x2c>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	4a08      	ldr	r2, [pc, #32]	@ (800286c <ExitRun0Mode+0x2c>)
 800284a:	f043 0302 	orr.w	r3, r3, #2
 800284e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002850:	bf00      	nop
 8002852:	4b06      	ldr	r3, [pc, #24]	@ (800286c <ExitRun0Mode+0x2c>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f9      	beq.n	8002852 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800285e:	bf00      	nop
 8002860:	bf00      	nop
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	58024800 	.word	0x58024800

08002870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002870:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80028ac <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002874:	f7ff ffe4 	bl	8002840 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002878:	f7ff ff52 	bl	8002720 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800287c:	480c      	ldr	r0, [pc, #48]	@ (80028b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800287e:	490d      	ldr	r1, [pc, #52]	@ (80028b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002880:	4a0d      	ldr	r2, [pc, #52]	@ (80028b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002882:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002884:	e002      	b.n	800288c <LoopCopyDataInit>

08002886 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002886:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002888:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800288a:	3304      	adds	r3, #4

0800288c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800288c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800288e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002890:	d3f9      	bcc.n	8002886 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002892:	4a0a      	ldr	r2, [pc, #40]	@ (80028bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002894:	4c0a      	ldr	r4, [pc, #40]	@ (80028c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002896:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002898:	e001      	b.n	800289e <LoopFillZerobss>

0800289a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800289a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800289c:	3204      	adds	r2, #4

0800289e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800289e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028a0:	d3fb      	bcc.n	800289a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028a2:	f005 fe0b 	bl	80084bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028a6:	f7ff fc0b 	bl	80020c0 <main>
  bx  lr
 80028aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80028ac:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80028b0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80028b4:	240000cc 	.word	0x240000cc
  ldr r2, =_sidata
 80028b8:	080091b4 	.word	0x080091b4
  ldr r2, =_sbss
 80028bc:	240000cc 	.word	0x240000cc
  ldr r4, =_ebss
 80028c0:	240002e8 	.word	0x240002e8

080028c4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028c4:	e7fe      	b.n	80028c4 <ADC3_IRQHandler>
	...

080028c8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08c      	sub	sp, #48	@ 0x30
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80028d2:	2300      	movs	r3, #0
 80028d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d009      	beq.n	80028f0 <BSP_LED_Init+0x28>
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d006      	beq.n	80028f0 <BSP_LED_Init+0x28>
 80028e2:	79fb      	ldrb	r3, [r7, #7]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d003      	beq.n	80028f0 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80028e8:	f06f 0301 	mvn.w	r3, #1
 80028ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028ee:	e055      	b.n	800299c <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10f      	bne.n	8002916 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80028f6:	4b2c      	ldr	r3, [pc, #176]	@ (80029a8 <BSP_LED_Init+0xe0>)
 80028f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028fc:	4a2a      	ldr	r2, [pc, #168]	@ (80029a8 <BSP_LED_Init+0xe0>)
 80028fe:	f043 0302 	orr.w	r3, r3, #2
 8002902:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002906:	4b28      	ldr	r3, [pc, #160]	@ (80029a8 <BSP_LED_Init+0xe0>)
 8002908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	617b      	str	r3, [r7, #20]
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	e021      	b.n	800295a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d10f      	bne.n	800293c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 800291c:	4b22      	ldr	r3, [pc, #136]	@ (80029a8 <BSP_LED_Init+0xe0>)
 800291e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002922:	4a21      	ldr	r2, [pc, #132]	@ (80029a8 <BSP_LED_Init+0xe0>)
 8002924:	f043 0310 	orr.w	r3, r3, #16
 8002928:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800292c:	4b1e      	ldr	r3, [pc, #120]	@ (80029a8 <BSP_LED_Init+0xe0>)
 800292e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002932:	f003 0310 	and.w	r3, r3, #16
 8002936:	613b      	str	r3, [r7, #16]
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	e00e      	b.n	800295a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 800293c:	4b1a      	ldr	r3, [pc, #104]	@ (80029a8 <BSP_LED_Init+0xe0>)
 800293e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002942:	4a19      	ldr	r2, [pc, #100]	@ (80029a8 <BSP_LED_Init+0xe0>)
 8002944:	f043 0302 	orr.w	r3, r3, #2
 8002948:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800294c:	4b16      	ldr	r3, [pc, #88]	@ (80029a8 <BSP_LED_Init+0xe0>)
 800294e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	4a13      	ldr	r2, [pc, #76]	@ (80029ac <BSP_LED_Init+0xe4>)
 800295e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002962:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002964:	2301      	movs	r3, #1
 8002966:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800296c:	2303      	movs	r3, #3
 800296e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8002970:	79fb      	ldrb	r3, [r7, #7]
 8002972:	4a0f      	ldr	r2, [pc, #60]	@ (80029b0 <BSP_LED_Init+0xe8>)
 8002974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002978:	f107 0218 	add.w	r2, r7, #24
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	f000 fbca 	bl	8003118 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002984:	79fb      	ldrb	r3, [r7, #7]
 8002986:	4a0a      	ldr	r2, [pc, #40]	@ (80029b0 <BSP_LED_Init+0xe8>)
 8002988:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	4a07      	ldr	r2, [pc, #28]	@ (80029ac <BSP_LED_Init+0xe4>)
 8002990:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002994:	2200      	movs	r2, #0
 8002996:	4619      	mov	r1, r3
 8002998:	f000 fd7e 	bl	8003498 <HAL_GPIO_WritePin>
  }

  return ret;
 800299c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3730      	adds	r7, #48	@ 0x30
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	58024400 	.word	0x58024400
 80029ac:	08009180 	.word	0x08009180
 80029b0:	240000ac 	.word	0x240000ac

080029b4 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b088      	sub	sp, #32
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	460a      	mov	r2, r1
 80029be:	71fb      	strb	r3, [r7, #7]
 80029c0:	4613      	mov	r3, r2
 80029c2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80029c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002a80 <BSP_PB_Init+0xcc>)
 80029c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029ca:	4a2d      	ldr	r2, [pc, #180]	@ (8002a80 <BSP_PB_Init+0xcc>)
 80029cc:	f043 0304 	orr.w	r3, r3, #4
 80029d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80029d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002a80 <BSP_PB_Init+0xcc>)
 80029d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029da:	f003 0304 	and.w	r3, r3, #4
 80029de:	60bb      	str	r3, [r7, #8]
 80029e0:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80029e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029e6:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80029e8:	2302      	movs	r3, #2
 80029ea:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80029ec:	2302      	movs	r3, #2
 80029ee:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80029f0:	79bb      	ldrb	r3, [r7, #6]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d10c      	bne.n	8002a10 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	4a21      	ldr	r2, [pc, #132]	@ (8002a84 <BSP_PB_Init+0xd0>)
 80029fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a02:	f107 020c 	add.w	r2, r7, #12
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f000 fb85 	bl	8003118 <HAL_GPIO_Init>
 8002a0e:	e031      	b.n	8002a74 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002a10:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002a14:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002a16:	79fb      	ldrb	r3, [r7, #7]
 8002a18:	4a1a      	ldr	r2, [pc, #104]	@ (8002a84 <BSP_PB_Init+0xd0>)
 8002a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a1e:	f107 020c 	add.w	r2, r7, #12
 8002a22:	4611      	mov	r1, r2
 8002a24:	4618      	mov	r0, r3
 8002a26:	f000 fb77 	bl	8003118 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	4a16      	ldr	r2, [pc, #88]	@ (8002a88 <BSP_PB_Init+0xd4>)
 8002a30:	441a      	add	r2, r3
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	4915      	ldr	r1, [pc, #84]	@ (8002a8c <BSP_PB_Init+0xd8>)
 8002a36:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4610      	mov	r0, r2
 8002a3e:	f000 fb56 	bl	80030ee <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	4a10      	ldr	r2, [pc, #64]	@ (8002a88 <BSP_PB_Init+0xd4>)
 8002a48:	1898      	adds	r0, r3, r2
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	4a10      	ldr	r2, [pc, #64]	@ (8002a90 <BSP_PB_Init+0xdc>)
 8002a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a52:	461a      	mov	r2, r3
 8002a54:	2100      	movs	r1, #0
 8002a56:	f000 fb2b 	bl	80030b0 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002a5a:	2028      	movs	r0, #40	@ 0x28
 8002a5c:	79fb      	ldrb	r3, [r7, #7]
 8002a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8002a94 <BSP_PB_Init+0xe0>)
 8002a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a64:	2200      	movs	r2, #0
 8002a66:	4619      	mov	r1, r3
 8002a68:	f000 fa75 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002a6c:	2328      	movs	r3, #40	@ 0x28
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 fa8b 	bl	8002f8a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3720      	adds	r7, #32
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	58024400 	.word	0x58024400
 8002a84:	240000b8 	.word	0x240000b8
 8002a88:	24000248 	.word	0x24000248
 8002a8c:	08009188 	.word	0x08009188
 8002a90:	240000bc 	.word	0x240000bc
 8002a94:	240000c0 	.word	0x240000c0

08002a98 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
	...

08002ab0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	6039      	str	r1, [r7, #0]
 8002aba:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002abc:	2300      	movs	r3, #0
 8002abe:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d003      	beq.n	8002ace <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002ac6:	f06f 0301 	mvn.w	r3, #1
 8002aca:	60fb      	str	r3, [r7, #12]
 8002acc:	e018      	b.n	8002b00 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002ace:	79fb      	ldrb	r3, [r7, #7]
 8002ad0:	2294      	movs	r2, #148	@ 0x94
 8002ad2:	fb02 f303 	mul.w	r3, r2, r3
 8002ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8002b0c <BSP_COM_Init+0x5c>)
 8002ad8:	4413      	add	r3, r2
 8002ada:	4618      	mov	r0, r3
 8002adc:	f000 f852 	bl	8002b84 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	2294      	movs	r2, #148	@ 0x94
 8002ae4:	fb02 f303 	mul.w	r3, r2, r3
 8002ae8:	4a08      	ldr	r2, [pc, #32]	@ (8002b0c <BSP_COM_Init+0x5c>)
 8002aea:	4413      	add	r3, r2
 8002aec:	6839      	ldr	r1, [r7, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 f80e 	bl	8002b10 <MX_USART3_Init>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d002      	beq.n	8002b00 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002afa:	f06f 0303 	mvn.w	r3, #3
 8002afe:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002b00:	68fb      	ldr	r3, [r7, #12]
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	24000250 	.word	0x24000250

08002b10 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8002b1a:	4b15      	ldr	r3, [pc, #84]	@ (8002b70 <MX_USART3_Init+0x60>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	220c      	movs	r2, #12
 8002b2e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	895b      	ldrh	r3, [r3, #10]
 8002b34:	461a      	mov	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	891b      	ldrh	r3, [r3, #8]
 8002b46:	461a      	mov	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	899b      	ldrh	r3, [r3, #12]
 8002b50:	461a      	mov	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002b5c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f004 fbbd 	bl	80072de <HAL_UART_Init>
 8002b64:	4603      	mov	r3, r0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	240000a8 	.word	0x240000a8

08002b74 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002b78:	2000      	movs	r0, #0
 8002b7a:	f7ff ff8d 	bl	8002a98 <BSP_PB_Callback>
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
	...

08002b84 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08a      	sub	sp, #40	@ 0x28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002b8c:	4b27      	ldr	r3, [pc, #156]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b92:	4a26      	ldr	r2, [pc, #152]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002b94:	f043 0308 	orr.w	r3, r3, #8
 8002b98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b9c:	4b23      	ldr	r3, [pc, #140]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002b9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002baa:	4b20      	ldr	r3, [pc, #128]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bb0:	4a1e      	ldr	r2, [pc, #120]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002bb2:	f043 0308 	orr.w	r3, r3, #8
 8002bb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bba:	4b1c      	ldr	r3, [pc, #112]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bc0:	f003 0308 	and.w	r3, r3, #8
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002bc8:	4b18      	ldr	r3, [pc, #96]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002bca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bce:	4a17      	ldr	r2, [pc, #92]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002bd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bd4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002bd8:	4b14      	ldr	r3, [pc, #80]	@ (8002c2c <COM1_MspInit+0xa8>)
 8002bda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002be2:	60bb      	str	r3, [r7, #8]
 8002be4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8002be6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bea:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002bec:	2302      	movs	r3, #2
 8002bee:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002bf8:	2307      	movs	r3, #7
 8002bfa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002bfc:	f107 0314 	add.w	r3, r7, #20
 8002c00:	4619      	mov	r1, r3
 8002c02:	480b      	ldr	r0, [pc, #44]	@ (8002c30 <COM1_MspInit+0xac>)
 8002c04:	f000 fa88 	bl	8003118 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8002c08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c0c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002c0e:	2302      	movs	r3, #2
 8002c10:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002c12:	2307      	movs	r3, #7
 8002c14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002c16:	f107 0314 	add.w	r3, r7, #20
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4804      	ldr	r0, [pc, #16]	@ (8002c30 <COM1_MspInit+0xac>)
 8002c1e:	f000 fa7b 	bl	8003118 <HAL_GPIO_Init>
}
 8002c22:	bf00      	nop
 8002c24:	3728      	adds	r7, #40	@ 0x28
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	58024400 	.word	0x58024400
 8002c30:	58020c00 	.word	0x58020c00

08002c34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c3a:	2003      	movs	r0, #3
 8002c3c:	f000 f980 	bl	8002f40 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c40:	f001 fa0e 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 8002c44:	4602      	mov	r2, r0
 8002c46:	4b15      	ldr	r3, [pc, #84]	@ (8002c9c <HAL_Init+0x68>)
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	0a1b      	lsrs	r3, r3, #8
 8002c4c:	f003 030f 	and.w	r3, r3, #15
 8002c50:	4913      	ldr	r1, [pc, #76]	@ (8002ca0 <HAL_Init+0x6c>)
 8002c52:	5ccb      	ldrb	r3, [r1, r3]
 8002c54:	f003 031f 	and.w	r3, r3, #31
 8002c58:	fa22 f303 	lsr.w	r3, r2, r3
 8002c5c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c9c <HAL_Init+0x68>)
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	f003 030f 	and.w	r3, r3, #15
 8002c66:	4a0e      	ldr	r2, [pc, #56]	@ (8002ca0 <HAL_Init+0x6c>)
 8002c68:	5cd3      	ldrb	r3, [r2, r3]
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	fa22 f303 	lsr.w	r3, r2, r3
 8002c74:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca4 <HAL_Init+0x70>)
 8002c76:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002c78:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca8 <HAL_Init+0x74>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c7e:	2000      	movs	r0, #0
 8002c80:	f000 f814 	bl	8002cac <HAL_InitTick>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e002      	b.n	8002c94 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002c8e:	f7ff fc45 	bl	800251c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3708      	adds	r7, #8
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	58024400 	.word	0x58024400
 8002ca0:	08009170 	.word	0x08009170
 8002ca4:	240000a4 	.word	0x240000a4
 8002ca8:	240000a0 	.word	0x240000a0

08002cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002cb4:	4b15      	ldr	r3, [pc, #84]	@ (8002d0c <HAL_InitTick+0x60>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e021      	b.n	8002d04 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002cc0:	4b13      	ldr	r3, [pc, #76]	@ (8002d10 <HAL_InitTick+0x64>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	4b11      	ldr	r3, [pc, #68]	@ (8002d0c <HAL_InitTick+0x60>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 f965 	bl	8002fa6 <HAL_SYSTICK_Config>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e00e      	b.n	8002d04 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b0f      	cmp	r3, #15
 8002cea:	d80a      	bhi.n	8002d02 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cec:	2200      	movs	r2, #0
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf4:	f000 f92f 	bl	8002f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cf8:	4a06      	ldr	r2, [pc, #24]	@ (8002d14 <HAL_InitTick+0x68>)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	e000      	b.n	8002d04 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	240000c8 	.word	0x240000c8
 8002d10:	240000a0 	.word	0x240000a0
 8002d14:	240000c4 	.word	0x240000c4

08002d18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d1c:	4b06      	ldr	r3, [pc, #24]	@ (8002d38 <HAL_IncTick+0x20>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	461a      	mov	r2, r3
 8002d22:	4b06      	ldr	r3, [pc, #24]	@ (8002d3c <HAL_IncTick+0x24>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4413      	add	r3, r2
 8002d28:	4a04      	ldr	r2, [pc, #16]	@ (8002d3c <HAL_IncTick+0x24>)
 8002d2a:	6013      	str	r3, [r2, #0]
}
 8002d2c:	bf00      	nop
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	240000c8 	.word	0x240000c8
 8002d3c:	240002e4 	.word	0x240002e4

08002d40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return uwTick;
 8002d44:	4b03      	ldr	r3, [pc, #12]	@ (8002d54 <HAL_GetTick+0x14>)
 8002d46:	681b      	ldr	r3, [r3, #0]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	240002e4 	.word	0x240002e4

08002d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d60:	f7ff ffee 	bl	8002d40 <HAL_GetTick>
 8002d64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d70:	d005      	beq.n	8002d7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d72:	4b0a      	ldr	r3, [pc, #40]	@ (8002d9c <HAL_Delay+0x44>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d7e:	bf00      	nop
 8002d80:	f7ff ffde 	bl	8002d40 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d8f7      	bhi.n	8002d80 <HAL_Delay+0x28>
  {
  }
}
 8002d90:	bf00      	nop
 8002d92:	bf00      	nop
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	240000c8 	.word	0x240000c8

08002da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <__NVIC_SetPriorityGrouping+0x40>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002dc8:	4b06      	ldr	r3, [pc, #24]	@ (8002de4 <__NVIC_SetPriorityGrouping+0x44>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dce:	4a04      	ldr	r2, [pc, #16]	@ (8002de0 <__NVIC_SetPriorityGrouping+0x40>)
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	60d3      	str	r3, [r2, #12]
}
 8002dd4:	bf00      	nop
 8002dd6:	3714      	adds	r7, #20
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	e000ed00 	.word	0xe000ed00
 8002de4:	05fa0000 	.word	0x05fa0000

08002de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dec:	4b04      	ldr	r3, [pc, #16]	@ (8002e00 <__NVIC_GetPriorityGrouping+0x18>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	f003 0307 	and.w	r3, r3, #7
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	db0b      	blt.n	8002e2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	f003 021f 	and.w	r2, r3, #31
 8002e1c:	4907      	ldr	r1, [pc, #28]	@ (8002e3c <__NVIC_EnableIRQ+0x38>)
 8002e1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e22:	095b      	lsrs	r3, r3, #5
 8002e24:	2001      	movs	r0, #1
 8002e26:	fa00 f202 	lsl.w	r2, r0, r2
 8002e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	e000e100 	.word	0xe000e100

08002e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	6039      	str	r1, [r7, #0]
 8002e4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	db0a      	blt.n	8002e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	490c      	ldr	r1, [pc, #48]	@ (8002e8c <__NVIC_SetPriority+0x4c>)
 8002e5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e5e:	0112      	lsls	r2, r2, #4
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	440b      	add	r3, r1
 8002e64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e68:	e00a      	b.n	8002e80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	4908      	ldr	r1, [pc, #32]	@ (8002e90 <__NVIC_SetPriority+0x50>)
 8002e70:	88fb      	ldrh	r3, [r7, #6]
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	3b04      	subs	r3, #4
 8002e78:	0112      	lsls	r2, r2, #4
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	761a      	strb	r2, [r3, #24]
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000e100 	.word	0xe000e100
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	@ 0x24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f1c3 0307 	rsb	r3, r3, #7
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	bf28      	it	cs
 8002eb2:	2304      	movcs	r3, #4
 8002eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	2b06      	cmp	r3, #6
 8002ebc:	d902      	bls.n	8002ec4 <NVIC_EncodePriority+0x30>
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3b03      	subs	r3, #3
 8002ec2:	e000      	b.n	8002ec6 <NVIC_EncodePriority+0x32>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002edc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee6:	43d9      	mvns	r1, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eec:	4313      	orrs	r3, r2
         );
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3724      	adds	r7, #36	@ 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f0c:	d301      	bcc.n	8002f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e00f      	b.n	8002f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f12:	4a0a      	ldr	r2, [pc, #40]	@ (8002f3c <SysTick_Config+0x40>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f1a:	210f      	movs	r1, #15
 8002f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f20:	f7ff ff8e 	bl	8002e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f24:	4b05      	ldr	r3, [pc, #20]	@ (8002f3c <SysTick_Config+0x40>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f2a:	4b04      	ldr	r3, [pc, #16]	@ (8002f3c <SysTick_Config+0x40>)
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	e000e010 	.word	0xe000e010

08002f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7ff ff29 	bl	8002da0 <__NVIC_SetPriorityGrouping>
}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b086      	sub	sp, #24
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
 8002f62:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f64:	f7ff ff40 	bl	8002de8 <__NVIC_GetPriorityGrouping>
 8002f68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	68b9      	ldr	r1, [r7, #8]
 8002f6e:	6978      	ldr	r0, [r7, #20]
 8002f70:	f7ff ff90 	bl	8002e94 <NVIC_EncodePriority>
 8002f74:	4602      	mov	r2, r0
 8002f76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f7a:	4611      	mov	r1, r2
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff ff5f 	bl	8002e40 <__NVIC_SetPriority>
}
 8002f82:	bf00      	nop
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b082      	sub	sp, #8
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	4603      	mov	r3, r0
 8002f92:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff ff33 	bl	8002e04 <__NVIC_EnableIRQ>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b082      	sub	sp, #8
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff ffa4 	bl	8002efc <SysTick_Config>
 8002fb4:	4603      	mov	r3, r0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
	...

08002fc0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002fc4:	f3bf 8f5f 	dmb	sy
}
 8002fc8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002fca:	4b07      	ldr	r3, [pc, #28]	@ (8002fe8 <HAL_MPU_Disable+0x28>)
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fce:	4a06      	ldr	r2, [pc, #24]	@ (8002fe8 <HAL_MPU_Disable+0x28>)
 8002fd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fd4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002fd6:	4b05      	ldr	r3, [pc, #20]	@ (8002fec <HAL_MPU_Disable+0x2c>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	605a      	str	r2, [r3, #4]
}
 8002fdc:	bf00      	nop
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	e000ed00 	.word	0xe000ed00
 8002fec:	e000ed90 	.word	0xe000ed90

08002ff0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002ff8:	4a0b      	ldr	r2, [pc, #44]	@ (8003028 <HAL_MPU_Enable+0x38>)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f043 0301 	orr.w	r3, r3, #1
 8003000:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003002:	4b0a      	ldr	r3, [pc, #40]	@ (800302c <HAL_MPU_Enable+0x3c>)
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	4a09      	ldr	r2, [pc, #36]	@ (800302c <HAL_MPU_Enable+0x3c>)
 8003008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800300c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800300e:	f3bf 8f4f 	dsb	sy
}
 8003012:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003014:	f3bf 8f6f 	isb	sy
}
 8003018:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	e000ed90 	.word	0xe000ed90
 800302c:	e000ed00 	.word	0xe000ed00

08003030 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	785a      	ldrb	r2, [r3, #1]
 800303c:	4b1b      	ldr	r3, [pc, #108]	@ (80030ac <HAL_MPU_ConfigRegion+0x7c>)
 800303e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003040:	4b1a      	ldr	r3, [pc, #104]	@ (80030ac <HAL_MPU_ConfigRegion+0x7c>)
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	4a19      	ldr	r2, [pc, #100]	@ (80030ac <HAL_MPU_ConfigRegion+0x7c>)
 8003046:	f023 0301 	bic.w	r3, r3, #1
 800304a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800304c:	4a17      	ldr	r2, [pc, #92]	@ (80030ac <HAL_MPU_ConfigRegion+0x7c>)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	7b1b      	ldrb	r3, [r3, #12]
 8003058:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	7adb      	ldrb	r3, [r3, #11]
 800305e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003060:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	7a9b      	ldrb	r3, [r3, #10]
 8003066:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003068:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	7b5b      	ldrb	r3, [r3, #13]
 800306e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003070:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	7b9b      	ldrb	r3, [r3, #14]
 8003076:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003078:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	7bdb      	ldrb	r3, [r3, #15]
 800307e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003080:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	7a5b      	ldrb	r3, [r3, #9]
 8003086:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003088:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	7a1b      	ldrb	r3, [r3, #8]
 800308e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003090:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	7812      	ldrb	r2, [r2, #0]
 8003096:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003098:	4a04      	ldr	r2, [pc, #16]	@ (80030ac <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800309a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800309c:	6113      	str	r3, [r2, #16]
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	e000ed90 	.word	0xe000ed90

080030b0 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80030b0:	b480      	push	{r7}
 80030b2:	b087      	sub	sp, #28
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	460b      	mov	r3, r1
 80030ba:	607a      	str	r2, [r7, #4]
 80030bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80030be:	2300      	movs	r3, #0
 80030c0:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e00a      	b.n	80030e2 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80030cc:	7afb      	ldrb	r3, [r7, #11]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d103      	bne.n	80030da <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	605a      	str	r2, [r3, #4]
      break;
 80030d8:	e002      	b.n	80030e0 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	75fb      	strb	r3, [r7, #23]
      break;
 80030de:	bf00      	nop
  }

  return status;
 80030e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	371c      	adds	r7, #28
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr

080030ee <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b083      	sub	sp, #12
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
 80030f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e003      	b.n	800310a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003108:	2300      	movs	r3, #0
  }
}
 800310a:	4618      	mov	r0, r3
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
	...

08003118 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003118:	b480      	push	{r7}
 800311a:	b089      	sub	sp, #36	@ 0x24
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003122:	2300      	movs	r3, #0
 8003124:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003126:	4b86      	ldr	r3, [pc, #536]	@ (8003340 <HAL_GPIO_Init+0x228>)
 8003128:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800312a:	e18c      	b.n	8003446 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	2101      	movs	r1, #1
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	fa01 f303 	lsl.w	r3, r1, r3
 8003138:	4013      	ands	r3, r2
 800313a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	2b00      	cmp	r3, #0
 8003140:	f000 817e 	beq.w	8003440 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 0303 	and.w	r3, r3, #3
 800314c:	2b01      	cmp	r3, #1
 800314e:	d005      	beq.n	800315c <HAL_GPIO_Init+0x44>
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f003 0303 	and.w	r3, r3, #3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d130      	bne.n	80031be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	2203      	movs	r2, #3
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	43db      	mvns	r3, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	68da      	ldr	r2, [r3, #12]
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003192:	2201      	movs	r2, #1
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	43db      	mvns	r3, r3
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4013      	ands	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	091b      	lsrs	r3, r3, #4
 80031a8:	f003 0201 	and.w	r2, r3, #1
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	fa02 f303 	lsl.w	r3, r2, r3
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d017      	beq.n	80031fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	2203      	movs	r2, #3
 80031d6:	fa02 f303 	lsl.w	r3, r2, r3
 80031da:	43db      	mvns	r3, r3
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	4013      	ands	r3, r2
 80031e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	fa02 f303 	lsl.w	r3, r2, r3
 80031ee:	69ba      	ldr	r2, [r7, #24]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d123      	bne.n	800324e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	08da      	lsrs	r2, r3, #3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	3208      	adds	r2, #8
 800320e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003212:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	f003 0307 	and.w	r3, r3, #7
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	220f      	movs	r2, #15
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	43db      	mvns	r3, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4013      	ands	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	691a      	ldr	r2, [r3, #16]
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	f003 0307 	and.w	r3, r3, #7
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	4313      	orrs	r3, r2
 800323e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	08da      	lsrs	r2, r3, #3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3208      	adds	r2, #8
 8003248:	69b9      	ldr	r1, [r7, #24]
 800324a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	2203      	movs	r2, #3
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4013      	ands	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 0203 	and.w	r2, r3, #3
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	4313      	orrs	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 80d8 	beq.w	8003440 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003290:	4b2c      	ldr	r3, [pc, #176]	@ (8003344 <HAL_GPIO_Init+0x22c>)
 8003292:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003296:	4a2b      	ldr	r2, [pc, #172]	@ (8003344 <HAL_GPIO_Init+0x22c>)
 8003298:	f043 0302 	orr.w	r3, r3, #2
 800329c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80032a0:	4b28      	ldr	r3, [pc, #160]	@ (8003344 <HAL_GPIO_Init+0x22c>)
 80032a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	60fb      	str	r3, [r7, #12]
 80032ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032ae:	4a26      	ldr	r2, [pc, #152]	@ (8003348 <HAL_GPIO_Init+0x230>)
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	089b      	lsrs	r3, r3, #2
 80032b4:	3302      	adds	r3, #2
 80032b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	220f      	movs	r2, #15
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	43db      	mvns	r3, r3
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	4013      	ands	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a1d      	ldr	r2, [pc, #116]	@ (800334c <HAL_GPIO_Init+0x234>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d04a      	beq.n	8003370 <HAL_GPIO_Init+0x258>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003350 <HAL_GPIO_Init+0x238>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d02b      	beq.n	800333a <HAL_GPIO_Init+0x222>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003354 <HAL_GPIO_Init+0x23c>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d025      	beq.n	8003336 <HAL_GPIO_Init+0x21e>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a1a      	ldr	r2, [pc, #104]	@ (8003358 <HAL_GPIO_Init+0x240>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d01f      	beq.n	8003332 <HAL_GPIO_Init+0x21a>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a19      	ldr	r2, [pc, #100]	@ (800335c <HAL_GPIO_Init+0x244>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d019      	beq.n	800332e <HAL_GPIO_Init+0x216>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a18      	ldr	r2, [pc, #96]	@ (8003360 <HAL_GPIO_Init+0x248>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d013      	beq.n	800332a <HAL_GPIO_Init+0x212>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a17      	ldr	r2, [pc, #92]	@ (8003364 <HAL_GPIO_Init+0x24c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d00d      	beq.n	8003326 <HAL_GPIO_Init+0x20e>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a16      	ldr	r2, [pc, #88]	@ (8003368 <HAL_GPIO_Init+0x250>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d007      	beq.n	8003322 <HAL_GPIO_Init+0x20a>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a15      	ldr	r2, [pc, #84]	@ (800336c <HAL_GPIO_Init+0x254>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d101      	bne.n	800331e <HAL_GPIO_Init+0x206>
 800331a:	2309      	movs	r3, #9
 800331c:	e029      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 800331e:	230a      	movs	r3, #10
 8003320:	e027      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 8003322:	2307      	movs	r3, #7
 8003324:	e025      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 8003326:	2306      	movs	r3, #6
 8003328:	e023      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 800332a:	2305      	movs	r3, #5
 800332c:	e021      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 800332e:	2304      	movs	r3, #4
 8003330:	e01f      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 8003332:	2303      	movs	r3, #3
 8003334:	e01d      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 8003336:	2302      	movs	r3, #2
 8003338:	e01b      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 800333a:	2301      	movs	r3, #1
 800333c:	e019      	b.n	8003372 <HAL_GPIO_Init+0x25a>
 800333e:	bf00      	nop
 8003340:	58000080 	.word	0x58000080
 8003344:	58024400 	.word	0x58024400
 8003348:	58000400 	.word	0x58000400
 800334c:	58020000 	.word	0x58020000
 8003350:	58020400 	.word	0x58020400
 8003354:	58020800 	.word	0x58020800
 8003358:	58020c00 	.word	0x58020c00
 800335c:	58021000 	.word	0x58021000
 8003360:	58021400 	.word	0x58021400
 8003364:	58021800 	.word	0x58021800
 8003368:	58021c00 	.word	0x58021c00
 800336c:	58022400 	.word	0x58022400
 8003370:	2300      	movs	r3, #0
 8003372:	69fa      	ldr	r2, [r7, #28]
 8003374:	f002 0203 	and.w	r2, r2, #3
 8003378:	0092      	lsls	r2, r2, #2
 800337a:	4093      	lsls	r3, r2
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	4313      	orrs	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003382:	4938      	ldr	r1, [pc, #224]	@ (8003464 <HAL_GPIO_Init+0x34c>)
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	089b      	lsrs	r3, r3, #2
 8003388:	3302      	adds	r3, #2
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003390:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	43db      	mvns	r3, r3
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4013      	ands	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80033b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80033be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80033e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	43db      	mvns	r3, r3
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	4013      	ands	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	3301      	adds	r3, #1
 8003444:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	fa22 f303 	lsr.w	r3, r2, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	f47f ae6b 	bne.w	800312c <HAL_GPIO_Init+0x14>
  }
}
 8003456:	bf00      	nop
 8003458:	bf00      	nop
 800345a:	3724      	adds	r7, #36	@ 0x24
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	58000400 	.word	0x58000400

08003468 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691a      	ldr	r2, [r3, #16]
 8003478:	887b      	ldrh	r3, [r7, #2]
 800347a:	4013      	ands	r3, r2
 800347c:	2b00      	cmp	r3, #0
 800347e:	d002      	beq.n	8003486 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003480:	2301      	movs	r3, #1
 8003482:	73fb      	strb	r3, [r7, #15]
 8003484:	e001      	b.n	800348a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003486:	2300      	movs	r3, #0
 8003488:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800348a:	7bfb      	ldrb	r3, [r7, #15]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	807b      	strh	r3, [r7, #2]
 80034a4:	4613      	mov	r3, r2
 80034a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034a8:	787b      	ldrb	r3, [r7, #1]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ae:	887a      	ldrh	r2, [r7, #2]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80034b4:	e003      	b.n	80034be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80034b6:	887b      	ldrh	r3, [r7, #2]
 80034b8:	041a      	lsls	r2, r3, #16
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	619a      	str	r2, [r3, #24]
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80034d4:	4b19      	ldr	r3, [pc, #100]	@ (800353c <HAL_PWREx_ConfigSupply+0x70>)
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b04      	cmp	r3, #4
 80034de:	d00a      	beq.n	80034f6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80034e0:	4b16      	ldr	r3, [pc, #88]	@ (800353c <HAL_PWREx_ConfigSupply+0x70>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d001      	beq.n	80034f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e01f      	b.n	8003532 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80034f2:	2300      	movs	r3, #0
 80034f4:	e01d      	b.n	8003532 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80034f6:	4b11      	ldr	r3, [pc, #68]	@ (800353c <HAL_PWREx_ConfigSupply+0x70>)
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	f023 0207 	bic.w	r2, r3, #7
 80034fe:	490f      	ldr	r1, [pc, #60]	@ (800353c <HAL_PWREx_ConfigSupply+0x70>)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4313      	orrs	r3, r2
 8003504:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003506:	f7ff fc1b 	bl	8002d40 <HAL_GetTick>
 800350a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800350c:	e009      	b.n	8003522 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800350e:	f7ff fc17 	bl	8002d40 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800351c:	d901      	bls.n	8003522 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e007      	b.n	8003532 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003522:	4b06      	ldr	r3, [pc, #24]	@ (800353c <HAL_PWREx_ConfigSupply+0x70>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800352a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800352e:	d1ee      	bne.n	800350e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	58024800 	.word	0x58024800

08003540 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b08c      	sub	sp, #48	@ 0x30
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e3c8      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 8087 	beq.w	800366e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003560:	4b88      	ldr	r3, [pc, #544]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003568:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800356a:	4b86      	ldr	r3, [pc, #536]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 800356c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003572:	2b10      	cmp	r3, #16
 8003574:	d007      	beq.n	8003586 <HAL_RCC_OscConfig+0x46>
 8003576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003578:	2b18      	cmp	r3, #24
 800357a:	d110      	bne.n	800359e <HAL_RCC_OscConfig+0x5e>
 800357c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800357e:	f003 0303 	and.w	r3, r3, #3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d10b      	bne.n	800359e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003586:	4b7f      	ldr	r3, [pc, #508]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d06c      	beq.n	800366c <HAL_RCC_OscConfig+0x12c>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d168      	bne.n	800366c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e3a2      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a6:	d106      	bne.n	80035b6 <HAL_RCC_OscConfig+0x76>
 80035a8:	4b76      	ldr	r3, [pc, #472]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a75      	ldr	r2, [pc, #468]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035b2:	6013      	str	r3, [r2, #0]
 80035b4:	e02e      	b.n	8003614 <HAL_RCC_OscConfig+0xd4>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCC_OscConfig+0x98>
 80035be:	4b71      	ldr	r3, [pc, #452]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a70      	ldr	r2, [pc, #448]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035c8:	6013      	str	r3, [r2, #0]
 80035ca:	4b6e      	ldr	r3, [pc, #440]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a6d      	ldr	r2, [pc, #436]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035d4:	6013      	str	r3, [r2, #0]
 80035d6:	e01d      	b.n	8003614 <HAL_RCC_OscConfig+0xd4>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035e0:	d10c      	bne.n	80035fc <HAL_RCC_OscConfig+0xbc>
 80035e2:	4b68      	ldr	r3, [pc, #416]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a67      	ldr	r2, [pc, #412]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	4b65      	ldr	r3, [pc, #404]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a64      	ldr	r2, [pc, #400]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	e00b      	b.n	8003614 <HAL_RCC_OscConfig+0xd4>
 80035fc:	4b61      	ldr	r3, [pc, #388]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a60      	ldr	r2, [pc, #384]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003606:	6013      	str	r3, [r2, #0]
 8003608:	4b5e      	ldr	r3, [pc, #376]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a5d      	ldr	r2, [pc, #372]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 800360e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d013      	beq.n	8003644 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800361c:	f7ff fb90 	bl	8002d40 <HAL_GetTick>
 8003620:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003624:	f7ff fb8c 	bl	8002d40 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b64      	cmp	r3, #100	@ 0x64
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e356      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003636:	4b53      	ldr	r3, [pc, #332]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0f0      	beq.n	8003624 <HAL_RCC_OscConfig+0xe4>
 8003642:	e014      	b.n	800366e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003644:	f7ff fb7c 	bl	8002d40 <HAL_GetTick>
 8003648:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800364c:	f7ff fb78 	bl	8002d40 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b64      	cmp	r3, #100	@ 0x64
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e342      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800365e:	4b49      	ldr	r3, [pc, #292]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0x10c>
 800366a:	e000      	b.n	800366e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800366c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	f000 808c 	beq.w	8003794 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800367c:	4b41      	ldr	r3, [pc, #260]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003684:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003686:	4b3f      	ldr	r3, [pc, #252]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800368c:	6a3b      	ldr	r3, [r7, #32]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d007      	beq.n	80036a2 <HAL_RCC_OscConfig+0x162>
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	2b18      	cmp	r3, #24
 8003696:	d137      	bne.n	8003708 <HAL_RCC_OscConfig+0x1c8>
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d132      	bne.n	8003708 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036a2:	4b38      	ldr	r3, [pc, #224]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d005      	beq.n	80036ba <HAL_RCC_OscConfig+0x17a>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e314      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80036ba:	4b32      	ldr	r3, [pc, #200]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f023 0219 	bic.w	r2, r3, #25
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	492f      	ldr	r1, [pc, #188]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036cc:	f7ff fb38 	bl	8002d40 <HAL_GetTick>
 80036d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d4:	f7ff fb34 	bl	8002d40 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e2fe      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036e6:	4b27      	ldr	r3, [pc, #156]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0304 	and.w	r3, r3, #4
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f2:	4b24      	ldr	r3, [pc, #144]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	061b      	lsls	r3, r3, #24
 8003700:	4920      	ldr	r1, [pc, #128]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003702:	4313      	orrs	r3, r2
 8003704:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003706:	e045      	b.n	8003794 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d026      	beq.n	800375e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003710:	4b1c      	ldr	r3, [pc, #112]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f023 0219 	bic.w	r2, r3, #25
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4919      	ldr	r1, [pc, #100]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 800371e:	4313      	orrs	r3, r2
 8003720:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003722:	f7ff fb0d 	bl	8002d40 <HAL_GetTick>
 8003726:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003728:	e008      	b.n	800373c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800372a:	f7ff fb09 	bl	8002d40 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e2d3      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800373c:	4b11      	ldr	r3, [pc, #68]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0304 	and.w	r3, r3, #4
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0f0      	beq.n	800372a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003748:	4b0e      	ldr	r3, [pc, #56]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	061b      	lsls	r3, r3, #24
 8003756:	490b      	ldr	r1, [pc, #44]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003758:	4313      	orrs	r3, r2
 800375a:	604b      	str	r3, [r1, #4]
 800375c:	e01a      	b.n	8003794 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800375e:	4b09      	ldr	r3, [pc, #36]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a08      	ldr	r2, [pc, #32]	@ (8003784 <HAL_RCC_OscConfig+0x244>)
 8003764:	f023 0301 	bic.w	r3, r3, #1
 8003768:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376a:	f7ff fae9 	bl	8002d40 <HAL_GetTick>
 800376e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003770:	e00a      	b.n	8003788 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003772:	f7ff fae5 	bl	8002d40 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d903      	bls.n	8003788 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e2af      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
 8003784:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003788:	4b96      	ldr	r3, [pc, #600]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0304 	and.w	r3, r3, #4
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1ee      	bne.n	8003772 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0310 	and.w	r3, r3, #16
 800379c:	2b00      	cmp	r3, #0
 800379e:	d06a      	beq.n	8003876 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037a0:	4b90      	ldr	r3, [pc, #576]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037a8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80037aa:	4b8e      	ldr	r3, [pc, #568]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80037ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ae:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	2b08      	cmp	r3, #8
 80037b4:	d007      	beq.n	80037c6 <HAL_RCC_OscConfig+0x286>
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	2b18      	cmp	r3, #24
 80037ba:	d11b      	bne.n	80037f4 <HAL_RCC_OscConfig+0x2b4>
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d116      	bne.n	80037f4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037c6:	4b87      	ldr	r3, [pc, #540]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d005      	beq.n	80037de <HAL_RCC_OscConfig+0x29e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69db      	ldr	r3, [r3, #28]
 80037d6:	2b80      	cmp	r3, #128	@ 0x80
 80037d8:	d001      	beq.n	80037de <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e282      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80037de:	4b81      	ldr	r3, [pc, #516]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	061b      	lsls	r3, r3, #24
 80037ec:	497d      	ldr	r1, [pc, #500]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037f2:	e040      	b.n	8003876 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d023      	beq.n	8003844 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80037fc:	4b79      	ldr	r3, [pc, #484]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a78      	ldr	r2, [pc, #480]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 8003802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003808:	f7ff fa9a 	bl	8002d40 <HAL_GetTick>
 800380c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003810:	f7ff fa96 	bl	8002d40 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e260      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003822:	4b70      	ldr	r3, [pc, #448]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800382a:	2b00      	cmp	r3, #0
 800382c:	d0f0      	beq.n	8003810 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800382e:	4b6d      	ldr	r3, [pc, #436]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	061b      	lsls	r3, r3, #24
 800383c:	4969      	ldr	r1, [pc, #420]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800383e:	4313      	orrs	r3, r2
 8003840:	60cb      	str	r3, [r1, #12]
 8003842:	e018      	b.n	8003876 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003844:	4b67      	ldr	r3, [pc, #412]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a66      	ldr	r2, [pc, #408]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800384a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800384e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003850:	f7ff fa76 	bl	8002d40 <HAL_GetTick>
 8003854:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003858:	f7ff fa72 	bl	8002d40 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e23c      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800386a:	4b5e      	ldr	r3, [pc, #376]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1f0      	bne.n	8003858 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0308 	and.w	r3, r3, #8
 800387e:	2b00      	cmp	r3, #0
 8003880:	d036      	beq.n	80038f0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d019      	beq.n	80038be <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800388a:	4b56      	ldr	r3, [pc, #344]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800388c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800388e:	4a55      	ldr	r2, [pc, #340]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003896:	f7ff fa53 	bl	8002d40 <HAL_GetTick>
 800389a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800389c:	e008      	b.n	80038b0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800389e:	f7ff fa4f 	bl	8002d40 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e219      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038b0:	4b4c      	ldr	r3, [pc, #304]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80038b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0f0      	beq.n	800389e <HAL_RCC_OscConfig+0x35e>
 80038bc:	e018      	b.n	80038f0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038be:	4b49      	ldr	r3, [pc, #292]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80038c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c2:	4a48      	ldr	r2, [pc, #288]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80038c4:	f023 0301 	bic.w	r3, r3, #1
 80038c8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ca:	f7ff fa39 	bl	8002d40 <HAL_GetTick>
 80038ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d2:	f7ff fa35 	bl	8002d40 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e1ff      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80038e4:	4b3f      	ldr	r3, [pc, #252]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80038e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1f0      	bne.n	80038d2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0320 	and.w	r3, r3, #32
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d036      	beq.n	800396a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d019      	beq.n	8003938 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003904:	4b37      	ldr	r3, [pc, #220]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a36      	ldr	r2, [pc, #216]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800390a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800390e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003910:	f7ff fa16 	bl	8002d40 <HAL_GetTick>
 8003914:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003918:	f7ff fa12 	bl	8002d40 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e1dc      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800392a:	4b2e      	ldr	r3, [pc, #184]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d0f0      	beq.n	8003918 <HAL_RCC_OscConfig+0x3d8>
 8003936:	e018      	b.n	800396a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003938:	4b2a      	ldr	r3, [pc, #168]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a29      	ldr	r2, [pc, #164]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 800393e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003942:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003944:	f7ff f9fc 	bl	8002d40 <HAL_GetTick>
 8003948:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800394c:	f7ff f9f8 	bl	8002d40 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e1c2      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800395e:	4b21      	ldr	r3, [pc, #132]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1f0      	bne.n	800394c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0304 	and.w	r3, r3, #4
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 8086 	beq.w	8003a84 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003978:	4b1b      	ldr	r3, [pc, #108]	@ (80039e8 <HAL_RCC_OscConfig+0x4a8>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a1a      	ldr	r2, [pc, #104]	@ (80039e8 <HAL_RCC_OscConfig+0x4a8>)
 800397e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003982:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003984:	f7ff f9dc 	bl	8002d40 <HAL_GetTick>
 8003988:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800398c:	f7ff f9d8 	bl	8002d40 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b64      	cmp	r3, #100	@ 0x64
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e1a2      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800399e:	4b12      	ldr	r3, [pc, #72]	@ (80039e8 <HAL_RCC_OscConfig+0x4a8>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d106      	bne.n	80039c0 <HAL_RCC_OscConfig+0x480>
 80039b2:	4b0c      	ldr	r3, [pc, #48]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80039b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b6:	4a0b      	ldr	r2, [pc, #44]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039be:	e032      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e6>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d111      	bne.n	80039ec <HAL_RCC_OscConfig+0x4ac>
 80039c8:	4b06      	ldr	r3, [pc, #24]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80039ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039cc:	4a05      	ldr	r2, [pc, #20]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80039ce:	f023 0301 	bic.w	r3, r3, #1
 80039d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d4:	4b03      	ldr	r3, [pc, #12]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80039d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d8:	4a02      	ldr	r2, [pc, #8]	@ (80039e4 <HAL_RCC_OscConfig+0x4a4>)
 80039da:	f023 0304 	bic.w	r3, r3, #4
 80039de:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e0:	e021      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e6>
 80039e2:	bf00      	nop
 80039e4:	58024400 	.word	0x58024400
 80039e8:	58024800 	.word	0x58024800
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	2b05      	cmp	r3, #5
 80039f2:	d10c      	bne.n	8003a0e <HAL_RCC_OscConfig+0x4ce>
 80039f4:	4b83      	ldr	r3, [pc, #524]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 80039f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f8:	4a82      	ldr	r2, [pc, #520]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 80039fa:	f043 0304 	orr.w	r3, r3, #4
 80039fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a00:	4b80      	ldr	r3, [pc, #512]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a04:	4a7f      	ldr	r2, [pc, #508]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a06:	f043 0301 	orr.w	r3, r3, #1
 8003a0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0c:	e00b      	b.n	8003a26 <HAL_RCC_OscConfig+0x4e6>
 8003a0e:	4b7d      	ldr	r3, [pc, #500]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a12:	4a7c      	ldr	r2, [pc, #496]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a14:	f023 0301 	bic.w	r3, r3, #1
 8003a18:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a1a:	4b7a      	ldr	r3, [pc, #488]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a1e:	4a79      	ldr	r2, [pc, #484]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a20:	f023 0304 	bic.w	r3, r3, #4
 8003a24:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d015      	beq.n	8003a5a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a2e:	f7ff f987 	bl	8002d40 <HAL_GetTick>
 8003a32:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a34:	e00a      	b.n	8003a4c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a36:	f7ff f983 	bl	8002d40 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e14b      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a4c:	4b6d      	ldr	r3, [pc, #436]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0ee      	beq.n	8003a36 <HAL_RCC_OscConfig+0x4f6>
 8003a58:	e014      	b.n	8003a84 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a5a:	f7ff f971 	bl	8002d40 <HAL_GetTick>
 8003a5e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a60:	e00a      	b.n	8003a78 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a62:	f7ff f96d 	bl	8002d40 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e135      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a78:	4b62      	ldr	r3, [pc, #392]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1ee      	bne.n	8003a62 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 812a 	beq.w	8003ce2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003a8e:	4b5d      	ldr	r3, [pc, #372]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a96:	2b18      	cmp	r3, #24
 8003a98:	f000 80ba 	beq.w	8003c10 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	f040 8095 	bne.w	8003bd0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa6:	4b57      	ldr	r3, [pc, #348]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a56      	ldr	r2, [pc, #344]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003aac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ab0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab2:	f7ff f945 	bl	8002d40 <HAL_GetTick>
 8003ab6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ab8:	e008      	b.n	8003acc <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aba:	f7ff f941 	bl	8002d40 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d901      	bls.n	8003acc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e10b      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003acc:	4b4d      	ldr	r3, [pc, #308]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1f0      	bne.n	8003aba <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ad8:	4b4a      	ldr	r3, [pc, #296]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003ada:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003adc:	4b4a      	ldr	r3, [pc, #296]	@ (8003c08 <HAL_RCC_OscConfig+0x6c8>)
 8003ade:	4013      	ands	r3, r2
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003ae8:	0112      	lsls	r2, r2, #4
 8003aea:	430a      	orrs	r2, r1
 8003aec:	4945      	ldr	r1, [pc, #276]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	628b      	str	r3, [r1, #40]	@ 0x28
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af6:	3b01      	subs	r3, #1
 8003af8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b00:	3b01      	subs	r3, #1
 8003b02:	025b      	lsls	r3, r3, #9
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	041b      	lsls	r3, r3, #16
 8003b10:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b14:	431a      	orrs	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	061b      	lsls	r3, r3, #24
 8003b1e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b22:	4938      	ldr	r1, [pc, #224]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003b28:	4b36      	ldr	r3, [pc, #216]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2c:	4a35      	ldr	r2, [pc, #212]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b2e:	f023 0301 	bic.w	r3, r3, #1
 8003b32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b34:	4b33      	ldr	r3, [pc, #204]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b38:	4b34      	ldr	r3, [pc, #208]	@ (8003c0c <HAL_RCC_OscConfig+0x6cc>)
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b40:	00d2      	lsls	r2, r2, #3
 8003b42:	4930      	ldr	r1, [pc, #192]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003b48:	4b2e      	ldr	r3, [pc, #184]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b4c:	f023 020c 	bic.w	r2, r3, #12
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b54:	492b      	ldr	r1, [pc, #172]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5e:	f023 0202 	bic.w	r2, r3, #2
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b66:	4927      	ldr	r1, [pc, #156]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003b6c:	4b25      	ldr	r3, [pc, #148]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b70:	4a24      	ldr	r2, [pc, #144]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b78:	4b22      	ldr	r3, [pc, #136]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7c:	4a21      	ldr	r2, [pc, #132]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003b84:	4b1f      	ldr	r3, [pc, #124]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	4a1e      	ldr	r2, [pc, #120]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b8a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003b90:	4b1c      	ldr	r3, [pc, #112]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b94:	4a1b      	ldr	r2, [pc, #108]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b96:	f043 0301 	orr.w	r3, r3, #1
 8003b9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b9c:	4b19      	ldr	r3, [pc, #100]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a18      	ldr	r2, [pc, #96]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003ba2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ba6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba8:	f7ff f8ca 	bl	8002d40 <HAL_GetTick>
 8003bac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb0:	f7ff f8c6 	bl	8002d40 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e090      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bc2:	4b10      	ldr	r3, [pc, #64]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d0f0      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x670>
 8003bce:	e088      	b.n	8003ce2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a0b      	ldr	r2, [pc, #44]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003bd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bdc:	f7ff f8b0 	bl	8002d40 <HAL_GetTick>
 8003be0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be4:	f7ff f8ac 	bl	8002d40 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e076      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003bf6:	4b03      	ldr	r3, [pc, #12]	@ (8003c04 <HAL_RCC_OscConfig+0x6c4>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x6a4>
 8003c02:	e06e      	b.n	8003ce2 <HAL_RCC_OscConfig+0x7a2>
 8003c04:	58024400 	.word	0x58024400
 8003c08:	fffffc0c 	.word	0xfffffc0c
 8003c0c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003c10:	4b36      	ldr	r3, [pc, #216]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c16:	4b35      	ldr	r3, [pc, #212]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d031      	beq.n	8003c88 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	f003 0203 	and.w	r2, r3, #3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d12a      	bne.n	8003c88 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d122      	bne.n	8003c88 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d11a      	bne.n	8003c88 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	0a5b      	lsrs	r3, r3, #9
 8003c56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c5e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d111      	bne.n	8003c88 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	0c1b      	lsrs	r3, r3, #16
 8003c68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c70:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d108      	bne.n	8003c88 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	0e1b      	lsrs	r3, r3, #24
 8003c7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c82:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d001      	beq.n	8003c8c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e02b      	b.n	8003ce4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003c8c:	4b17      	ldr	r3, [pc, #92]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003c8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c90:	08db      	lsrs	r3, r3, #3
 8003c92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c96:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d01f      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003ca2:	4b12      	ldr	r3, [pc, #72]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca6:	4a11      	ldr	r2, [pc, #68]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003ca8:	f023 0301 	bic.w	r3, r3, #1
 8003cac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cae:	f7ff f847 	bl	8002d40 <HAL_GetTick>
 8003cb2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003cb4:	bf00      	nop
 8003cb6:	f7ff f843 	bl	8002d40 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d0f9      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003cc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf0 <HAL_RCC_OscConfig+0x7b0>)
 8003cc8:	4013      	ands	r3, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003cce:	00d2      	lsls	r2, r2, #3
 8003cd0:	4906      	ldr	r1, [pc, #24]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003cd6:	4b05      	ldr	r3, [pc, #20]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cda:	4a04      	ldr	r2, [pc, #16]	@ (8003cec <HAL_RCC_OscConfig+0x7ac>)
 8003cdc:	f043 0301 	orr.w	r3, r3, #1
 8003ce0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3730      	adds	r7, #48	@ 0x30
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	58024400 	.word	0x58024400
 8003cf0:	ffff0007 	.word	0xffff0007

08003cf4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e19c      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d08:	4b8a      	ldr	r3, [pc, #552]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 030f 	and.w	r3, r3, #15
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d910      	bls.n	8003d38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d16:	4b87      	ldr	r3, [pc, #540]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f023 020f 	bic.w	r2, r3, #15
 8003d1e:	4985      	ldr	r1, [pc, #532]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d26:	4b83      	ldr	r3, [pc, #524]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 030f 	and.w	r3, r3, #15
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d001      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e184      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d010      	beq.n	8003d66 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691a      	ldr	r2, [r3, #16]
 8003d48:	4b7b      	ldr	r3, [pc, #492]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d908      	bls.n	8003d66 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d54:	4b78      	ldr	r3, [pc, #480]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	4975      	ldr	r1, [pc, #468]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0308 	and.w	r3, r3, #8
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d010      	beq.n	8003d94 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695a      	ldr	r2, [r3, #20]
 8003d76:	4b70      	ldr	r3, [pc, #448]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d78:	69db      	ldr	r3, [r3, #28]
 8003d7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d908      	bls.n	8003d94 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d82:	4b6d      	ldr	r3, [pc, #436]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d84:	69db      	ldr	r3, [r3, #28]
 8003d86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	496a      	ldr	r1, [pc, #424]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d010      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699a      	ldr	r2, [r3, #24]
 8003da4:	4b64      	ldr	r3, [pc, #400]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d908      	bls.n	8003dc2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003db0:	4b61      	ldr	r3, [pc, #388]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003db2:	69db      	ldr	r3, [r3, #28]
 8003db4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	495e      	ldr	r1, [pc, #376]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d010      	beq.n	8003df0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	69da      	ldr	r2, [r3, #28]
 8003dd2:	4b59      	ldr	r3, [pc, #356]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d908      	bls.n	8003df0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003dde:	4b56      	ldr	r3, [pc, #344]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	4953      	ldr	r1, [pc, #332]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d010      	beq.n	8003e1e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	4b4d      	ldr	r3, [pc, #308]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	f003 030f 	and.w	r3, r3, #15
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d908      	bls.n	8003e1e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e0c:	4b4a      	ldr	r3, [pc, #296]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	f023 020f 	bic.w	r2, r3, #15
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	4947      	ldr	r1, [pc, #284]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d055      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003e2a:	4b43      	ldr	r3, [pc, #268]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	4940      	ldr	r1, [pc, #256]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d107      	bne.n	8003e54 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e44:	4b3c      	ldr	r3, [pc, #240]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d121      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e0f6      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b03      	cmp	r3, #3
 8003e5a:	d107      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e5c:	4b36      	ldr	r3, [pc, #216]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d115      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0ea      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d107      	bne.n	8003e84 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e74:	4b30      	ldr	r3, [pc, #192]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d109      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e0de      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e84:	4b2c      	ldr	r3, [pc, #176]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d101      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e0d6      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e94:	4b28      	ldr	r3, [pc, #160]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	f023 0207 	bic.w	r2, r3, #7
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	4925      	ldr	r1, [pc, #148]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ea6:	f7fe ff4b 	bl	8002d40 <HAL_GetTick>
 8003eaa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eac:	e00a      	b.n	8003ec4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eae:	f7fe ff47 	bl	8002d40 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e0be      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d1eb      	bne.n	8003eae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d010      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68da      	ldr	r2, [r3, #12]
 8003ee6:	4b14      	ldr	r3, [pc, #80]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d208      	bcs.n	8003f04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ef2:	4b11      	ldr	r3, [pc, #68]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	f023 020f 	bic.w	r2, r3, #15
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	490e      	ldr	r1, [pc, #56]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f04:	4b0b      	ldr	r3, [pc, #44]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 030f 	and.w	r3, r3, #15
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d214      	bcs.n	8003f3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f12:	4b08      	ldr	r3, [pc, #32]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f023 020f 	bic.w	r2, r3, #15
 8003f1a:	4906      	ldr	r1, [pc, #24]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f22:	4b04      	ldr	r3, [pc, #16]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 030f 	and.w	r3, r3, #15
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d005      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e086      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
 8003f34:	52002000 	.word	0x52002000
 8003f38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d010      	beq.n	8003f6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	691a      	ldr	r2, [r3, #16]
 8003f4c:	4b3f      	ldr	r3, [pc, #252]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d208      	bcs.n	8003f6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003f58:	4b3c      	ldr	r3, [pc, #240]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	4939      	ldr	r1, [pc, #228]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0308 	and.w	r3, r3, #8
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d010      	beq.n	8003f98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	4b34      	ldr	r3, [pc, #208]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d208      	bcs.n	8003f98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003f86:	4b31      	ldr	r3, [pc, #196]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	492e      	ldr	r1, [pc, #184]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0310 	and.w	r3, r3, #16
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d010      	beq.n	8003fc6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	699a      	ldr	r2, [r3, #24]
 8003fa8:	4b28      	ldr	r3, [pc, #160]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d208      	bcs.n	8003fc6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003fb4:	4b25      	ldr	r3, [pc, #148]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003fb6:	69db      	ldr	r3, [r3, #28]
 8003fb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	4922      	ldr	r1, [pc, #136]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0320 	and.w	r3, r3, #32
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d010      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69da      	ldr	r2, [r3, #28]
 8003fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d208      	bcs.n	8003ff4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	4917      	ldr	r1, [pc, #92]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003ff4:	f000 f834 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	4b14      	ldr	r3, [pc, #80]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	0a1b      	lsrs	r3, r3, #8
 8004000:	f003 030f 	and.w	r3, r3, #15
 8004004:	4912      	ldr	r1, [pc, #72]	@ (8004050 <HAL_RCC_ClockConfig+0x35c>)
 8004006:	5ccb      	ldrb	r3, [r1, r3]
 8004008:	f003 031f 	and.w	r3, r3, #31
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
 8004010:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004012:	4b0e      	ldr	r3, [pc, #56]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	4a0d      	ldr	r2, [pc, #52]	@ (8004050 <HAL_RCC_ClockConfig+0x35c>)
 800401c:	5cd3      	ldrb	r3, [r2, r3]
 800401e:	f003 031f 	and.w	r3, r3, #31
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	fa22 f303 	lsr.w	r3, r2, r3
 8004028:	4a0a      	ldr	r2, [pc, #40]	@ (8004054 <HAL_RCC_ClockConfig+0x360>)
 800402a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800402c:	4a0a      	ldr	r2, [pc, #40]	@ (8004058 <HAL_RCC_ClockConfig+0x364>)
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004032:	4b0a      	ldr	r3, [pc, #40]	@ (800405c <HAL_RCC_ClockConfig+0x368>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4618      	mov	r0, r3
 8004038:	f7fe fe38 	bl	8002cac <HAL_InitTick>
 800403c:	4603      	mov	r3, r0
 800403e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004040:	7bfb      	ldrb	r3, [r7, #15]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	58024400 	.word	0x58024400
 8004050:	08009170 	.word	0x08009170
 8004054:	240000a4 	.word	0x240000a4
 8004058:	240000a0 	.word	0x240000a0
 800405c:	240000c4 	.word	0x240000c4

08004060 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004060:	b480      	push	{r7}
 8004062:	b089      	sub	sp, #36	@ 0x24
 8004064:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004066:	4bb3      	ldr	r3, [pc, #716]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800406e:	2b18      	cmp	r3, #24
 8004070:	f200 8155 	bhi.w	800431e <HAL_RCC_GetSysClockFreq+0x2be>
 8004074:	a201      	add	r2, pc, #4	@ (adr r2, 800407c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800407a:	bf00      	nop
 800407c:	080040e1 	.word	0x080040e1
 8004080:	0800431f 	.word	0x0800431f
 8004084:	0800431f 	.word	0x0800431f
 8004088:	0800431f 	.word	0x0800431f
 800408c:	0800431f 	.word	0x0800431f
 8004090:	0800431f 	.word	0x0800431f
 8004094:	0800431f 	.word	0x0800431f
 8004098:	0800431f 	.word	0x0800431f
 800409c:	08004107 	.word	0x08004107
 80040a0:	0800431f 	.word	0x0800431f
 80040a4:	0800431f 	.word	0x0800431f
 80040a8:	0800431f 	.word	0x0800431f
 80040ac:	0800431f 	.word	0x0800431f
 80040b0:	0800431f 	.word	0x0800431f
 80040b4:	0800431f 	.word	0x0800431f
 80040b8:	0800431f 	.word	0x0800431f
 80040bc:	0800410d 	.word	0x0800410d
 80040c0:	0800431f 	.word	0x0800431f
 80040c4:	0800431f 	.word	0x0800431f
 80040c8:	0800431f 	.word	0x0800431f
 80040cc:	0800431f 	.word	0x0800431f
 80040d0:	0800431f 	.word	0x0800431f
 80040d4:	0800431f 	.word	0x0800431f
 80040d8:	0800431f 	.word	0x0800431f
 80040dc:	08004113 	.word	0x08004113
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040e0:	4b94      	ldr	r3, [pc, #592]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0320 	and.w	r3, r3, #32
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d009      	beq.n	8004100 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040ec:	4b91      	ldr	r3, [pc, #580]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	08db      	lsrs	r3, r3, #3
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	4a90      	ldr	r2, [pc, #576]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80040f8:	fa22 f303 	lsr.w	r3, r2, r3
 80040fc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80040fe:	e111      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004100:	4b8d      	ldr	r3, [pc, #564]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004102:	61bb      	str	r3, [r7, #24]
      break;
 8004104:	e10e      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004106:	4b8d      	ldr	r3, [pc, #564]	@ (800433c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004108:	61bb      	str	r3, [r7, #24]
      break;
 800410a:	e10b      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800410c:	4b8c      	ldr	r3, [pc, #560]	@ (8004340 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800410e:	61bb      	str	r3, [r7, #24]
      break;
 8004110:	e108      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004112:	4b88      	ldr	r3, [pc, #544]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800411c:	4b85      	ldr	r3, [pc, #532]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800411e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004120:	091b      	lsrs	r3, r3, #4
 8004122:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004126:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004128:	4b82      	ldr	r3, [pc, #520]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800412a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004132:	4b80      	ldr	r3, [pc, #512]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	08db      	lsrs	r3, r3, #3
 8004138:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	ee07 3a90 	vmov	s15, r3
 8004146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800414a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 80e1 	beq.w	8004318 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2b02      	cmp	r3, #2
 800415a:	f000 8083 	beq.w	8004264 <HAL_RCC_GetSysClockFreq+0x204>
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2b02      	cmp	r3, #2
 8004162:	f200 80a1 	bhi.w	80042a8 <HAL_RCC_GetSysClockFreq+0x248>
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_RCC_GetSysClockFreq+0x114>
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d056      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004172:	e099      	b.n	80042a8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004174:	4b6f      	ldr	r3, [pc, #444]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0320 	and.w	r3, r3, #32
 800417c:	2b00      	cmp	r3, #0
 800417e:	d02d      	beq.n	80041dc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004180:	4b6c      	ldr	r3, [pc, #432]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	08db      	lsrs	r3, r3, #3
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	4a6b      	ldr	r2, [pc, #428]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800418c:	fa22 f303 	lsr.w	r3, r2, r3
 8004190:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	ee07 3a90 	vmov	s15, r3
 8004198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	ee07 3a90 	vmov	s15, r3
 80041a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041aa:	4b62      	ldr	r3, [pc, #392]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041b2:	ee07 3a90 	vmov	s15, r3
 80041b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80041be:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 80041c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041d6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80041da:	e087      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	ee07 3a90 	vmov	s15, r3
 80041e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041e6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004348 <HAL_RCC_GetSysClockFreq+0x2e8>
 80041ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041ee:	4b51      	ldr	r3, [pc, #324]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041f6:	ee07 3a90 	vmov	s15, r3
 80041fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004202:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800420a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800420e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800421a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800421e:	e065      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	ee07 3a90 	vmov	s15, r3
 8004226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800422a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800434c <HAL_RCC_GetSysClockFreq+0x2ec>
 800422e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004232:	4b40      	ldr	r3, [pc, #256]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800423a:	ee07 3a90 	vmov	s15, r3
 800423e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004242:	ed97 6a02 	vldr	s12, [r7, #8]
 8004246:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 800424a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800424e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004252:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800425a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800425e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004262:	e043      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	ee07 3a90 	vmov	s15, r3
 800426a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800426e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004350 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004276:	4b2f      	ldr	r3, [pc, #188]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800427e:	ee07 3a90 	vmov	s15, r3
 8004282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004286:	ed97 6a02 	vldr	s12, [r7, #8]
 800428a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 800428e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800429a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800429e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042a6:	e021      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	ee07 3a90 	vmov	s15, r3
 80042ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042b2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800434c <HAL_RCC_GetSysClockFreq+0x2ec>
 80042b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042c2:	ee07 3a90 	vmov	s15, r3
 80042c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80042ce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 80042d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042ea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80042ec:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f0:	0a5b      	lsrs	r3, r3, #9
 80042f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042f6:	3301      	adds	r3, #1
 80042f8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	ee07 3a90 	vmov	s15, r3
 8004300:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004304:	edd7 6a07 	vldr	s13, [r7, #28]
 8004308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800430c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004310:	ee17 3a90 	vmov	r3, s15
 8004314:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004316:	e005      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	61bb      	str	r3, [r7, #24]
      break;
 800431c:	e002      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800431e:	4b07      	ldr	r3, [pc, #28]	@ (800433c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004320:	61bb      	str	r3, [r7, #24]
      break;
 8004322:	bf00      	nop
  }

  return sysclockfreq;
 8004324:	69bb      	ldr	r3, [r7, #24]
}
 8004326:	4618      	mov	r0, r3
 8004328:	3724      	adds	r7, #36	@ 0x24
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	58024400 	.word	0x58024400
 8004338:	03d09000 	.word	0x03d09000
 800433c:	003d0900 	.word	0x003d0900
 8004340:	007a1200 	.word	0x007a1200
 8004344:	46000000 	.word	0x46000000
 8004348:	4c742400 	.word	0x4c742400
 800434c:	4a742400 	.word	0x4a742400
 8004350:	4af42400 	.word	0x4af42400

08004354 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800435a:	f7ff fe81 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 800435e:	4602      	mov	r2, r0
 8004360:	4b10      	ldr	r3, [pc, #64]	@ (80043a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8004362:	699b      	ldr	r3, [r3, #24]
 8004364:	0a1b      	lsrs	r3, r3, #8
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	490f      	ldr	r1, [pc, #60]	@ (80043a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800436c:	5ccb      	ldrb	r3, [r1, r3]
 800436e:	f003 031f 	and.w	r3, r3, #31
 8004372:	fa22 f303 	lsr.w	r3, r2, r3
 8004376:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004378:	4b0a      	ldr	r3, [pc, #40]	@ (80043a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	f003 030f 	and.w	r3, r3, #15
 8004380:	4a09      	ldr	r2, [pc, #36]	@ (80043a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8004382:	5cd3      	ldrb	r3, [r2, r3]
 8004384:	f003 031f 	and.w	r3, r3, #31
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	fa22 f303 	lsr.w	r3, r2, r3
 800438e:	4a07      	ldr	r2, [pc, #28]	@ (80043ac <HAL_RCC_GetHCLKFreq+0x58>)
 8004390:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004392:	4a07      	ldr	r2, [pc, #28]	@ (80043b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004398:	4b04      	ldr	r3, [pc, #16]	@ (80043ac <HAL_RCC_GetHCLKFreq+0x58>)
 800439a:	681b      	ldr	r3, [r3, #0]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	58024400 	.word	0x58024400
 80043a8:	08009170 	.word	0x08009170
 80043ac:	240000a4 	.word	0x240000a4
 80043b0:	240000a0 	.word	0x240000a0

080043b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80043b8:	f7ff ffcc 	bl	8004354 <HAL_RCC_GetHCLKFreq>
 80043bc:	4602      	mov	r2, r0
 80043be:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	091b      	lsrs	r3, r3, #4
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	4904      	ldr	r1, [pc, #16]	@ (80043dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80043ca:	5ccb      	ldrb	r3, [r1, r3]
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	58024400 	.word	0x58024400
 80043dc:	08009170 	.word	0x08009170

080043e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80043e4:	f7ff ffb6 	bl	8004354 <HAL_RCC_GetHCLKFreq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b06      	ldr	r3, [pc, #24]	@ (8004404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043ec:	69db      	ldr	r3, [r3, #28]
 80043ee:	0a1b      	lsrs	r3, r3, #8
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	4904      	ldr	r1, [pc, #16]	@ (8004408 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043f6:	5ccb      	ldrb	r3, [r1, r3]
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004400:	4618      	mov	r0, r3
 8004402:	bd80      	pop	{r7, pc}
 8004404:	58024400 	.word	0x58024400
 8004408:	08009170 	.word	0x08009170

0800440c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800440c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004410:	b0c6      	sub	sp, #280	@ 0x118
 8004412:	af00      	add	r7, sp, #0
 8004414:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004418:	2300      	movs	r3, #0
 800441a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800441e:	2300      	movs	r3, #0
 8004420:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004430:	2500      	movs	r5, #0
 8004432:	ea54 0305 	orrs.w	r3, r4, r5
 8004436:	d049      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800443c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800443e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004442:	d02f      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004444:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004448:	d828      	bhi.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800444a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800444e:	d01a      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004450:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004454:	d822      	bhi.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800445a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800445e:	d007      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004460:	e01c      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004462:	4bab      	ldr	r3, [pc, #684]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004466:	4aaa      	ldr	r2, [pc, #680]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800446c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800446e:	e01a      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004474:	3308      	adds	r3, #8
 8004476:	2102      	movs	r1, #2
 8004478:	4618      	mov	r0, r3
 800447a:	f001 fc25 	bl	8005cc8 <RCCEx_PLL2_Config>
 800447e:	4603      	mov	r3, r0
 8004480:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004484:	e00f      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800448a:	3328      	adds	r3, #40	@ 0x28
 800448c:	2102      	movs	r1, #2
 800448e:	4618      	mov	r0, r3
 8004490:	f001 fccc 	bl	8005e2c <RCCEx_PLL3_Config>
 8004494:	4603      	mov	r3, r0
 8004496:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800449a:	e004      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80044a2:	e000      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80044a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10a      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80044ae:	4b98      	ldr	r3, [pc, #608]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80044b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044b2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80044b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044bc:	4a94      	ldr	r2, [pc, #592]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80044be:	430b      	orrs	r3, r1
 80044c0:	6513      	str	r3, [r2, #80]	@ 0x50
 80044c2:	e003      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80044cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80044d8:	f04f 0900 	mov.w	r9, #0
 80044dc:	ea58 0309 	orrs.w	r3, r8, r9
 80044e0:	d047      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80044e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044e8:	2b04      	cmp	r3, #4
 80044ea:	d82a      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80044ec:	a201      	add	r2, pc, #4	@ (adr r2, 80044f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80044ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f2:	bf00      	nop
 80044f4:	08004509 	.word	0x08004509
 80044f8:	08004517 	.word	0x08004517
 80044fc:	0800452d 	.word	0x0800452d
 8004500:	0800454b 	.word	0x0800454b
 8004504:	0800454b 	.word	0x0800454b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004508:	4b81      	ldr	r3, [pc, #516]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800450a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450c:	4a80      	ldr	r2, [pc, #512]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800450e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004512:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004514:	e01a      	b.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800451a:	3308      	adds	r3, #8
 800451c:	2100      	movs	r1, #0
 800451e:	4618      	mov	r0, r3
 8004520:	f001 fbd2 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004524:	4603      	mov	r3, r0
 8004526:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800452a:	e00f      	b.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800452c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004530:	3328      	adds	r3, #40	@ 0x28
 8004532:	2100      	movs	r1, #0
 8004534:	4618      	mov	r0, r3
 8004536:	f001 fc79 	bl	8005e2c <RCCEx_PLL3_Config>
 800453a:	4603      	mov	r3, r0
 800453c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004540:	e004      	b.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004548:	e000      	b.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800454a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800454c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10a      	bne.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004554:	4b6e      	ldr	r3, [pc, #440]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004558:	f023 0107 	bic.w	r1, r3, #7
 800455c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004562:	4a6b      	ldr	r2, [pc, #428]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004564:	430b      	orrs	r3, r1
 8004566:	6513      	str	r3, [r2, #80]	@ 0x50
 8004568:	e003      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800456a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800456e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004572:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800457e:	f04f 0b00 	mov.w	fp, #0
 8004582:	ea5a 030b 	orrs.w	r3, sl, fp
 8004586:	d05b      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004588:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800458c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004590:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004594:	d03b      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004596:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800459a:	d834      	bhi.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800459c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045a0:	d037      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80045a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045a6:	d82e      	bhi.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80045a8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80045ac:	d033      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80045ae:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80045b2:	d828      	bhi.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80045b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045b8:	d01a      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80045ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045be:	d822      	bhi.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80045c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045c8:	d007      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80045ca:	e01c      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045cc:	4b50      	ldr	r3, [pc, #320]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80045ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d0:	4a4f      	ldr	r2, [pc, #316]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80045d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045d8:	e01e      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045de:	3308      	adds	r3, #8
 80045e0:	2100      	movs	r1, #0
 80045e2:	4618      	mov	r0, r3
 80045e4:	f001 fb70 	bl	8005cc8 <RCCEx_PLL2_Config>
 80045e8:	4603      	mov	r3, r0
 80045ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80045ee:	e013      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045f4:	3328      	adds	r3, #40	@ 0x28
 80045f6:	2100      	movs	r1, #0
 80045f8:	4618      	mov	r0, r3
 80045fa:	f001 fc17 	bl	8005e2c <RCCEx_PLL3_Config>
 80045fe:	4603      	mov	r3, r0
 8004600:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004604:	e008      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800460c:	e004      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800460e:	bf00      	nop
 8004610:	e002      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004612:	bf00      	nop
 8004614:	e000      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004616:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004618:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10b      	bne.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004620:	4b3b      	ldr	r3, [pc, #236]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004624:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004628:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800462c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004630:	4a37      	ldr	r2, [pc, #220]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004632:	430b      	orrs	r3, r1
 8004634:	6593      	str	r3, [r2, #88]	@ 0x58
 8004636:	e003      	b.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004638:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800463c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004648:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800464c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004650:	2300      	movs	r3, #0
 8004652:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004656:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800465a:	460b      	mov	r3, r1
 800465c:	4313      	orrs	r3, r2
 800465e:	d05d      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004664:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004668:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800466c:	d03b      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800466e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004672:	d834      	bhi.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004674:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004678:	d037      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800467a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800467e:	d82e      	bhi.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004680:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004684:	d033      	beq.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004686:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800468a:	d828      	bhi.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800468c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004690:	d01a      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004692:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004696:	d822      	bhi.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004698:	2b00      	cmp	r3, #0
 800469a:	d003      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800469c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046a0:	d007      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80046a2:	e01c      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a8:	4a19      	ldr	r2, [pc, #100]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046b0:	e01e      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046b6:	3308      	adds	r3, #8
 80046b8:	2100      	movs	r1, #0
 80046ba:	4618      	mov	r0, r3
 80046bc:	f001 fb04 	bl	8005cc8 <RCCEx_PLL2_Config>
 80046c0:	4603      	mov	r3, r0
 80046c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80046c6:	e013      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046cc:	3328      	adds	r3, #40	@ 0x28
 80046ce:	2100      	movs	r1, #0
 80046d0:	4618      	mov	r0, r3
 80046d2:	f001 fbab 	bl	8005e2c <RCCEx_PLL3_Config>
 80046d6:	4603      	mov	r3, r0
 80046d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046dc:	e008      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80046e4:	e004      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80046e6:	bf00      	nop
 80046e8:	e002      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80046ea:	bf00      	nop
 80046ec:	e000      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80046ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d10d      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80046f8:	4b05      	ldr	r3, [pc, #20]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046fc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004704:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004708:	4a01      	ldr	r2, [pc, #4]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800470a:	430b      	orrs	r3, r1
 800470c:	6593      	str	r3, [r2, #88]	@ 0x58
 800470e:	e005      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004710:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004718:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800471c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004724:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004728:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800472c:	2300      	movs	r3, #0
 800472e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004732:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004736:	460b      	mov	r3, r1
 8004738:	4313      	orrs	r3, r2
 800473a:	d03a      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800473c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004742:	2b30      	cmp	r3, #48	@ 0x30
 8004744:	d01f      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004746:	2b30      	cmp	r3, #48	@ 0x30
 8004748:	d819      	bhi.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800474a:	2b20      	cmp	r3, #32
 800474c:	d00c      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800474e:	2b20      	cmp	r3, #32
 8004750:	d815      	bhi.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004752:	2b00      	cmp	r3, #0
 8004754:	d019      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004756:	2b10      	cmp	r3, #16
 8004758:	d111      	bne.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800475a:	4baa      	ldr	r3, [pc, #680]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800475c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475e:	4aa9      	ldr	r2, [pc, #676]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004760:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004764:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004766:	e011      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800476c:	3308      	adds	r3, #8
 800476e:	2102      	movs	r1, #2
 8004770:	4618      	mov	r0, r3
 8004772:	f001 faa9 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004776:	4603      	mov	r3, r0
 8004778:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800477c:	e006      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004784:	e002      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004786:	bf00      	nop
 8004788:	e000      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800478a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800478c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10a      	bne.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004794:	4b9b      	ldr	r3, [pc, #620]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004798:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800479c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a2:	4a98      	ldr	r2, [pc, #608]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80047a4:	430b      	orrs	r3, r1
 80047a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047a8:	e003      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047ae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80047b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ba:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80047be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80047c2:	2300      	movs	r3, #0
 80047c4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80047c8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80047cc:	460b      	mov	r3, r1
 80047ce:	4313      	orrs	r3, r2
 80047d0:	d051      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80047d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047dc:	d035      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80047de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047e2:	d82e      	bhi.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80047e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80047e8:	d031      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x442>
 80047ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80047ee:	d828      	bhi.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80047f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047f4:	d01a      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x420>
 80047f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047fa:	d822      	bhi.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d003      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004800:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004804:	d007      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8004806:	e01c      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004808:	4b7e      	ldr	r3, [pc, #504]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800480a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480c:	4a7d      	ldr	r2, [pc, #500]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800480e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004812:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004814:	e01c      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800481a:	3308      	adds	r3, #8
 800481c:	2100      	movs	r1, #0
 800481e:	4618      	mov	r0, r3
 8004820:	f001 fa52 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004824:	4603      	mov	r3, r0
 8004826:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800482a:	e011      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800482c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004830:	3328      	adds	r3, #40	@ 0x28
 8004832:	2100      	movs	r1, #0
 8004834:	4618      	mov	r0, r3
 8004836:	f001 faf9 	bl	8005e2c <RCCEx_PLL3_Config>
 800483a:	4603      	mov	r3, r0
 800483c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004840:	e006      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004848:	e002      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800484a:	bf00      	nop
 800484c:	e000      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800484e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004850:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10a      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004858:	4b6a      	ldr	r3, [pc, #424]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800485a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800485c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004866:	4a67      	ldr	r2, [pc, #412]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004868:	430b      	orrs	r3, r1
 800486a:	6513      	str	r3, [r2, #80]	@ 0x50
 800486c:	e003      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800486e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004872:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004876:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800487a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004882:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004886:	2300      	movs	r3, #0
 8004888:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800488c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004890:	460b      	mov	r3, r1
 8004892:	4313      	orrs	r3, r2
 8004894:	d053      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004896:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800489a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800489c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048a0:	d033      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80048a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048a6:	d82c      	bhi.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80048a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048ac:	d02f      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x502>
 80048ae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048b2:	d826      	bhi.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80048b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048b8:	d02b      	beq.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x506>
 80048ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048be:	d820      	bhi.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80048c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048c4:	d012      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80048c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048ca:	d81a      	bhi.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d022      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80048d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048d4:	d115      	bne.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048da:	3308      	adds	r3, #8
 80048dc:	2101      	movs	r1, #1
 80048de:	4618      	mov	r0, r3
 80048e0:	f001 f9f2 	bl	8005cc8 <RCCEx_PLL2_Config>
 80048e4:	4603      	mov	r3, r0
 80048e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80048ea:	e015      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048f0:	3328      	adds	r3, #40	@ 0x28
 80048f2:	2101      	movs	r1, #1
 80048f4:	4618      	mov	r0, r3
 80048f6:	f001 fa99 	bl	8005e2c <RCCEx_PLL3_Config>
 80048fa:	4603      	mov	r3, r0
 80048fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004900:	e00a      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004908:	e006      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800490a:	bf00      	nop
 800490c:	e004      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800490e:	bf00      	nop
 8004910:	e002      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004912:	bf00      	nop
 8004914:	e000      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004916:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004918:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800491c:	2b00      	cmp	r3, #0
 800491e:	d10a      	bne.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004920:	4b38      	ldr	r3, [pc, #224]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004924:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004928:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800492c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800492e:	4a35      	ldr	r2, [pc, #212]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004930:	430b      	orrs	r3, r1
 8004932:	6513      	str	r3, [r2, #80]	@ 0x50
 8004934:	e003      	b.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004936:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800493a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800493e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004946:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800494a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800494e:	2300      	movs	r3, #0
 8004950:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004954:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004958:	460b      	mov	r3, r1
 800495a:	4313      	orrs	r3, r2
 800495c:	d058      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800495e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004962:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004966:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800496a:	d033      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800496c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004970:	d82c      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004976:	d02f      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497c:	d826      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800497e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004982:	d02b      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004984:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004988:	d820      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800498a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800498e:	d012      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004990:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004994:	d81a      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004996:	2b00      	cmp	r3, #0
 8004998:	d022      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800499a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800499e:	d115      	bne.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049a4:	3308      	adds	r3, #8
 80049a6:	2101      	movs	r1, #1
 80049a8:	4618      	mov	r0, r3
 80049aa:	f001 f98d 	bl	8005cc8 <RCCEx_PLL2_Config>
 80049ae:	4603      	mov	r3, r0
 80049b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80049b4:	e015      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049ba:	3328      	adds	r3, #40	@ 0x28
 80049bc:	2101      	movs	r1, #1
 80049be:	4618      	mov	r0, r3
 80049c0:	f001 fa34 	bl	8005e2c <RCCEx_PLL3_Config>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80049ca:	e00a      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80049d2:	e006      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80049d4:	bf00      	nop
 80049d6:	e004      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80049d8:	bf00      	nop
 80049da:	e002      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80049dc:	bf00      	nop
 80049de:	e000      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80049e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d10e      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80049ea:	4b06      	ldr	r3, [pc, #24]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80049ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ee:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80049f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80049fa:	4a02      	ldr	r2, [pc, #8]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80049fc:	430b      	orrs	r3, r1
 80049fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a00:	e006      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004a02:	bf00      	nop
 8004a04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a18:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a20:	2300      	movs	r3, #0
 8004a22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004a26:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	d037      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a3a:	d00e      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004a3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a40:	d816      	bhi.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d018      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004a46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a4a:	d111      	bne.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a4c:	4bc4      	ldr	r3, [pc, #784]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a50:	4ac3      	ldr	r2, [pc, #780]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a58:	e00f      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a5e:	3308      	adds	r3, #8
 8004a60:	2101      	movs	r1, #1
 8004a62:	4618      	mov	r0, r3
 8004a64:	f001 f930 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a6e:	e004      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a76:	e000      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004a78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a7a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10a      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a82:	4bb7      	ldr	r3, [pc, #732]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a86:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004a8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a90:	4ab3      	ldr	r2, [pc, #716]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a92:	430b      	orrs	r3, r1
 8004a94:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a96:	e003      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004aa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004aac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004ab6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004aba:	460b      	mov	r3, r1
 8004abc:	4313      	orrs	r3, r2
 8004abe:	d039      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ac6:	2b03      	cmp	r3, #3
 8004ac8:	d81c      	bhi.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004aca:	a201      	add	r2, pc, #4	@ (adr r2, 8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad0:	08004b0d 	.word	0x08004b0d
 8004ad4:	08004ae1 	.word	0x08004ae1
 8004ad8:	08004aef 	.word	0x08004aef
 8004adc:	08004b0d 	.word	0x08004b0d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ae0:	4b9f      	ldr	r3, [pc, #636]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae4:	4a9e      	ldr	r2, [pc, #632]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ae6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004aec:	e00f      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004af2:	3308      	adds	r3, #8
 8004af4:	2102      	movs	r1, #2
 8004af6:	4618      	mov	r0, r3
 8004af8:	f001 f8e6 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004b02:	e004      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b0a:	e000      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004b0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d10a      	bne.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004b16:	4b92      	ldr	r3, [pc, #584]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b1a:	f023 0103 	bic.w	r1, r3, #3
 8004b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b24:	4a8e      	ldr	r2, [pc, #568]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b26:	430b      	orrs	r3, r1
 8004b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b2a:	e003      	b.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004b40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b44:	2300      	movs	r3, #0
 8004b46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b4a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4313      	orrs	r3, r2
 8004b52:	f000 8099 	beq.w	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b56:	4b83      	ldr	r3, [pc, #524]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a82      	ldr	r2, [pc, #520]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004b5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b62:	f7fe f8ed 	bl	8002d40 <HAL_GetTick>
 8004b66:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b6a:	e00b      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b6c:	f7fe f8e8 	bl	8002d40 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b64      	cmp	r3, #100	@ 0x64
 8004b7a:	d903      	bls.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b82:	e005      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b84:	4b77      	ldr	r3, [pc, #476]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0ed      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004b90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d173      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b98:	4b71      	ldr	r3, [pc, #452]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ba0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004ba4:	4053      	eors	r3, r2
 8004ba6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d015      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004bae:	4b6c      	ldr	r3, [pc, #432]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bb6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004bba:	4b69      	ldr	r3, [pc, #420]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bbe:	4a68      	ldr	r2, [pc, #416]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bc4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004bc6:	4b66      	ldr	r3, [pc, #408]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bca:	4a65      	ldr	r2, [pc, #404]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bd0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004bd2:	4a63      	ldr	r2, [pc, #396]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bd8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bde:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004be2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004be6:	d118      	bne.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be8:	f7fe f8aa 	bl	8002d40 <HAL_GetTick>
 8004bec:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bf0:	e00d      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bf2:	f7fe f8a5 	bl	8002d40 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004bfc:	1ad2      	subs	r2, r2, r3
 8004bfe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d903      	bls.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004c0c:	e005      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c0e:	4b54      	ldr	r3, [pc, #336]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d0eb      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8004c1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d129      	bne.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c26:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c32:	d10e      	bne.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004c34:	4b4a      	ldr	r3, [pc, #296]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c44:	091a      	lsrs	r2, r3, #4
 8004c46:	4b48      	ldr	r3, [pc, #288]	@ (8004d68 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	4a45      	ldr	r2, [pc, #276]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c4c:	430b      	orrs	r3, r1
 8004c4e:	6113      	str	r3, [r2, #16]
 8004c50:	e005      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004c52:	4b43      	ldr	r3, [pc, #268]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	4a42      	ldr	r2, [pc, #264]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c58:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004c5c:	6113      	str	r3, [r2, #16]
 8004c5e:	4b40      	ldr	r3, [pc, #256]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c60:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c6e:	4a3c      	ldr	r2, [pc, #240]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c70:	430b      	orrs	r3, r1
 8004c72:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c74:	e008      	b.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c7a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8004c7e:	e003      	b.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c90:	f002 0301 	and.w	r3, r2, #1
 8004c94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004c9e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	f000 808f 	beq.w	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cb0:	2b28      	cmp	r3, #40	@ 0x28
 8004cb2:	d871      	bhi.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8004cbc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cba:	bf00      	nop
 8004cbc:	08004da1 	.word	0x08004da1
 8004cc0:	08004d99 	.word	0x08004d99
 8004cc4:	08004d99 	.word	0x08004d99
 8004cc8:	08004d99 	.word	0x08004d99
 8004ccc:	08004d99 	.word	0x08004d99
 8004cd0:	08004d99 	.word	0x08004d99
 8004cd4:	08004d99 	.word	0x08004d99
 8004cd8:	08004d99 	.word	0x08004d99
 8004cdc:	08004d6d 	.word	0x08004d6d
 8004ce0:	08004d99 	.word	0x08004d99
 8004ce4:	08004d99 	.word	0x08004d99
 8004ce8:	08004d99 	.word	0x08004d99
 8004cec:	08004d99 	.word	0x08004d99
 8004cf0:	08004d99 	.word	0x08004d99
 8004cf4:	08004d99 	.word	0x08004d99
 8004cf8:	08004d99 	.word	0x08004d99
 8004cfc:	08004d83 	.word	0x08004d83
 8004d00:	08004d99 	.word	0x08004d99
 8004d04:	08004d99 	.word	0x08004d99
 8004d08:	08004d99 	.word	0x08004d99
 8004d0c:	08004d99 	.word	0x08004d99
 8004d10:	08004d99 	.word	0x08004d99
 8004d14:	08004d99 	.word	0x08004d99
 8004d18:	08004d99 	.word	0x08004d99
 8004d1c:	08004da1 	.word	0x08004da1
 8004d20:	08004d99 	.word	0x08004d99
 8004d24:	08004d99 	.word	0x08004d99
 8004d28:	08004d99 	.word	0x08004d99
 8004d2c:	08004d99 	.word	0x08004d99
 8004d30:	08004d99 	.word	0x08004d99
 8004d34:	08004d99 	.word	0x08004d99
 8004d38:	08004d99 	.word	0x08004d99
 8004d3c:	08004da1 	.word	0x08004da1
 8004d40:	08004d99 	.word	0x08004d99
 8004d44:	08004d99 	.word	0x08004d99
 8004d48:	08004d99 	.word	0x08004d99
 8004d4c:	08004d99 	.word	0x08004d99
 8004d50:	08004d99 	.word	0x08004d99
 8004d54:	08004d99 	.word	0x08004d99
 8004d58:	08004d99 	.word	0x08004d99
 8004d5c:	08004da1 	.word	0x08004da1
 8004d60:	58024400 	.word	0x58024400
 8004d64:	58024800 	.word	0x58024800
 8004d68:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d70:	3308      	adds	r3, #8
 8004d72:	2101      	movs	r1, #1
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 ffa7 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d80:	e00f      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d86:	3328      	adds	r3, #40	@ 0x28
 8004d88:	2101      	movs	r1, #1
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f001 f84e 	bl	8005e2c <RCCEx_PLL3_Config>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d96:	e004      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d9e:	e000      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004da0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004da2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10a      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004daa:	4bbf      	ldr	r3, [pc, #764]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004dac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dae:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004db2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004db6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004db8:	4abb      	ldr	r2, [pc, #748]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004dba:	430b      	orrs	r3, r1
 8004dbc:	6553      	str	r3, [r2, #84]	@ 0x54
 8004dbe:	e003      	b.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dc0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dc4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004dc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd0:	f002 0302 	and.w	r3, r2, #2
 8004dd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004dd8:	2300      	movs	r3, #0
 8004dda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004dde:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4313      	orrs	r3, r2
 8004de6:	d041      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dee:	2b05      	cmp	r3, #5
 8004df0:	d824      	bhi.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004df2:	a201      	add	r2, pc, #4	@ (adr r2, 8004df8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8004df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df8:	08004e45 	.word	0x08004e45
 8004dfc:	08004e11 	.word	0x08004e11
 8004e00:	08004e27 	.word	0x08004e27
 8004e04:	08004e45 	.word	0x08004e45
 8004e08:	08004e45 	.word	0x08004e45
 8004e0c:	08004e45 	.word	0x08004e45
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e14:	3308      	adds	r3, #8
 8004e16:	2101      	movs	r1, #1
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f000 ff55 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004e24:	e00f      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e2a:	3328      	adds	r3, #40	@ 0x28
 8004e2c:	2101      	movs	r1, #1
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 fffc 	bl	8005e2c <RCCEx_PLL3_Config>
 8004e34:	4603      	mov	r3, r0
 8004e36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004e3a:	e004      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004e42:	e000      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004e44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e46:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10a      	bne.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004e4e:	4b96      	ldr	r3, [pc, #600]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e52:	f023 0107 	bic.w	r1, r3, #7
 8004e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e5c:	4a92      	ldr	r2, [pc, #584]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004e5e:	430b      	orrs	r3, r1
 8004e60:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e62:	e003      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e68:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e74:	f002 0304 	and.w	r3, r2, #4
 8004e78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e82:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e86:	460b      	mov	r3, r1
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	d044      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e94:	2b05      	cmp	r3, #5
 8004e96:	d825      	bhi.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8004e98:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8004e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9e:	bf00      	nop
 8004ea0:	08004eed 	.word	0x08004eed
 8004ea4:	08004eb9 	.word	0x08004eb9
 8004ea8:	08004ecf 	.word	0x08004ecf
 8004eac:	08004eed 	.word	0x08004eed
 8004eb0:	08004eed 	.word	0x08004eed
 8004eb4:	08004eed 	.word	0x08004eed
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004eb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ebc:	3308      	adds	r3, #8
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f000 ff01 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ecc:	e00f      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ed2:	3328      	adds	r3, #40	@ 0x28
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f000 ffa8 	bl	8005e2c <RCCEx_PLL3_Config>
 8004edc:	4603      	mov	r3, r0
 8004ede:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ee2:	e004      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004eea:	e000      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8004eec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10b      	bne.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ef6:	4b6c      	ldr	r3, [pc, #432]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004efa:	f023 0107 	bic.w	r1, r3, #7
 8004efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f06:	4a68      	ldr	r2, [pc, #416]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004f08:	430b      	orrs	r3, r1
 8004f0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f0c:	e003      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f12:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1e:	f002 0320 	and.w	r3, r2, #32
 8004f22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f26:	2300      	movs	r3, #0
 8004f28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f2c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004f30:	460b      	mov	r3, r1
 8004f32:	4313      	orrs	r3, r2
 8004f34:	d055      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004f36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f42:	d033      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004f44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f48:	d82c      	bhi.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f4e:	d02f      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004f50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f54:	d826      	bhi.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004f56:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f5a:	d02b      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004f5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f60:	d820      	bhi.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004f62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f66:	d012      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004f68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f6c:	d81a      	bhi.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d022      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004f72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f76:	d115      	bne.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f7c:	3308      	adds	r3, #8
 8004f7e:	2100      	movs	r1, #0
 8004f80:	4618      	mov	r0, r3
 8004f82:	f000 fea1 	bl	8005cc8 <RCCEx_PLL2_Config>
 8004f86:	4603      	mov	r3, r0
 8004f88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f8c:	e015      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f92:	3328      	adds	r3, #40	@ 0x28
 8004f94:	2102      	movs	r1, #2
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 ff48 	bl	8005e2c <RCCEx_PLL3_Config>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004fa2:	e00a      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004faa:	e006      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004fac:	bf00      	nop
 8004fae:	e004      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004fb0:	bf00      	nop
 8004fb2:	e002      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004fb4:	bf00      	nop
 8004fb6:	e000      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004fb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10b      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fc2:	4b39      	ldr	r3, [pc, #228]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fc6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fd2:	4a35      	ldr	r2, [pc, #212]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	6553      	str	r3, [r2, #84]	@ 0x54
 8004fd8:	e003      	b.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fda:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fde:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fea:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004fee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ff8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	4313      	orrs	r3, r2
 8005000:	d058      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005002:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005006:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800500a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800500e:	d033      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8005010:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005014:	d82c      	bhi.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800501a:	d02f      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800501c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005020:	d826      	bhi.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005022:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005026:	d02b      	beq.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005028:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800502c:	d820      	bhi.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800502e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005032:	d012      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8005034:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005038:	d81a      	bhi.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800503a:	2b00      	cmp	r3, #0
 800503c:	d022      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800503e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005042:	d115      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005044:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005048:	3308      	adds	r3, #8
 800504a:	2100      	movs	r1, #0
 800504c:	4618      	mov	r0, r3
 800504e:	f000 fe3b 	bl	8005cc8 <RCCEx_PLL2_Config>
 8005052:	4603      	mov	r3, r0
 8005054:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005058:	e015      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800505a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800505e:	3328      	adds	r3, #40	@ 0x28
 8005060:	2102      	movs	r1, #2
 8005062:	4618      	mov	r0, r3
 8005064:	f000 fee2 	bl	8005e2c <RCCEx_PLL3_Config>
 8005068:	4603      	mov	r3, r0
 800506a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800506e:	e00a      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005076:	e006      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005078:	bf00      	nop
 800507a:	e004      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800507c:	bf00      	nop
 800507e:	e002      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005080:	bf00      	nop
 8005082:	e000      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005084:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005086:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10e      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800508e:	4b06      	ldr	r3, [pc, #24]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005092:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005096:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800509a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800509e:	4a02      	ldr	r2, [pc, #8]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80050a0:	430b      	orrs	r3, r1
 80050a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80050a4:	e006      	b.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80050a6:	bf00      	nop
 80050a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80050b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050bc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80050c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050c4:	2300      	movs	r3, #0
 80050c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050ca:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80050ce:	460b      	mov	r3, r1
 80050d0:	4313      	orrs	r3, r2
 80050d2:	d055      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80050d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050dc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80050e0:	d033      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80050e2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80050e6:	d82c      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80050e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050ec:	d02f      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80050ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050f2:	d826      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80050f4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80050f8:	d02b      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80050fa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80050fe:	d820      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005100:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005104:	d012      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005106:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800510a:	d81a      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800510c:	2b00      	cmp	r3, #0
 800510e:	d022      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005110:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005114:	d115      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800511a:	3308      	adds	r3, #8
 800511c:	2100      	movs	r1, #0
 800511e:	4618      	mov	r0, r3
 8005120:	f000 fdd2 	bl	8005cc8 <RCCEx_PLL2_Config>
 8005124:	4603      	mov	r3, r0
 8005126:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800512a:	e015      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800512c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005130:	3328      	adds	r3, #40	@ 0x28
 8005132:	2102      	movs	r1, #2
 8005134:	4618      	mov	r0, r3
 8005136:	f000 fe79 	bl	8005e2c <RCCEx_PLL3_Config>
 800513a:	4603      	mov	r3, r0
 800513c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005140:	e00a      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005148:	e006      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800514a:	bf00      	nop
 800514c:	e004      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800514e:	bf00      	nop
 8005150:	e002      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005152:	bf00      	nop
 8005154:	e000      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005156:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005158:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10b      	bne.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005160:	4ba0      	ldr	r3, [pc, #640]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005164:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005168:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800516c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005170:	4a9c      	ldr	r2, [pc, #624]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005172:	430b      	orrs	r3, r1
 8005174:	6593      	str	r3, [r2, #88]	@ 0x58
 8005176:	e003      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005178:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800517c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005188:	f002 0308 	and.w	r3, r2, #8
 800518c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005190:	2300      	movs	r3, #0
 8005192:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005196:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800519a:	460b      	mov	r3, r1
 800519c:	4313      	orrs	r3, r2
 800519e:	d01e      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80051a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ac:	d10c      	bne.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051b2:	3328      	adds	r3, #40	@ 0x28
 80051b4:	2102      	movs	r1, #2
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 fe38 	bl	8005e2c <RCCEx_PLL3_Config>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d002      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80051c8:	4b86      	ldr	r3, [pc, #536]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80051ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051cc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051d8:	4a82      	ldr	r2, [pc, #520]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80051da:	430b      	orrs	r3, r1
 80051dc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e6:	f002 0310 	and.w	r3, r2, #16
 80051ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051ee:	2300      	movs	r3, #0
 80051f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80051f4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80051f8:	460b      	mov	r3, r1
 80051fa:	4313      	orrs	r3, r2
 80051fc:	d01e      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80051fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005202:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800520a:	d10c      	bne.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800520c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005210:	3328      	adds	r3, #40	@ 0x28
 8005212:	2102      	movs	r1, #2
 8005214:	4618      	mov	r0, r3
 8005216:	f000 fe09 	bl	8005e2c <RCCEx_PLL3_Config>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d002      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005226:	4b6f      	ldr	r3, [pc, #444]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800522a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800522e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005232:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005236:	4a6b      	ldr	r2, [pc, #428]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005238:	430b      	orrs	r3, r1
 800523a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800523c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005244:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005248:	67bb      	str	r3, [r7, #120]	@ 0x78
 800524a:	2300      	movs	r3, #0
 800524c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800524e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005252:	460b      	mov	r3, r1
 8005254:	4313      	orrs	r3, r2
 8005256:	d03e      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800525c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005260:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005264:	d022      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8005266:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800526a:	d81b      	bhi.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800526c:	2b00      	cmp	r3, #0
 800526e:	d003      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8005270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005274:	d00b      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8005276:	e015      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005278:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800527c:	3308      	adds	r3, #8
 800527e:	2100      	movs	r1, #0
 8005280:	4618      	mov	r0, r3
 8005282:	f000 fd21 	bl	8005cc8 <RCCEx_PLL2_Config>
 8005286:	4603      	mov	r3, r0
 8005288:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800528c:	e00f      	b.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800528e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005292:	3328      	adds	r3, #40	@ 0x28
 8005294:	2102      	movs	r1, #2
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fdc8 	bl	8005e2c <RCCEx_PLL3_Config>
 800529c:	4603      	mov	r3, r0
 800529e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80052a2:	e004      	b.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80052aa:	e000      	b.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80052ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d10b      	bne.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052b6:	4b4b      	ldr	r3, [pc, #300]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80052b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80052be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80052c6:	4a47      	ldr	r2, [pc, #284]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80052c8:	430b      	orrs	r3, r1
 80052ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80052cc:	e003      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052de:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80052e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80052e4:	2300      	movs	r3, #0
 80052e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80052e8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80052ec:	460b      	mov	r3, r1
 80052ee:	4313      	orrs	r3, r2
 80052f0:	d03b      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80052f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052fe:	d01f      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8005300:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005304:	d818      	bhi.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8005306:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800530a:	d003      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800530c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005310:	d007      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8005312:	e011      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005314:	4b33      	ldr	r3, [pc, #204]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005318:	4a32      	ldr	r2, [pc, #200]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800531a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800531e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005320:	e00f      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005326:	3328      	adds	r3, #40	@ 0x28
 8005328:	2101      	movs	r1, #1
 800532a:	4618      	mov	r0, r3
 800532c:	f000 fd7e 	bl	8005e2c <RCCEx_PLL3_Config>
 8005330:	4603      	mov	r3, r0
 8005332:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8005336:	e004      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800533e:	e000      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8005340:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005342:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10b      	bne.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800534a:	4b26      	ldr	r3, [pc, #152]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800534c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800534e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005352:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005356:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800535a:	4a22      	ldr	r2, [pc, #136]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800535c:	430b      	orrs	r3, r1
 800535e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005360:	e003      	b.n	800536a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005362:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005366:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800536a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800536e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005372:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005376:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005378:	2300      	movs	r3, #0
 800537a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800537c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005380:	460b      	mov	r3, r1
 8005382:	4313      	orrs	r3, r2
 8005384:	d034      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800538a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800538c:	2b00      	cmp	r3, #0
 800538e:	d003      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8005390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005394:	d007      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8005396:	e011      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005398:	4b12      	ldr	r3, [pc, #72]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800539a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800539c:	4a11      	ldr	r2, [pc, #68]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800539e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80053a4:	e00e      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80053a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053aa:	3308      	adds	r3, #8
 80053ac:	2102      	movs	r1, #2
 80053ae:	4618      	mov	r0, r3
 80053b0:	f000 fc8a 	bl	8005cc8 <RCCEx_PLL2_Config>
 80053b4:	4603      	mov	r3, r0
 80053b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80053ba:	e003      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80053c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d10d      	bne.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80053cc:	4b05      	ldr	r3, [pc, #20]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80053ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053d0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053da:	4a02      	ldr	r2, [pc, #8]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80053dc:	430b      	orrs	r3, r1
 80053de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053e0:	e006      	b.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80053e2:	bf00      	nop
 80053e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80053f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80053fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80053fe:	2300      	movs	r3, #0
 8005400:	667b      	str	r3, [r7, #100]	@ 0x64
 8005402:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005406:	460b      	mov	r3, r1
 8005408:	4313      	orrs	r3, r2
 800540a:	d00c      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800540c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005410:	3328      	adds	r3, #40	@ 0x28
 8005412:	2102      	movs	r1, #2
 8005414:	4618      	mov	r0, r3
 8005416:	f000 fd09 	bl	8005e2c <RCCEx_PLL3_Config>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005426:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800542a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005432:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005434:	2300      	movs	r3, #0
 8005436:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005438:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800543c:	460b      	mov	r3, r1
 800543e:	4313      	orrs	r3, r2
 8005440:	d036      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005446:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005448:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800544c:	d018      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800544e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005452:	d811      	bhi.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005454:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005458:	d014      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800545a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800545e:	d80b      	bhi.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005460:	2b00      	cmp	r3, #0
 8005462:	d011      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005468:	d106      	bne.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800546a:	4bb7      	ldr	r3, [pc, #732]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800546c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546e:	4ab6      	ldr	r2, [pc, #728]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005474:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005476:	e008      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800547e:	e004      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005480:	bf00      	nop
 8005482:	e002      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005484:	bf00      	nop
 8005486:	e000      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005488:	bf00      	nop
    }

    if (ret == HAL_OK)
 800548a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10a      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005492:	4bad      	ldr	r3, [pc, #692]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005496:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800549a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800549e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054a0:	4aa9      	ldr	r2, [pc, #676]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054a2:	430b      	orrs	r3, r1
 80054a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80054a6:	e003      	b.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80054b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80054bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80054be:	2300      	movs	r3, #0
 80054c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80054c2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80054c6:	460b      	mov	r3, r1
 80054c8:	4313      	orrs	r3, r2
 80054ca:	d009      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80054cc:	4b9e      	ldr	r3, [pc, #632]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80054d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054da:	4a9b      	ldr	r2, [pc, #620]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054dc:	430b      	orrs	r3, r1
 80054de:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80054ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054ee:	2300      	movs	r3, #0
 80054f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054f2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80054f6:	460b      	mov	r3, r1
 80054f8:	4313      	orrs	r3, r2
 80054fa:	d009      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80054fc:	4b92      	ldr	r3, [pc, #584]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005500:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005508:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800550a:	4a8f      	ldr	r2, [pc, #572]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800550c:	430b      	orrs	r3, r1
 800550e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005518:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800551c:	643b      	str	r3, [r7, #64]	@ 0x40
 800551e:	2300      	movs	r3, #0
 8005520:	647b      	str	r3, [r7, #68]	@ 0x44
 8005522:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005526:	460b      	mov	r3, r1
 8005528:	4313      	orrs	r3, r2
 800552a:	d00e      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800552c:	4b86      	ldr	r3, [pc, #536]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	4a85      	ldr	r2, [pc, #532]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005532:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005536:	6113      	str	r3, [r2, #16]
 8005538:	4b83      	ldr	r3, [pc, #524]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800553a:	6919      	ldr	r1, [r3, #16]
 800553c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005540:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005544:	4a80      	ldr	r2, [pc, #512]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005546:	430b      	orrs	r3, r1
 8005548:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800554a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005556:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005558:	2300      	movs	r3, #0
 800555a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800555c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005560:	460b      	mov	r3, r1
 8005562:	4313      	orrs	r3, r2
 8005564:	d009      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005566:	4b78      	ldr	r3, [pc, #480]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800556a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800556e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005574:	4a74      	ldr	r2, [pc, #464]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005576:	430b      	orrs	r3, r1
 8005578:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800557a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800557e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005582:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005586:	633b      	str	r3, [r7, #48]	@ 0x30
 8005588:	2300      	movs	r3, #0
 800558a:	637b      	str	r3, [r7, #52]	@ 0x34
 800558c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005590:	460b      	mov	r3, r1
 8005592:	4313      	orrs	r3, r2
 8005594:	d00a      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005596:	4b6c      	ldr	r3, [pc, #432]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800559e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a6:	4a68      	ldr	r2, [pc, #416]	@ (8005748 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80055a8:	430b      	orrs	r3, r1
 80055aa:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80055ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b4:	2100      	movs	r1, #0
 80055b6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055be:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80055c2:	460b      	mov	r3, r1
 80055c4:	4313      	orrs	r3, r2
 80055c6:	d011      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80055c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055cc:	3308      	adds	r3, #8
 80055ce:	2100      	movs	r1, #0
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 fb79 	bl	8005cc8 <RCCEx_PLL2_Config>
 80055d6:	4603      	mov	r3, r0
 80055d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80055dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d003      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80055ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f4:	2100      	movs	r1, #0
 80055f6:	6239      	str	r1, [r7, #32]
 80055f8:	f003 0302 	and.w	r3, r3, #2
 80055fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80055fe:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005602:	460b      	mov	r3, r1
 8005604:	4313      	orrs	r3, r2
 8005606:	d011      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005608:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800560c:	3308      	adds	r3, #8
 800560e:	2101      	movs	r1, #1
 8005610:	4618      	mov	r0, r3
 8005612:	f000 fb59 	bl	8005cc8 <RCCEx_PLL2_Config>
 8005616:	4603      	mov	r3, r0
 8005618:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800561c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005620:	2b00      	cmp	r3, #0
 8005622:	d003      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005624:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005628:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800562c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005634:	2100      	movs	r1, #0
 8005636:	61b9      	str	r1, [r7, #24]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	61fb      	str	r3, [r7, #28]
 800563e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005642:	460b      	mov	r3, r1
 8005644:	4313      	orrs	r3, r2
 8005646:	d011      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800564c:	3308      	adds	r3, #8
 800564e:	2102      	movs	r1, #2
 8005650:	4618      	mov	r0, r3
 8005652:	f000 fb39 	bl	8005cc8 <RCCEx_PLL2_Config>
 8005656:	4603      	mov	r3, r0
 8005658:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800565c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005660:	2b00      	cmp	r3, #0
 8005662:	d003      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005664:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005668:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800566c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005674:	2100      	movs	r1, #0
 8005676:	6139      	str	r1, [r7, #16]
 8005678:	f003 0308 	and.w	r3, r3, #8
 800567c:	617b      	str	r3, [r7, #20]
 800567e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005682:	460b      	mov	r3, r1
 8005684:	4313      	orrs	r3, r2
 8005686:	d011      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800568c:	3328      	adds	r3, #40	@ 0x28
 800568e:	2100      	movs	r1, #0
 8005690:	4618      	mov	r0, r3
 8005692:	f000 fbcb 	bl	8005e2c <RCCEx_PLL3_Config>
 8005696:	4603      	mov	r3, r0
 8005698:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800569c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d003      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80056ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b4:	2100      	movs	r1, #0
 80056b6:	60b9      	str	r1, [r7, #8]
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	60fb      	str	r3, [r7, #12]
 80056be:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80056c2:	460b      	mov	r3, r1
 80056c4:	4313      	orrs	r3, r2
 80056c6:	d011      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056cc:	3328      	adds	r3, #40	@ 0x28
 80056ce:	2101      	movs	r1, #1
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 fbab 	bl	8005e2c <RCCEx_PLL3_Config>
 80056d6:	4603      	mov	r3, r0
 80056d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80056dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80056ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f4:	2100      	movs	r1, #0
 80056f6:	6039      	str	r1, [r7, #0]
 80056f8:	f003 0320 	and.w	r3, r3, #32
 80056fc:	607b      	str	r3, [r7, #4]
 80056fe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005702:	460b      	mov	r3, r1
 8005704:	4313      	orrs	r3, r2
 8005706:	d011      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005708:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800570c:	3328      	adds	r3, #40	@ 0x28
 800570e:	2102      	movs	r1, #2
 8005710:	4618      	mov	r0, r3
 8005712:	f000 fb8b 	bl	8005e2c <RCCEx_PLL3_Config>
 8005716:	4603      	mov	r3, r0
 8005718:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800571c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005724:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005728:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800572c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005734:	2300      	movs	r3, #0
 8005736:	e000      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
}
 800573a:	4618      	mov	r0, r3
 800573c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005740:	46bd      	mov	sp, r7
 8005742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005746:	bf00      	nop
 8005748:	58024400 	.word	0x58024400

0800574c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005750:	f7fe fe00 	bl	8004354 <HAL_RCC_GetHCLKFreq>
 8005754:	4602      	mov	r2, r0
 8005756:	4b06      	ldr	r3, [pc, #24]	@ (8005770 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	091b      	lsrs	r3, r3, #4
 800575c:	f003 0307 	and.w	r3, r3, #7
 8005760:	4904      	ldr	r1, [pc, #16]	@ (8005774 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005762:	5ccb      	ldrb	r3, [r1, r3]
 8005764:	f003 031f 	and.w	r3, r3, #31
 8005768:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800576c:	4618      	mov	r0, r3
 800576e:	bd80      	pop	{r7, pc}
 8005770:	58024400 	.word	0x58024400
 8005774:	08009170 	.word	0x08009170

08005778 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005778:	b480      	push	{r7}
 800577a:	b089      	sub	sp, #36	@ 0x24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005780:	4ba1      	ldr	r3, [pc, #644]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005784:	f003 0303 	and.w	r3, r3, #3
 8005788:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800578a:	4b9f      	ldr	r3, [pc, #636]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800578c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800578e:	0b1b      	lsrs	r3, r3, #12
 8005790:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005794:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005796:	4b9c      	ldr	r3, [pc, #624]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579a:	091b      	lsrs	r3, r3, #4
 800579c:	f003 0301 	and.w	r3, r3, #1
 80057a0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80057a2:	4b99      	ldr	r3, [pc, #612]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a6:	08db      	lsrs	r3, r3, #3
 80057a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	fb02 f303 	mul.w	r3, r2, r3
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 8111 	beq.w	80059e8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	f000 8083 	beq.w	80058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	f200 80a1 	bhi.w	8005918 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d003      	beq.n	80057e4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d056      	beq.n	8005890 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80057e2:	e099      	b.n	8005918 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057e4:	4b88      	ldr	r3, [pc, #544]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0320 	and.w	r3, r3, #32
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d02d      	beq.n	800584c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057f0:	4b85      	ldr	r3, [pc, #532]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	08db      	lsrs	r3, r3, #3
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	4a84      	ldr	r2, [pc, #528]	@ (8005a0c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80057fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005800:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	ee07 3a90 	vmov	s15, r3
 8005808:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	ee07 3a90 	vmov	s15, r3
 8005812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800581a:	4b7b      	ldr	r3, [pc, #492]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800581c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800581e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005822:	ee07 3a90 	vmov	s15, r3
 8005826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800582a:	ed97 6a03 	vldr	s12, [r7, #12]
 800582e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800583a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800583e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005846:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800584a:	e087      	b.n	800595c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	ee07 3a90 	vmov	s15, r3
 8005852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005856:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005a14 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800585a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800585e:	4b6a      	ldr	r3, [pc, #424]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005866:	ee07 3a90 	vmov	s15, r3
 800586a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800586e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005872:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800587a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800587e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800588a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800588e:	e065      	b.n	800595c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	ee07 3a90 	vmov	s15, r3
 8005896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800589a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005a18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800589e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058a2:	4b59      	ldr	r3, [pc, #356]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058aa:	ee07 3a90 	vmov	s15, r3
 80058ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80058b6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80058ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058d2:	e043      	b.n	800595c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	ee07 3a90 	vmov	s15, r3
 80058da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058de:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80058e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058e6:	4b48      	ldr	r3, [pc, #288]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058ee:	ee07 3a90 	vmov	s15, r3
 80058f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80058fa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80058fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005906:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800590a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800590e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005912:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005916:	e021      	b.n	800595c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	ee07 3a90 	vmov	s15, r3
 800591e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005922:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005a18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800592a:	4b37      	ldr	r3, [pc, #220]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800592c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005932:	ee07 3a90 	vmov	s15, r3
 8005936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800593a:	ed97 6a03 	vldr	s12, [r7, #12]
 800593e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800594a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800594e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005956:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800595a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800595c:	4b2a      	ldr	r3, [pc, #168]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800595e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005960:	0a5b      	lsrs	r3, r3, #9
 8005962:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005966:	ee07 3a90 	vmov	s15, r3
 800596a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800596e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005972:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005976:	edd7 6a07 	vldr	s13, [r7, #28]
 800597a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800597e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005982:	ee17 2a90 	vmov	r2, s15
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800598a:	4b1f      	ldr	r3, [pc, #124]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800598c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598e:	0c1b      	lsrs	r3, r3, #16
 8005990:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005994:	ee07 3a90 	vmov	s15, r3
 8005998:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800599c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80059a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059b0:	ee17 2a90 	vmov	r2, s15
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80059b8:	4b13      	ldr	r3, [pc, #76]	@ (8005a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059bc:	0e1b      	lsrs	r3, r3, #24
 80059be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059c2:	ee07 3a90 	vmov	s15, r3
 80059c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80059d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059de:	ee17 2a90 	vmov	r2, s15
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80059e6:	e008      	b.n	80059fa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	609a      	str	r2, [r3, #8]
}
 80059fa:	bf00      	nop
 80059fc:	3724      	adds	r7, #36	@ 0x24
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	58024400 	.word	0x58024400
 8005a0c:	03d09000 	.word	0x03d09000
 8005a10:	46000000 	.word	0x46000000
 8005a14:	4c742400 	.word	0x4c742400
 8005a18:	4a742400 	.word	0x4a742400
 8005a1c:	4af42400 	.word	0x4af42400

08005a20 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b089      	sub	sp, #36	@ 0x24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005a28:	4ba1      	ldr	r3, [pc, #644]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2c:	f003 0303 	and.w	r3, r3, #3
 8005a30:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005a32:	4b9f      	ldr	r3, [pc, #636]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a36:	0d1b      	lsrs	r3, r3, #20
 8005a38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a3c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005a3e:	4b9c      	ldr	r3, [pc, #624]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a42:	0a1b      	lsrs	r3, r3, #8
 8005a44:	f003 0301 	and.w	r3, r3, #1
 8005a48:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005a4a:	4b99      	ldr	r3, [pc, #612]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4e:	08db      	lsrs	r3, r3, #3
 8005a50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	fb02 f303 	mul.w	r3, r2, r3
 8005a5a:	ee07 3a90 	vmov	s15, r3
 8005a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a62:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f000 8111 	beq.w	8005c90 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	f000 8083 	beq.w	8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	f200 80a1 	bhi.w	8005bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d003      	beq.n	8005a8c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d056      	beq.n	8005b38 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005a8a:	e099      	b.n	8005bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a8c:	4b88      	ldr	r3, [pc, #544]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0320 	and.w	r3, r3, #32
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d02d      	beq.n	8005af4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a98:	4b85      	ldr	r3, [pc, #532]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	08db      	lsrs	r3, r3, #3
 8005a9e:	f003 0303 	and.w	r3, r3, #3
 8005aa2:	4a84      	ldr	r2, [pc, #528]	@ (8005cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8005aa8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	ee07 3a90 	vmov	s15, r3
 8005ab0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	ee07 3a90 	vmov	s15, r3
 8005aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ac2:	4b7b      	ldr	r3, [pc, #492]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aca:	ee07 3a90 	vmov	s15, r3
 8005ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ad2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ad6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005af2:	e087      	b.n	8005c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	ee07 3a90 	vmov	s15, r3
 8005afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005afe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005cbc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005b02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b06:	4b6a      	ldr	r3, [pc, #424]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b0e:	ee07 3a90 	vmov	s15, r3
 8005b12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b16:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b1a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b36:	e065      	b.n	8005c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	ee07 3a90 	vmov	s15, r3
 8005b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b42:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b4a:	4b59      	ldr	r3, [pc, #356]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b52:	ee07 3a90 	vmov	s15, r3
 8005b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b5e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b7a:	e043      	b.n	8005c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	ee07 3a90 	vmov	s15, r3
 8005b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b86:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b8e:	4b48      	ldr	r3, [pc, #288]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b96:	ee07 3a90 	vmov	s15, r3
 8005b9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ba2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bbe:	e021      	b.n	8005c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	ee07 3a90 	vmov	s15, r3
 8005bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005bce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bd2:	4b37      	ldr	r3, [pc, #220]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bda:	ee07 3a90 	vmov	s15, r3
 8005bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005be2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005be6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005bea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c02:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005c04:	4b2a      	ldr	r3, [pc, #168]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c08:	0a5b      	lsrs	r3, r3, #9
 8005c0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c0e:	ee07 3a90 	vmov	s15, r3
 8005c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c2a:	ee17 2a90 	vmov	r2, s15
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005c32:	4b1f      	ldr	r3, [pc, #124]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c36:	0c1b      	lsrs	r3, r3, #16
 8005c38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c3c:	ee07 3a90 	vmov	s15, r3
 8005c40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c48:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c58:	ee17 2a90 	vmov	r2, s15
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005c60:	4b13      	ldr	r3, [pc, #76]	@ (8005cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c64:	0e1b      	lsrs	r3, r3, #24
 8005c66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c6a:	ee07 3a90 	vmov	s15, r3
 8005c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c86:	ee17 2a90 	vmov	r2, s15
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	609a      	str	r2, [r3, #8]
}
 8005ca2:	bf00      	nop
 8005ca4:	3724      	adds	r7, #36	@ 0x24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	58024400 	.word	0x58024400
 8005cb4:	03d09000 	.word	0x03d09000
 8005cb8:	46000000 	.word	0x46000000
 8005cbc:	4c742400 	.word	0x4c742400
 8005cc0:	4a742400 	.word	0x4a742400
 8005cc4:	4af42400 	.word	0x4af42400

08005cc8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005cd6:	4b53      	ldr	r3, [pc, #332]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cda:	f003 0303 	and.w	r3, r3, #3
 8005cde:	2b03      	cmp	r3, #3
 8005ce0:	d101      	bne.n	8005ce6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e099      	b.n	8005e1a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005ce6:	4b4f      	ldr	r3, [pc, #316]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a4e      	ldr	r2, [pc, #312]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005cec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cf2:	f7fd f825 	bl	8002d40 <HAL_GetTick>
 8005cf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005cf8:	e008      	b.n	8005d0c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005cfa:	f7fd f821 	bl	8002d40 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d901      	bls.n	8005d0c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e086      	b.n	8005e1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005d0c:	4b45      	ldr	r3, [pc, #276]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1f0      	bne.n	8005cfa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005d18:	4b42      	ldr	r3, [pc, #264]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d1c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	031b      	lsls	r3, r3, #12
 8005d26:	493f      	ldr	r1, [pc, #252]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	3b01      	subs	r3, #1
 8005d32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	025b      	lsls	r3, r3, #9
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	431a      	orrs	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	3b01      	subs	r3, #1
 8005d48:	041b      	lsls	r3, r3, #16
 8005d4a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d4e:	431a      	orrs	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	3b01      	subs	r3, #1
 8005d56:	061b      	lsls	r3, r3, #24
 8005d58:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d5c:	4931      	ldr	r1, [pc, #196]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005d62:	4b30      	ldr	r3, [pc, #192]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	492d      	ldr	r1, [pc, #180]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d70:	4313      	orrs	r3, r2
 8005d72:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005d74:	4b2b      	ldr	r3, [pc, #172]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d78:	f023 0220 	bic.w	r2, r3, #32
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	4928      	ldr	r1, [pc, #160]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005d86:	4b27      	ldr	r3, [pc, #156]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8a:	4a26      	ldr	r2, [pc, #152]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d8c:	f023 0310 	bic.w	r3, r3, #16
 8005d90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005d92:	4b24      	ldr	r3, [pc, #144]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005d94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d96:	4b24      	ldr	r3, [pc, #144]	@ (8005e28 <RCCEx_PLL2_Config+0x160>)
 8005d98:	4013      	ands	r3, r2
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	69d2      	ldr	r2, [r2, #28]
 8005d9e:	00d2      	lsls	r2, r2, #3
 8005da0:	4920      	ldr	r1, [pc, #128]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005da6:	4b1f      	ldr	r3, [pc, #124]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005daa:	4a1e      	ldr	r2, [pc, #120]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005dac:	f043 0310 	orr.w	r3, r3, #16
 8005db0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d106      	bne.n	8005dc6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005db8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbc:	4a19      	ldr	r2, [pc, #100]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005dbe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005dc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dc4:	e00f      	b.n	8005de6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d106      	bne.n	8005dda <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005dcc:	4b15      	ldr	r3, [pc, #84]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd0:	4a14      	ldr	r2, [pc, #80]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005dd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dd8:	e005      	b.n	8005de6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005dda:	4b12      	ldr	r3, [pc, #72]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dde:	4a11      	ldr	r2, [pc, #68]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005de0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005de4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005de6:	4b0f      	ldr	r3, [pc, #60]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a0e      	ldr	r2, [pc, #56]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005dec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005df0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005df2:	f7fc ffa5 	bl	8002d40 <HAL_GetTick>
 8005df6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005df8:	e008      	b.n	8005e0c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005dfa:	f7fc ffa1 	bl	8002d40 <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d901      	bls.n	8005e0c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e006      	b.n	8005e1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005e0c:	4b05      	ldr	r3, [pc, #20]	@ (8005e24 <RCCEx_PLL2_Config+0x15c>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d0f0      	beq.n	8005dfa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3710      	adds	r7, #16
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	58024400 	.word	0x58024400
 8005e28:	ffff0007 	.word	0xffff0007

08005e2c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e36:	2300      	movs	r3, #0
 8005e38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e3a:	4b53      	ldr	r3, [pc, #332]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3e:	f003 0303 	and.w	r3, r3, #3
 8005e42:	2b03      	cmp	r3, #3
 8005e44:	d101      	bne.n	8005e4a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e099      	b.n	8005f7e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005e4a:	4b4f      	ldr	r3, [pc, #316]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a4e      	ldr	r2, [pc, #312]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005e50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e56:	f7fc ff73 	bl	8002d40 <HAL_GetTick>
 8005e5a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e5c:	e008      	b.n	8005e70 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e5e:	f7fc ff6f 	bl	8002d40 <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d901      	bls.n	8005e70 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	e086      	b.n	8005f7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e70:	4b45      	ldr	r3, [pc, #276]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1f0      	bne.n	8005e5e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005e7c:	4b42      	ldr	r3, [pc, #264]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e80:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	051b      	lsls	r3, r3, #20
 8005e8a:	493f      	ldr	r1, [pc, #252]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	3b01      	subs	r3, #1
 8005e96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	025b      	lsls	r3, r3, #9
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	041b      	lsls	r3, r3, #16
 8005eae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	061b      	lsls	r3, r3, #24
 8005ebc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005ec0:	4931      	ldr	r1, [pc, #196]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005ec6:	4b30      	ldr	r3, [pc, #192]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	492d      	ldr	r1, [pc, #180]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005ed8:	4b2b      	ldr	r3, [pc, #172]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005edc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	4928      	ldr	r1, [pc, #160]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005eea:	4b27      	ldr	r3, [pc, #156]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eee:	4a26      	ldr	r2, [pc, #152]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ef4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005ef6:	4b24      	ldr	r3, [pc, #144]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005ef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005efa:	4b24      	ldr	r3, [pc, #144]	@ (8005f8c <RCCEx_PLL3_Config+0x160>)
 8005efc:	4013      	ands	r3, r2
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	69d2      	ldr	r2, [r2, #28]
 8005f02:	00d2      	lsls	r2, r2, #3
 8005f04:	4920      	ldr	r1, [pc, #128]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d106      	bne.n	8005f2a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f20:	4a19      	ldr	r2, [pc, #100]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005f26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f28:	e00f      	b.n	8005f4a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d106      	bne.n	8005f3e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005f30:	4b15      	ldr	r3, [pc, #84]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f34:	4a14      	ldr	r2, [pc, #80]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f3c:	e005      	b.n	8005f4a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005f3e:	4b12      	ldr	r3, [pc, #72]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f42:	4a11      	ldr	r2, [pc, #68]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a0e      	ldr	r2, [pc, #56]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f56:	f7fc fef3 	bl	8002d40 <HAL_GetTick>
 8005f5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f5c:	e008      	b.n	8005f70 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005f5e:	f7fc feef 	bl	8002d40 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d901      	bls.n	8005f70 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e006      	b.n	8005f7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f70:	4b05      	ldr	r3, [pc, #20]	@ (8005f88 <RCCEx_PLL3_Config+0x15c>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d0f0      	beq.n	8005f5e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	58024400 	.word	0x58024400
 8005f8c:	ffff0007 	.word	0xffff0007

08005f90 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e10f      	b.n	80061c2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a87      	ldr	r2, [pc, #540]	@ (80061cc <HAL_SPI_Init+0x23c>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d00f      	beq.n	8005fd2 <HAL_SPI_Init+0x42>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a86      	ldr	r2, [pc, #536]	@ (80061d0 <HAL_SPI_Init+0x240>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d00a      	beq.n	8005fd2 <HAL_SPI_Init+0x42>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a84      	ldr	r2, [pc, #528]	@ (80061d4 <HAL_SPI_Init+0x244>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d005      	beq.n	8005fd2 <HAL_SPI_Init+0x42>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	2b0f      	cmp	r3, #15
 8005fcc:	d901      	bls.n	8005fd2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e0f7      	b.n	80061c2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f001 f968 	bl	80072a8 <SPI_GetPacketSize>
 8005fd8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a7b      	ldr	r2, [pc, #492]	@ (80061cc <HAL_SPI_Init+0x23c>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d00c      	beq.n	8005ffe <HAL_SPI_Init+0x6e>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a79      	ldr	r2, [pc, #484]	@ (80061d0 <HAL_SPI_Init+0x240>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d007      	beq.n	8005ffe <HAL_SPI_Init+0x6e>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a78      	ldr	r2, [pc, #480]	@ (80061d4 <HAL_SPI_Init+0x244>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d002      	beq.n	8005ffe <HAL_SPI_Init+0x6e>
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2b08      	cmp	r3, #8
 8005ffc:	d811      	bhi.n	8006022 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006002:	4a72      	ldr	r2, [pc, #456]	@ (80061cc <HAL_SPI_Init+0x23c>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d009      	beq.n	800601c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a70      	ldr	r2, [pc, #448]	@ (80061d0 <HAL_SPI_Init+0x240>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d004      	beq.n	800601c <HAL_SPI_Init+0x8c>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a6f      	ldr	r2, [pc, #444]	@ (80061d4 <HAL_SPI_Init+0x244>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d104      	bne.n	8006026 <HAL_SPI_Init+0x96>
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2b10      	cmp	r3, #16
 8006020:	d901      	bls.n	8006026 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e0cd      	b.n	80061c2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d106      	bne.n	8006040 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f7fc fa88 	bl	8002550 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2202      	movs	r2, #2
 8006044:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0201 	bic.w	r2, r2, #1
 8006056:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006062:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800606c:	d119      	bne.n	80060a2 <HAL_SPI_Init+0x112>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006076:	d103      	bne.n	8006080 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800607c:	2b00      	cmp	r3, #0
 800607e:	d008      	beq.n	8006092 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10c      	bne.n	80060a2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800608c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006090:	d107      	bne.n	80060a2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80060a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00f      	beq.n	80060ce <HAL_SPI_Init+0x13e>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	2b06      	cmp	r3, #6
 80060b4:	d90b      	bls.n	80060ce <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	601a      	str	r2, [r3, #0]
 80060cc:	e007      	b.n	80060de <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060dc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	69da      	ldr	r2, [r3, #28]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e6:	431a      	orrs	r2, r3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	431a      	orrs	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f0:	ea42 0103 	orr.w	r1, r2, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	430a      	orrs	r2, r1
 80060fe:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006108:	431a      	orrs	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	431a      	orrs	r2, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	431a      	orrs	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	695b      	ldr	r3, [r3, #20]
 8006120:	431a      	orrs	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	431a      	orrs	r2, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	431a      	orrs	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006132:	431a      	orrs	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	431a      	orrs	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800613e:	ea42 0103 	orr.w	r1, r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	430a      	orrs	r2, r1
 800614c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d113      	bne.n	800617e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006168:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800617c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f022 0201 	bic.w	r2, r2, #1
 800618c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00a      	beq.n	80061b0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80061c0:	2300      	movs	r3, #0
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3710      	adds	r7, #16
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}
 80061ca:	bf00      	nop
 80061cc:	40013000 	.word	0x40013000
 80061d0:	40003800 	.word	0x40003800
 80061d4:	40003c00 	.word	0x40003c00

080061d8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af02      	add	r7, sp, #8
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	603b      	str	r3, [r7, #0]
 80061e4:	4613      	mov	r3, r2
 80061e6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	3320      	adds	r3, #32
 80061ee:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061f0:	f7fc fda6 	bl	8002d40 <HAL_GetTick>
 80061f4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d001      	beq.n	8006206 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8006202:	2302      	movs	r3, #2
 8006204:	e1d1      	b.n	80065aa <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d002      	beq.n	8006212 <HAL_SPI_Transmit+0x3a>
 800620c:	88fb      	ldrh	r3, [r7, #6]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e1c9      	b.n	80065aa <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800621c:	2b01      	cmp	r3, #1
 800621e:	d101      	bne.n	8006224 <HAL_SPI_Transmit+0x4c>
 8006220:	2302      	movs	r3, #2
 8006222:	e1c2      	b.n	80065aa <HAL_SPI_Transmit+0x3d2>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2203      	movs	r2, #3
 8006230:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	88fa      	ldrh	r2, [r7, #6]
 8006246:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	88fa      	ldrh	r2, [r7, #6]
 800624e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2200      	movs	r2, #0
 8006264:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800627c:	d108      	bne.n	8006290 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800628c:	601a      	str	r2, [r3, #0]
 800628e:	e009      	b.n	80062a4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80062a2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	4b96      	ldr	r3, [pc, #600]	@ (8006504 <HAL_SPI_Transmit+0x32c>)
 80062ac:	4013      	ands	r3, r2
 80062ae:	88f9      	ldrh	r1, [r7, #6]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	6812      	ldr	r2, [r2, #0]
 80062b4:	430b      	orrs	r3, r1
 80062b6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f042 0201 	orr.w	r2, r2, #1
 80062c6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062d0:	d107      	bne.n	80062e2 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	2b0f      	cmp	r3, #15
 80062e8:	d947      	bls.n	800637a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80062ea:	e03f      	b.n	800636c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d114      	bne.n	8006324 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6812      	ldr	r2, [r2, #0]
 8006304:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800630a:	1d1a      	adds	r2, r3, #4
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006316:	b29b      	uxth	r3, r3
 8006318:	3b01      	subs	r3, #1
 800631a:	b29a      	uxth	r2, r3
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006322:	e023      	b.n	800636c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006324:	f7fc fd0c 	bl	8002d40 <HAL_GetTick>
 8006328:	4602      	mov	r2, r0
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	429a      	cmp	r2, r3
 8006332:	d803      	bhi.n	800633c <HAL_SPI_Transmit+0x164>
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800633a:	d102      	bne.n	8006342 <HAL_SPI_Transmit+0x16a>
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d114      	bne.n	800636c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f000 fee2 	bl	800710c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800634e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e11e      	b.n	80065aa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006372:	b29b      	uxth	r3, r3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1b9      	bne.n	80062ec <HAL_SPI_Transmit+0x114>
 8006378:	e0f1      	b.n	800655e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	2b07      	cmp	r3, #7
 8006380:	f240 80e6 	bls.w	8006550 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006384:	e05d      	b.n	8006442 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	f003 0302 	and.w	r3, r3, #2
 8006390:	2b02      	cmp	r3, #2
 8006392:	d132      	bne.n	80063fa <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800639a:	b29b      	uxth	r3, r3
 800639c:	2b01      	cmp	r3, #1
 800639e:	d918      	bls.n	80063d2 <HAL_SPI_Transmit+0x1fa>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d014      	beq.n	80063d2 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	6812      	ldr	r2, [r2, #0]
 80063b2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b8:	1d1a      	adds	r2, r3, #4
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	3b02      	subs	r3, #2
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80063d0:	e037      	b.n	8006442 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063d6:	881a      	ldrh	r2, [r3, #0]
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063e0:	1c9a      	adds	r2, r3, #2
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	3b01      	subs	r3, #1
 80063f0:	b29a      	uxth	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80063f8:	e023      	b.n	8006442 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063fa:	f7fc fca1 	bl	8002d40 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	683a      	ldr	r2, [r7, #0]
 8006406:	429a      	cmp	r2, r3
 8006408:	d803      	bhi.n	8006412 <HAL_SPI_Transmit+0x23a>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006410:	d102      	bne.n	8006418 <HAL_SPI_Transmit+0x240>
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d114      	bne.n	8006442 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f000 fe77 	bl	800710c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006424:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e0b3      	b.n	80065aa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006448:	b29b      	uxth	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d19b      	bne.n	8006386 <HAL_SPI_Transmit+0x1ae>
 800644e:	e086      	b.n	800655e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	695b      	ldr	r3, [r3, #20]
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b02      	cmp	r3, #2
 800645c:	d154      	bne.n	8006508 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006464:	b29b      	uxth	r3, r3
 8006466:	2b03      	cmp	r3, #3
 8006468:	d918      	bls.n	800649c <HAL_SPI_Transmit+0x2c4>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800646e:	2b40      	cmp	r3, #64	@ 0x40
 8006470:	d914      	bls.n	800649c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	6812      	ldr	r2, [r2, #0]
 800647c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006482:	1d1a      	adds	r2, r3, #4
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800648e:	b29b      	uxth	r3, r3
 8006490:	3b04      	subs	r3, #4
 8006492:	b29a      	uxth	r2, r3
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800649a:	e059      	b.n	8006550 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d917      	bls.n	80064d8 <HAL_SPI_Transmit+0x300>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d013      	beq.n	80064d8 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064b4:	881a      	ldrh	r2, [r3, #0]
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064be:	1c9a      	adds	r2, r3, #2
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	3b02      	subs	r3, #2
 80064ce:	b29a      	uxth	r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80064d6:	e03b      	b.n	8006550 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	3320      	adds	r3, #32
 80064e2:	7812      	ldrb	r2, [r2, #0]
 80064e4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ea:	1c5a      	adds	r2, r3, #1
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	3b01      	subs	r3, #1
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006502:	e025      	b.n	8006550 <HAL_SPI_Transmit+0x378>
 8006504:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006508:	f7fc fc1a 	bl	8002d40 <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	683a      	ldr	r2, [r7, #0]
 8006514:	429a      	cmp	r2, r3
 8006516:	d803      	bhi.n	8006520 <HAL_SPI_Transmit+0x348>
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800651e:	d102      	bne.n	8006526 <HAL_SPI_Transmit+0x34e>
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d114      	bne.n	8006550 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f000 fdf0 	bl	800710c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006532:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e02c      	b.n	80065aa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006556:	b29b      	uxth	r3, r3
 8006558:	2b00      	cmp	r3, #0
 800655a:	f47f af79 	bne.w	8006450 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	9300      	str	r3, [sp, #0]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	2200      	movs	r2, #0
 8006566:	2108      	movs	r1, #8
 8006568:	68f8      	ldr	r0, [r7, #12]
 800656a:	f000 fe6f 	bl	800724c <SPI_WaitOnFlagUntilTimeout>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d007      	beq.n	8006584 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800657a:	f043 0220 	orr.w	r2, r3, #32
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fdc1 	bl	800710c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2201      	movs	r2, #1
 800658e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d001      	beq.n	80065a8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e000      	b.n	80065aa <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80065a8:	2300      	movs	r3, #0
  }
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3718      	adds	r7, #24
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop

080065b4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b088      	sub	sp, #32
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	603b      	str	r3, [r7, #0]
 80065c0:	4613      	mov	r3, r2
 80065c2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065c8:	095b      	lsrs	r3, r3, #5
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3301      	adds	r3, #1
 80065ce:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3330      	adds	r3, #48	@ 0x30
 80065d6:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065d8:	f7fc fbb2 	bl	8002d40 <HAL_GetTick>
 80065dc:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d001      	beq.n	80065ee <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80065ea:	2302      	movs	r3, #2
 80065ec:	e250      	b.n	8006a90 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d002      	beq.n	80065fa <HAL_SPI_Receive+0x46>
 80065f4:	88fb      	ldrh	r3, [r7, #6]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d101      	bne.n	80065fe <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e248      	b.n	8006a90 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_SPI_Receive+0x58>
 8006608:	2302      	movs	r3, #2
 800660a:	e241      	b.n	8006a90 <HAL_SPI_Receive+0x4dc>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2204      	movs	r2, #4
 8006618:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	68ba      	ldr	r2, [r7, #8]
 8006628:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	88fa      	ldrh	r2, [r7, #6]
 800662e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	88fa      	ldrh	r2, [r7, #6]
 8006636:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2200      	movs	r2, #0
 8006644:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2200      	movs	r2, #0
 800664c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006664:	d108      	bne.n	8006678 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006674:	601a      	str	r2, [r3, #0]
 8006676:	e009      	b.n	800668c <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800668a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	685a      	ldr	r2, [r3, #4]
 8006692:	4b95      	ldr	r3, [pc, #596]	@ (80068e8 <HAL_SPI_Receive+0x334>)
 8006694:	4013      	ands	r3, r2
 8006696:	88f9      	ldrh	r1, [r7, #6]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	6812      	ldr	r2, [r2, #0]
 800669c:	430b      	orrs	r3, r1
 800669e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 0201 	orr.w	r2, r2, #1
 80066ae:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066b8:	d107      	bne.n	80066ca <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066c8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	2b0f      	cmp	r3, #15
 80066d0:	d96c      	bls.n	80067ac <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80066d2:	e064      	b.n	800679e <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	695b      	ldr	r3, [r3, #20]
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d114      	bne.n	8006714 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066f2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80066f4:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066fa:	1d1a      	adds	r2, r3, #4
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006706:	b29b      	uxth	r3, r3
 8006708:	3b01      	subs	r3, #1
 800670a:	b29a      	uxth	r2, r3
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006712:	e044      	b.n	800679e <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800671a:	b29b      	uxth	r3, r3
 800671c:	8bfa      	ldrh	r2, [r7, #30]
 800671e:	429a      	cmp	r2, r3
 8006720:	d919      	bls.n	8006756 <HAL_SPI_Receive+0x1a2>
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d014      	beq.n	8006756 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006734:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006736:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800673c:	1d1a      	adds	r2, r3, #4
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006748:	b29b      	uxth	r3, r3
 800674a:	3b01      	subs	r3, #1
 800674c:	b29a      	uxth	r2, r3
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006754:	e023      	b.n	800679e <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006756:	f7fc faf3 	bl	8002d40 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d803      	bhi.n	800676e <HAL_SPI_Receive+0x1ba>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800676c:	d102      	bne.n	8006774 <HAL_SPI_Receive+0x1c0>
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d114      	bne.n	800679e <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f000 fcc9 	bl	800710c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006780:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2201      	movs	r2, #1
 800678e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	e178      	b.n	8006a90 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d194      	bne.n	80066d4 <HAL_SPI_Receive+0x120>
 80067aa:	e15e      	b.n	8006a6a <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	2b07      	cmp	r3, #7
 80067b2:	f240 8153 	bls.w	8006a5c <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80067b6:	e08f      	b.n	80068d8 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d114      	bne.n	80067f8 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067d2:	69ba      	ldr	r2, [r7, #24]
 80067d4:	8812      	ldrh	r2, [r2, #0]
 80067d6:	b292      	uxth	r2, r2
 80067d8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067de:	1c9a      	adds	r2, r3, #2
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	3b01      	subs	r3, #1
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80067f6:	e06f      	b.n	80068d8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067fe:	b29b      	uxth	r3, r3
 8006800:	8bfa      	ldrh	r2, [r7, #30]
 8006802:	429a      	cmp	r2, r3
 8006804:	d924      	bls.n	8006850 <HAL_SPI_Receive+0x29c>
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800680c:	2b00      	cmp	r3, #0
 800680e:	d01f      	beq.n	8006850 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	8812      	ldrh	r2, [r2, #0]
 8006818:	b292      	uxth	r2, r2
 800681a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006820:	1c9a      	adds	r2, r3, #2
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800682a:	69ba      	ldr	r2, [r7, #24]
 800682c:	8812      	ldrh	r2, [r2, #0]
 800682e:	b292      	uxth	r2, r2
 8006830:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006836:	1c9a      	adds	r2, r3, #2
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006842:	b29b      	uxth	r3, r3
 8006844:	3b02      	subs	r3, #2
 8006846:	b29a      	uxth	r2, r3
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800684e:	e043      	b.n	80068d8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006856:	b29b      	uxth	r3, r3
 8006858:	2b01      	cmp	r3, #1
 800685a:	d119      	bne.n	8006890 <HAL_SPI_Receive+0x2dc>
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006862:	2b00      	cmp	r3, #0
 8006864:	d014      	beq.n	8006890 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800686a:	69ba      	ldr	r2, [r7, #24]
 800686c:	8812      	ldrh	r2, [r2, #0]
 800686e:	b292      	uxth	r2, r2
 8006870:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006876:	1c9a      	adds	r2, r3, #2
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006882:	b29b      	uxth	r3, r3
 8006884:	3b01      	subs	r3, #1
 8006886:	b29a      	uxth	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800688e:	e023      	b.n	80068d8 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006890:	f7fc fa56 	bl	8002d40 <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	683a      	ldr	r2, [r7, #0]
 800689c:	429a      	cmp	r2, r3
 800689e:	d803      	bhi.n	80068a8 <HAL_SPI_Receive+0x2f4>
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a6:	d102      	bne.n	80068ae <HAL_SPI_Receive+0x2fa>
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d114      	bne.n	80068d8 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80068ae:	68f8      	ldr	r0, [r7, #12]
 80068b0:	f000 fc2c 	bl	800710c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e0db      	b.n	8006a90 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80068de:	b29b      	uxth	r3, r3
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f47f af69 	bne.w	80067b8 <HAL_SPI_Receive+0x204>
 80068e6:	e0c0      	b.n	8006a6a <HAL_SPI_Receive+0x4b6>
 80068e8:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	695b      	ldr	r3, [r3, #20]
 80068fa:	f003 0301 	and.w	r3, r3, #1
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d117      	bne.n	8006932 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800690e:	7812      	ldrb	r2, [r2, #0]
 8006910:	b2d2      	uxtb	r2, r2
 8006912:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006918:	1c5a      	adds	r2, r3, #1
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006924:	b29b      	uxth	r3, r3
 8006926:	3b01      	subs	r3, #1
 8006928:	b29a      	uxth	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006930:	e094      	b.n	8006a5c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006938:	b29b      	uxth	r3, r3
 800693a:	8bfa      	ldrh	r2, [r7, #30]
 800693c:	429a      	cmp	r2, r3
 800693e:	d946      	bls.n	80069ce <HAL_SPI_Receive+0x41a>
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006946:	2b00      	cmp	r3, #0
 8006948:	d041      	beq.n	80069ce <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006956:	7812      	ldrb	r2, [r2, #0]
 8006958:	b2d2      	uxtb	r2, r2
 800695a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006960:	1c5a      	adds	r2, r3, #1
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006972:	7812      	ldrb	r2, [r2, #0]
 8006974:	b2d2      	uxtb	r2, r2
 8006976:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800697c:	1c5a      	adds	r2, r3, #1
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800698e:	7812      	ldrb	r2, [r2, #0]
 8006990:	b2d2      	uxtb	r2, r2
 8006992:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006998:	1c5a      	adds	r2, r3, #1
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069aa:	7812      	ldrb	r2, [r2, #0]
 80069ac:	b2d2      	uxtb	r2, r2
 80069ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069b4:	1c5a      	adds	r2, r3, #1
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	3b04      	subs	r3, #4
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80069cc:	e046      	b.n	8006a5c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	d81c      	bhi.n	8006a14 <HAL_SPI_Receive+0x460>
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d017      	beq.n	8006a14 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069f0:	7812      	ldrb	r2, [r2, #0]
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006a12:	e023      	b.n	8006a5c <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a14:	f7fc f994 	bl	8002d40 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	683a      	ldr	r2, [r7, #0]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d803      	bhi.n	8006a2c <HAL_SPI_Receive+0x478>
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2a:	d102      	bne.n	8006a32 <HAL_SPI_Receive+0x47e>
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d114      	bne.n	8006a5c <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006a32:	68f8      	ldr	r0, [r7, #12]
 8006a34:	f000 fb6a 	bl	800710c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a3e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2200      	movs	r2, #0
 8006a54:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006a58:	2303      	movs	r3, #3
 8006a5a:	e019      	b.n	8006a90 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	f47f af41 	bne.w	80068ec <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f000 fb4e 	bl	800710c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d001      	beq.n	8006a8e <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e000      	b.n	8006a90 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
  }
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3720      	adds	r7, #32
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}

08006a98 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b08e      	sub	sp, #56	@ 0x38
 8006a9c:	af02      	add	r7, sp, #8
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
 8006aa4:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	3320      	adds	r3, #32
 8006aac:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	3330      	adds	r3, #48	@ 0x30
 8006ab4:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aba:	095b      	lsrs	r3, r3, #5
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	3301      	adds	r3, #1
 8006ac0:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ac2:	f7fc f93d 	bl	8002d40 <HAL_GetTick>
 8006ac6:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8006ac8:	887b      	ldrh	r3, [r7, #2]
 8006aca:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8006acc:	887b      	ldrh	r3, [r7, #2]
 8006ace:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d001      	beq.n	8006ae0 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8006adc:	2302      	movs	r3, #2
 8006ade:	e310      	b.n	8007102 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d005      	beq.n	8006af2 <HAL_SPI_TransmitReceive+0x5a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d002      	beq.n	8006af2 <HAL_SPI_TransmitReceive+0x5a>
 8006aec:	887b      	ldrh	r3, [r7, #2]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d101      	bne.n	8006af6 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e305      	b.n	8007102 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d101      	bne.n	8006b04 <HAL_SPI_TransmitReceive+0x6c>
 8006b00:	2302      	movs	r3, #2
 8006b02:	e2fe      	b.n	8007102 <HAL_SPI_TransmitReceive+0x66a>
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2205      	movs	r2, #5
 8006b10:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	887a      	ldrh	r2, [r7, #2]
 8006b26:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	887a      	ldrh	r2, [r7, #2]
 8006b2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	887a      	ldrh	r2, [r7, #2]
 8006b3c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	887a      	ldrh	r2, [r7, #2]
 8006b44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	68da      	ldr	r2, [r3, #12]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8006b62:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a70      	ldr	r2, [pc, #448]	@ (8006d2c <HAL_SPI_TransmitReceive+0x294>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d009      	beq.n	8006b82 <HAL_SPI_TransmitReceive+0xea>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a6f      	ldr	r2, [pc, #444]	@ (8006d30 <HAL_SPI_TransmitReceive+0x298>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d004      	beq.n	8006b82 <HAL_SPI_TransmitReceive+0xea>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a6d      	ldr	r2, [pc, #436]	@ (8006d34 <HAL_SPI_TransmitReceive+0x29c>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d102      	bne.n	8006b88 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8006b82:	2310      	movs	r3, #16
 8006b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b86:	e001      	b.n	8006b8c <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8006b88:	2308      	movs	r3, #8
 8006b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685a      	ldr	r2, [r3, #4]
 8006b92:	4b69      	ldr	r3, [pc, #420]	@ (8006d38 <HAL_SPI_TransmitReceive+0x2a0>)
 8006b94:	4013      	ands	r3, r2
 8006b96:	8879      	ldrh	r1, [r7, #2]
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	6812      	ldr	r2, [r2, #0]
 8006b9c:	430b      	orrs	r3, r1
 8006b9e:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f042 0201 	orr.w	r2, r2, #1
 8006bae:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bb8:	d107      	bne.n	8006bca <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bc8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	68db      	ldr	r3, [r3, #12]
 8006bce:	2b0f      	cmp	r3, #15
 8006bd0:	f240 80a2 	bls.w	8006d18 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8006bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd6:	089b      	lsrs	r3, r3, #2
 8006bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006bda:	e094      	b.n	8006d06 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	f003 0302 	and.w	r3, r3, #2
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d120      	bne.n	8006c2c <HAL_SPI_TransmitReceive+0x194>
 8006bea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d01d      	beq.n	8006c2c <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8006bf0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006bf2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d217      	bcs.n	8006c2c <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6812      	ldr	r2, [r2, #0]
 8006c06:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c0c:	1d1a      	adds	r2, r3, #4
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006c2a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	695b      	ldr	r3, [r3, #20]
 8006c32:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006c34:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d065      	beq.n	8006d06 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d118      	bne.n	8006c7a <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c50:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006c52:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c58:	1d1a      	adds	r2, r3, #4
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	3b01      	subs	r3, #1
 8006c68:	b29a      	uxth	r2, r3
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006c76:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006c78:	e045      	b.n	8006d06 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006c7a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006c7c:	8bfb      	ldrh	r3, [r7, #30]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d21d      	bcs.n	8006cbe <HAL_SPI_TransmitReceive+0x226>
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d018      	beq.n	8006cbe <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c94:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006c96:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c9c:	1d1a      	adds	r2, r3, #4
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	3b01      	subs	r3, #1
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006cba:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006cbc:	e023      	b.n	8006d06 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cbe:	f7fc f83f 	bl	8002d40 <HAL_GetTick>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	1ad3      	subs	r3, r2, r3
 8006cc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d803      	bhi.n	8006cd6 <HAL_SPI_TransmitReceive+0x23e>
 8006cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cd4:	d102      	bne.n	8006cdc <HAL_SPI_TransmitReceive+0x244>
 8006cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d114      	bne.n	8006d06 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f000 fa15 	bl	800710c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ce8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e1fd      	b.n	8007102 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006d06:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f47f af67 	bne.w	8006bdc <HAL_SPI_TransmitReceive+0x144>
 8006d0e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f47f af63 	bne.w	8006bdc <HAL_SPI_TransmitReceive+0x144>
 8006d16:	e1ce      	b.n	80070b6 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	2b07      	cmp	r3, #7
 8006d1e:	f240 81c2 	bls.w	80070a6 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8006d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d24:	085b      	lsrs	r3, r3, #1
 8006d26:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006d28:	e0c9      	b.n	8006ebe <HAL_SPI_TransmitReceive+0x426>
 8006d2a:	bf00      	nop
 8006d2c:	40013000 	.word	0x40013000
 8006d30:	40003800 	.word	0x40003800
 8006d34:	40003c00 	.word	0x40003c00
 8006d38:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	f003 0302 	and.w	r3, r3, #2
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d11f      	bne.n	8006d8a <HAL_SPI_TransmitReceive+0x2f2>
 8006d4a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d01c      	beq.n	8006d8a <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8006d50:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006d52:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d56:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d216      	bcs.n	8006d8a <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d60:	881a      	ldrh	r2, [r3, #0]
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d6a:	1c9a      	adds	r2, r3, #2
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006d88:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	695b      	ldr	r3, [r3, #20]
 8006d90:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006d92:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	f000 8092 	beq.w	8006ebe <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	695b      	ldr	r3, [r3, #20]
 8006da0:	f003 0301 	and.w	r3, r3, #1
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d118      	bne.n	8006dda <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dac:	6a3a      	ldr	r2, [r7, #32]
 8006dae:	8812      	ldrh	r2, [r2, #0]
 8006db0:	b292      	uxth	r2, r2
 8006db2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006db8:	1c9a      	adds	r2, r3, #2
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006dd6:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006dd8:	e071      	b.n	8006ebe <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006dda:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006ddc:	8bfb      	ldrh	r3, [r7, #30]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d228      	bcs.n	8006e34 <HAL_SPI_TransmitReceive+0x39c>
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d023      	beq.n	8006e34 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006df0:	6a3a      	ldr	r2, [r7, #32]
 8006df2:	8812      	ldrh	r2, [r2, #0]
 8006df4:	b292      	uxth	r2, r2
 8006df6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dfc:	1c9a      	adds	r2, r3, #2
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e06:	6a3a      	ldr	r2, [r7, #32]
 8006e08:	8812      	ldrh	r2, [r2, #0]
 8006e0a:	b292      	uxth	r2, r2
 8006e0c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e12:	1c9a      	adds	r2, r3, #2
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	3b02      	subs	r3, #2
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e30:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006e32:	e044      	b.n	8006ebe <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8006e34:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d11d      	bne.n	8006e76 <HAL_SPI_TransmitReceive+0x3de>
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d018      	beq.n	8006e76 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e48:	6a3a      	ldr	r2, [r7, #32]
 8006e4a:	8812      	ldrh	r2, [r2, #0]
 8006e4c:	b292      	uxth	r2, r2
 8006e4e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e54:	1c9a      	adds	r2, r3, #2
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	3b01      	subs	r3, #1
 8006e64:	b29a      	uxth	r2, r3
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e72:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006e74:	e023      	b.n	8006ebe <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e76:	f7fb ff63 	bl	8002d40 <HAL_GetTick>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	1ad3      	subs	r3, r2, r3
 8006e80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d803      	bhi.n	8006e8e <HAL_SPI_TransmitReceive+0x3f6>
 8006e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8c:	d102      	bne.n	8006e94 <HAL_SPI_TransmitReceive+0x3fc>
 8006e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d114      	bne.n	8006ebe <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f000 f939 	bl	800710c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ea0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2201      	movs	r2, #1
 8006eae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	e121      	b.n	8007102 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006ebe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f47f af3b 	bne.w	8006d3c <HAL_SPI_TransmitReceive+0x2a4>
 8006ec6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f47f af37 	bne.w	8006d3c <HAL_SPI_TransmitReceive+0x2a4>
 8006ece:	e0f2      	b.n	80070b6 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	695b      	ldr	r3, [r3, #20]
 8006ed6:	f003 0302 	and.w	r3, r3, #2
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d121      	bne.n	8006f22 <HAL_SPI_TransmitReceive+0x48a>
 8006ede:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d01e      	beq.n	8006f22 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8006ee4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006ee6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eea:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d218      	bcs.n	8006f22 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	3320      	adds	r3, #32
 8006efa:	7812      	ldrb	r2, [r2, #0]
 8006efc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f02:	1c5a      	adds	r2, r3, #1
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	3b01      	subs	r3, #1
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006f20:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	695b      	ldr	r3, [r3, #20]
 8006f28:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006f2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 80ba 	beq.w	80070a6 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	695b      	ldr	r3, [r3, #20]
 8006f38:	f003 0301 	and.w	r3, r3, #1
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d11b      	bne.n	8006f78 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f4c:	7812      	ldrb	r2, [r2, #0]
 8006f4e:	b2d2      	uxtb	r2, r2
 8006f50:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f56:	1c5a      	adds	r2, r3, #1
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	3b01      	subs	r3, #1
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006f74:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006f76:	e096      	b.n	80070a6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006f78:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006f7a:	8bfb      	ldrh	r3, [r7, #30]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d24a      	bcs.n	8007016 <HAL_SPI_TransmitReceive+0x57e>
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d045      	beq.n	8007016 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f96:	7812      	ldrb	r2, [r2, #0]
 8006f98:	b2d2      	uxtb	r2, r2
 8006f9a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fa0:	1c5a      	adds	r2, r3, #1
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fb2:	7812      	ldrb	r2, [r2, #0]
 8006fb4:	b2d2      	uxtb	r2, r2
 8006fb6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fbc:	1c5a      	adds	r2, r3, #1
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fce:	7812      	ldrb	r2, [r2, #0]
 8006fd0:	b2d2      	uxtb	r2, r2
 8006fd2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fd8:	1c5a      	adds	r2, r3, #1
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fea:	7812      	ldrb	r2, [r2, #0]
 8006fec:	b2d2      	uxtb	r2, r2
 8006fee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ff4:	1c5a      	adds	r2, r3, #1
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007000:	b29b      	uxth	r3, r3
 8007002:	3b04      	subs	r3, #4
 8007004:	b29a      	uxth	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007012:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007014:	e047      	b.n	80070a6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8007016:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007018:	2b03      	cmp	r3, #3
 800701a:	d820      	bhi.n	800705e <HAL_SPI_TransmitReceive+0x5c6>
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8007022:	2b00      	cmp	r3, #0
 8007024:	d01b      	beq.n	800705e <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007032:	7812      	ldrb	r2, [r2, #0]
 8007034:	b2d2      	uxtb	r2, r2
 8007036:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800703c:	1c5a      	adds	r2, r3, #1
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007048:	b29b      	uxth	r3, r3
 800704a:	3b01      	subs	r3, #1
 800704c:	b29a      	uxth	r2, r3
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800705a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800705c:	e023      	b.n	80070a6 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800705e:	f7fb fe6f 	bl	8002d40 <HAL_GetTick>
 8007062:	4602      	mov	r2, r0
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	1ad3      	subs	r3, r2, r3
 8007068:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800706a:	429a      	cmp	r2, r3
 800706c:	d803      	bhi.n	8007076 <HAL_SPI_TransmitReceive+0x5de>
 800706e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007074:	d102      	bne.n	800707c <HAL_SPI_TransmitReceive+0x5e4>
 8007076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007078:	2b00      	cmp	r3, #0
 800707a:	d114      	bne.n	80070a6 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f000 f845 	bl	800710c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007088:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2201      	movs	r2, #1
 8007096:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e02d      	b.n	8007102 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80070a6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f47f af11 	bne.w	8006ed0 <HAL_SPI_TransmitReceive+0x438>
 80070ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f47f af0d 	bne.w	8006ed0 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070bc:	2200      	movs	r2, #0
 80070be:	2108      	movs	r1, #8
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f000 f8c3 	bl	800724c <SPI_WaitOnFlagUntilTimeout>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d007      	beq.n	80070dc <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070d2:	f043 0220 	orr.w	r2, r3, #32
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80070dc:	68f8      	ldr	r0, [r7, #12]
 80070de:	f000 f815 	bl	800710c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e000      	b.n	8007102 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8007100:	2300      	movs	r3, #0
  }
}
 8007102:	4618      	mov	r0, r3
 8007104:	3730      	adds	r7, #48	@ 0x30
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop

0800710c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800710c:	b480      	push	{r7}
 800710e:	b085      	sub	sp, #20
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	695b      	ldr	r3, [r3, #20]
 800711a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	699a      	ldr	r2, [r3, #24]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f042 0208 	orr.w	r2, r2, #8
 800712a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	699a      	ldr	r2, [r3, #24]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f042 0210 	orr.w	r2, r2, #16
 800713a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f022 0201 	bic.w	r2, r2, #1
 800714a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	6919      	ldr	r1, [r3, #16]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	4b3c      	ldr	r3, [pc, #240]	@ (8007248 <SPI_CloseTransfer+0x13c>)
 8007158:	400b      	ands	r3, r1
 800715a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689a      	ldr	r2, [r3, #8]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800716a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007172:	b2db      	uxtb	r3, r3
 8007174:	2b04      	cmp	r3, #4
 8007176:	d014      	beq.n	80071a2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f003 0320 	and.w	r3, r3, #32
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00f      	beq.n	80071a2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007188:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	699a      	ldr	r2, [r3, #24]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f042 0220 	orr.w	r2, r2, #32
 80071a0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	2b03      	cmp	r3, #3
 80071ac:	d014      	beq.n	80071d8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00f      	beq.n	80071d8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071be:	f043 0204 	orr.w	r2, r3, #4
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	699a      	ldr	r2, [r3, #24]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071d6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00f      	beq.n	8007202 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071e8:	f043 0201 	orr.w	r2, r3, #1
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	699a      	ldr	r2, [r3, #24]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007200:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00f      	beq.n	800722c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007212:	f043 0208 	orr.w	r2, r3, #8
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	699a      	ldr	r2, [r3, #24]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800722a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800723c:	bf00      	nop
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr
 8007248:	fffffc90 	.word	0xfffffc90

0800724c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	603b      	str	r3, [r7, #0]
 8007258:	4613      	mov	r3, r2
 800725a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800725c:	e010      	b.n	8007280 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800725e:	f7fb fd6f 	bl	8002d40 <HAL_GetTick>
 8007262:	4602      	mov	r2, r0
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	683a      	ldr	r2, [r7, #0]
 800726a:	429a      	cmp	r2, r3
 800726c:	d803      	bhi.n	8007276 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007274:	d102      	bne.n	800727c <SPI_WaitOnFlagUntilTimeout+0x30>
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d101      	bne.n	8007280 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	e00f      	b.n	80072a0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	695a      	ldr	r2, [r3, #20]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	4013      	ands	r3, r2
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	429a      	cmp	r2, r3
 800728e:	bf0c      	ite	eq
 8007290:	2301      	moveq	r3, #1
 8007292:	2300      	movne	r3, #0
 8007294:	b2db      	uxtb	r3, r3
 8007296:	461a      	mov	r2, r3
 8007298:	79fb      	ldrb	r3, [r7, #7]
 800729a:	429a      	cmp	r2, r3
 800729c:	d0df      	beq.n	800725e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b4:	095b      	lsrs	r3, r3, #5
 80072b6:	3301      	adds	r3, #1
 80072b8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	3301      	adds	r3, #1
 80072c0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	3307      	adds	r3, #7
 80072c6:	08db      	lsrs	r3, r3, #3
 80072c8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	fb02 f303 	mul.w	r3, r2, r3
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3714      	adds	r7, #20
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr

080072de <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072de:	b580      	push	{r7, lr}
 80072e0:	b082      	sub	sp, #8
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d101      	bne.n	80072f0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	e042      	b.n	8007376 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d106      	bne.n	8007308 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f83b 	bl	800737e <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2224      	movs	r2, #36	@ 0x24
 800730c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f022 0201 	bic.w	r2, r2, #1
 800731e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007324:	2b00      	cmp	r3, #0
 8007326:	d002      	beq.n	800732e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 fe9f 	bl	800806c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 f830 	bl	8007394 <UART_SetConfig>
 8007334:	4603      	mov	r3, r0
 8007336:	2b01      	cmp	r3, #1
 8007338:	d101      	bne.n	800733e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e01b      	b.n	8007376 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	685a      	ldr	r2, [r3, #4]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800734c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689a      	ldr	r2, [r3, #8]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800735c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f042 0201 	orr.w	r2, r2, #1
 800736c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 ff1e 	bl	80081b0 <UART_CheckIdleState>
 8007374:	4603      	mov	r3, r0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3708      	adds	r7, #8
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800737e:	b480      	push	{r7}
 8007380:	b083      	sub	sp, #12
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007386:	bf00      	nop
 8007388:	370c      	adds	r7, #12
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
	...

08007394 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007398:	b092      	sub	sp, #72	@ 0x48
 800739a:	af00      	add	r7, sp, #0
 800739c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800739e:	2300      	movs	r3, #0
 80073a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	689a      	ldr	r2, [r3, #8]
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	431a      	orrs	r2, r3
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	431a      	orrs	r2, r3
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	69db      	ldr	r3, [r3, #28]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	4bbe      	ldr	r3, [pc, #760]	@ (80076bc <UART_SetConfig+0x328>)
 80073c4:	4013      	ands	r3, r2
 80073c6:	697a      	ldr	r2, [r7, #20]
 80073c8:	6812      	ldr	r2, [r2, #0]
 80073ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80073cc:	430b      	orrs	r3, r1
 80073ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	68da      	ldr	r2, [r3, #12]
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4ab3      	ldr	r2, [pc, #716]	@ (80076c0 <UART_SetConfig+0x32c>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d004      	beq.n	8007400 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	6a1b      	ldr	r3, [r3, #32]
 80073fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073fc:	4313      	orrs	r3, r2
 80073fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	689a      	ldr	r2, [r3, #8]
 8007406:	4baf      	ldr	r3, [pc, #700]	@ (80076c4 <UART_SetConfig+0x330>)
 8007408:	4013      	ands	r3, r2
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	6812      	ldr	r2, [r2, #0]
 800740e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007410:	430b      	orrs	r3, r1
 8007412:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800741a:	f023 010f 	bic.w	r1, r3, #15
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4aa6      	ldr	r2, [pc, #664]	@ (80076c8 <UART_SetConfig+0x334>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d177      	bne.n	8007524 <UART_SetConfig+0x190>
 8007434:	4ba5      	ldr	r3, [pc, #660]	@ (80076cc <UART_SetConfig+0x338>)
 8007436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007438:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800743c:	2b28      	cmp	r3, #40	@ 0x28
 800743e:	d86d      	bhi.n	800751c <UART_SetConfig+0x188>
 8007440:	a201      	add	r2, pc, #4	@ (adr r2, 8007448 <UART_SetConfig+0xb4>)
 8007442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007446:	bf00      	nop
 8007448:	080074ed 	.word	0x080074ed
 800744c:	0800751d 	.word	0x0800751d
 8007450:	0800751d 	.word	0x0800751d
 8007454:	0800751d 	.word	0x0800751d
 8007458:	0800751d 	.word	0x0800751d
 800745c:	0800751d 	.word	0x0800751d
 8007460:	0800751d 	.word	0x0800751d
 8007464:	0800751d 	.word	0x0800751d
 8007468:	080074f5 	.word	0x080074f5
 800746c:	0800751d 	.word	0x0800751d
 8007470:	0800751d 	.word	0x0800751d
 8007474:	0800751d 	.word	0x0800751d
 8007478:	0800751d 	.word	0x0800751d
 800747c:	0800751d 	.word	0x0800751d
 8007480:	0800751d 	.word	0x0800751d
 8007484:	0800751d 	.word	0x0800751d
 8007488:	080074fd 	.word	0x080074fd
 800748c:	0800751d 	.word	0x0800751d
 8007490:	0800751d 	.word	0x0800751d
 8007494:	0800751d 	.word	0x0800751d
 8007498:	0800751d 	.word	0x0800751d
 800749c:	0800751d 	.word	0x0800751d
 80074a0:	0800751d 	.word	0x0800751d
 80074a4:	0800751d 	.word	0x0800751d
 80074a8:	08007505 	.word	0x08007505
 80074ac:	0800751d 	.word	0x0800751d
 80074b0:	0800751d 	.word	0x0800751d
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	0800751d 	.word	0x0800751d
 80074bc:	0800751d 	.word	0x0800751d
 80074c0:	0800751d 	.word	0x0800751d
 80074c4:	0800751d 	.word	0x0800751d
 80074c8:	0800750d 	.word	0x0800750d
 80074cc:	0800751d 	.word	0x0800751d
 80074d0:	0800751d 	.word	0x0800751d
 80074d4:	0800751d 	.word	0x0800751d
 80074d8:	0800751d 	.word	0x0800751d
 80074dc:	0800751d 	.word	0x0800751d
 80074e0:	0800751d 	.word	0x0800751d
 80074e4:	0800751d 	.word	0x0800751d
 80074e8:	08007515 	.word	0x08007515
 80074ec:	2301      	movs	r3, #1
 80074ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074f2:	e326      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80074f4:	2304      	movs	r3, #4
 80074f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074fa:	e322      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80074fc:	2308      	movs	r3, #8
 80074fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007502:	e31e      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007504:	2310      	movs	r3, #16
 8007506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800750a:	e31a      	b.n	8007b42 <UART_SetConfig+0x7ae>
 800750c:	2320      	movs	r3, #32
 800750e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007512:	e316      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007514:	2340      	movs	r3, #64	@ 0x40
 8007516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800751a:	e312      	b.n	8007b42 <UART_SetConfig+0x7ae>
 800751c:	2380      	movs	r3, #128	@ 0x80
 800751e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007522:	e30e      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a69      	ldr	r2, [pc, #420]	@ (80076d0 <UART_SetConfig+0x33c>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d130      	bne.n	8007590 <UART_SetConfig+0x1fc>
 800752e:	4b67      	ldr	r3, [pc, #412]	@ (80076cc <UART_SetConfig+0x338>)
 8007530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007532:	f003 0307 	and.w	r3, r3, #7
 8007536:	2b05      	cmp	r3, #5
 8007538:	d826      	bhi.n	8007588 <UART_SetConfig+0x1f4>
 800753a:	a201      	add	r2, pc, #4	@ (adr r2, 8007540 <UART_SetConfig+0x1ac>)
 800753c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007540:	08007559 	.word	0x08007559
 8007544:	08007561 	.word	0x08007561
 8007548:	08007569 	.word	0x08007569
 800754c:	08007571 	.word	0x08007571
 8007550:	08007579 	.word	0x08007579
 8007554:	08007581 	.word	0x08007581
 8007558:	2300      	movs	r3, #0
 800755a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800755e:	e2f0      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007560:	2304      	movs	r3, #4
 8007562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007566:	e2ec      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007568:	2308      	movs	r3, #8
 800756a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800756e:	e2e8      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007570:	2310      	movs	r3, #16
 8007572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007576:	e2e4      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007578:	2320      	movs	r3, #32
 800757a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800757e:	e2e0      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007580:	2340      	movs	r3, #64	@ 0x40
 8007582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007586:	e2dc      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007588:	2380      	movs	r3, #128	@ 0x80
 800758a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800758e:	e2d8      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a4f      	ldr	r2, [pc, #316]	@ (80076d4 <UART_SetConfig+0x340>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d130      	bne.n	80075fc <UART_SetConfig+0x268>
 800759a:	4b4c      	ldr	r3, [pc, #304]	@ (80076cc <UART_SetConfig+0x338>)
 800759c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800759e:	f003 0307 	and.w	r3, r3, #7
 80075a2:	2b05      	cmp	r3, #5
 80075a4:	d826      	bhi.n	80075f4 <UART_SetConfig+0x260>
 80075a6:	a201      	add	r2, pc, #4	@ (adr r2, 80075ac <UART_SetConfig+0x218>)
 80075a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ac:	080075c5 	.word	0x080075c5
 80075b0:	080075cd 	.word	0x080075cd
 80075b4:	080075d5 	.word	0x080075d5
 80075b8:	080075dd 	.word	0x080075dd
 80075bc:	080075e5 	.word	0x080075e5
 80075c0:	080075ed 	.word	0x080075ed
 80075c4:	2300      	movs	r3, #0
 80075c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ca:	e2ba      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80075cc:	2304      	movs	r3, #4
 80075ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075d2:	e2b6      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80075d4:	2308      	movs	r3, #8
 80075d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075da:	e2b2      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80075dc:	2310      	movs	r3, #16
 80075de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075e2:	e2ae      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80075e4:	2320      	movs	r3, #32
 80075e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ea:	e2aa      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80075ec:	2340      	movs	r3, #64	@ 0x40
 80075ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075f2:	e2a6      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80075f4:	2380      	movs	r3, #128	@ 0x80
 80075f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075fa:	e2a2      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a35      	ldr	r2, [pc, #212]	@ (80076d8 <UART_SetConfig+0x344>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d130      	bne.n	8007668 <UART_SetConfig+0x2d4>
 8007606:	4b31      	ldr	r3, [pc, #196]	@ (80076cc <UART_SetConfig+0x338>)
 8007608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800760a:	f003 0307 	and.w	r3, r3, #7
 800760e:	2b05      	cmp	r3, #5
 8007610:	d826      	bhi.n	8007660 <UART_SetConfig+0x2cc>
 8007612:	a201      	add	r2, pc, #4	@ (adr r2, 8007618 <UART_SetConfig+0x284>)
 8007614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007618:	08007631 	.word	0x08007631
 800761c:	08007639 	.word	0x08007639
 8007620:	08007641 	.word	0x08007641
 8007624:	08007649 	.word	0x08007649
 8007628:	08007651 	.word	0x08007651
 800762c:	08007659 	.word	0x08007659
 8007630:	2300      	movs	r3, #0
 8007632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007636:	e284      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007638:	2304      	movs	r3, #4
 800763a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800763e:	e280      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007640:	2308      	movs	r3, #8
 8007642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007646:	e27c      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007648:	2310      	movs	r3, #16
 800764a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800764e:	e278      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007650:	2320      	movs	r3, #32
 8007652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007656:	e274      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007658:	2340      	movs	r3, #64	@ 0x40
 800765a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800765e:	e270      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007660:	2380      	movs	r3, #128	@ 0x80
 8007662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007666:	e26c      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a1b      	ldr	r2, [pc, #108]	@ (80076dc <UART_SetConfig+0x348>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d142      	bne.n	80076f8 <UART_SetConfig+0x364>
 8007672:	4b16      	ldr	r3, [pc, #88]	@ (80076cc <UART_SetConfig+0x338>)
 8007674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007676:	f003 0307 	and.w	r3, r3, #7
 800767a:	2b05      	cmp	r3, #5
 800767c:	d838      	bhi.n	80076f0 <UART_SetConfig+0x35c>
 800767e:	a201      	add	r2, pc, #4	@ (adr r2, 8007684 <UART_SetConfig+0x2f0>)
 8007680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007684:	0800769d 	.word	0x0800769d
 8007688:	080076a5 	.word	0x080076a5
 800768c:	080076ad 	.word	0x080076ad
 8007690:	080076b5 	.word	0x080076b5
 8007694:	080076e1 	.word	0x080076e1
 8007698:	080076e9 	.word	0x080076e9
 800769c:	2300      	movs	r3, #0
 800769e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076a2:	e24e      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80076a4:	2304      	movs	r3, #4
 80076a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076aa:	e24a      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80076ac:	2308      	movs	r3, #8
 80076ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076b2:	e246      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80076b4:	2310      	movs	r3, #16
 80076b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ba:	e242      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80076bc:	cfff69f3 	.word	0xcfff69f3
 80076c0:	58000c00 	.word	0x58000c00
 80076c4:	11fff4ff 	.word	0x11fff4ff
 80076c8:	40011000 	.word	0x40011000
 80076cc:	58024400 	.word	0x58024400
 80076d0:	40004400 	.word	0x40004400
 80076d4:	40004800 	.word	0x40004800
 80076d8:	40004c00 	.word	0x40004c00
 80076dc:	40005000 	.word	0x40005000
 80076e0:	2320      	movs	r3, #32
 80076e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076e6:	e22c      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80076e8:	2340      	movs	r3, #64	@ 0x40
 80076ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ee:	e228      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80076f0:	2380      	movs	r3, #128	@ 0x80
 80076f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076f6:	e224      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4ab1      	ldr	r2, [pc, #708]	@ (80079c4 <UART_SetConfig+0x630>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d176      	bne.n	80077f0 <UART_SetConfig+0x45c>
 8007702:	4bb1      	ldr	r3, [pc, #708]	@ (80079c8 <UART_SetConfig+0x634>)
 8007704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007706:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800770a:	2b28      	cmp	r3, #40	@ 0x28
 800770c:	d86c      	bhi.n	80077e8 <UART_SetConfig+0x454>
 800770e:	a201      	add	r2, pc, #4	@ (adr r2, 8007714 <UART_SetConfig+0x380>)
 8007710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007714:	080077b9 	.word	0x080077b9
 8007718:	080077e9 	.word	0x080077e9
 800771c:	080077e9 	.word	0x080077e9
 8007720:	080077e9 	.word	0x080077e9
 8007724:	080077e9 	.word	0x080077e9
 8007728:	080077e9 	.word	0x080077e9
 800772c:	080077e9 	.word	0x080077e9
 8007730:	080077e9 	.word	0x080077e9
 8007734:	080077c1 	.word	0x080077c1
 8007738:	080077e9 	.word	0x080077e9
 800773c:	080077e9 	.word	0x080077e9
 8007740:	080077e9 	.word	0x080077e9
 8007744:	080077e9 	.word	0x080077e9
 8007748:	080077e9 	.word	0x080077e9
 800774c:	080077e9 	.word	0x080077e9
 8007750:	080077e9 	.word	0x080077e9
 8007754:	080077c9 	.word	0x080077c9
 8007758:	080077e9 	.word	0x080077e9
 800775c:	080077e9 	.word	0x080077e9
 8007760:	080077e9 	.word	0x080077e9
 8007764:	080077e9 	.word	0x080077e9
 8007768:	080077e9 	.word	0x080077e9
 800776c:	080077e9 	.word	0x080077e9
 8007770:	080077e9 	.word	0x080077e9
 8007774:	080077d1 	.word	0x080077d1
 8007778:	080077e9 	.word	0x080077e9
 800777c:	080077e9 	.word	0x080077e9
 8007780:	080077e9 	.word	0x080077e9
 8007784:	080077e9 	.word	0x080077e9
 8007788:	080077e9 	.word	0x080077e9
 800778c:	080077e9 	.word	0x080077e9
 8007790:	080077e9 	.word	0x080077e9
 8007794:	080077d9 	.word	0x080077d9
 8007798:	080077e9 	.word	0x080077e9
 800779c:	080077e9 	.word	0x080077e9
 80077a0:	080077e9 	.word	0x080077e9
 80077a4:	080077e9 	.word	0x080077e9
 80077a8:	080077e9 	.word	0x080077e9
 80077ac:	080077e9 	.word	0x080077e9
 80077b0:	080077e9 	.word	0x080077e9
 80077b4:	080077e1 	.word	0x080077e1
 80077b8:	2301      	movs	r3, #1
 80077ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077be:	e1c0      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80077c0:	2304      	movs	r3, #4
 80077c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077c6:	e1bc      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80077c8:	2308      	movs	r3, #8
 80077ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ce:	e1b8      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80077d0:	2310      	movs	r3, #16
 80077d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077d6:	e1b4      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80077d8:	2320      	movs	r3, #32
 80077da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077de:	e1b0      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80077e0:	2340      	movs	r3, #64	@ 0x40
 80077e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077e6:	e1ac      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80077e8:	2380      	movs	r3, #128	@ 0x80
 80077ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ee:	e1a8      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a75      	ldr	r2, [pc, #468]	@ (80079cc <UART_SetConfig+0x638>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d130      	bne.n	800785c <UART_SetConfig+0x4c8>
 80077fa:	4b73      	ldr	r3, [pc, #460]	@ (80079c8 <UART_SetConfig+0x634>)
 80077fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077fe:	f003 0307 	and.w	r3, r3, #7
 8007802:	2b05      	cmp	r3, #5
 8007804:	d826      	bhi.n	8007854 <UART_SetConfig+0x4c0>
 8007806:	a201      	add	r2, pc, #4	@ (adr r2, 800780c <UART_SetConfig+0x478>)
 8007808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780c:	08007825 	.word	0x08007825
 8007810:	0800782d 	.word	0x0800782d
 8007814:	08007835 	.word	0x08007835
 8007818:	0800783d 	.word	0x0800783d
 800781c:	08007845 	.word	0x08007845
 8007820:	0800784d 	.word	0x0800784d
 8007824:	2300      	movs	r3, #0
 8007826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800782a:	e18a      	b.n	8007b42 <UART_SetConfig+0x7ae>
 800782c:	2304      	movs	r3, #4
 800782e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007832:	e186      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007834:	2308      	movs	r3, #8
 8007836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800783a:	e182      	b.n	8007b42 <UART_SetConfig+0x7ae>
 800783c:	2310      	movs	r3, #16
 800783e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007842:	e17e      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007844:	2320      	movs	r3, #32
 8007846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800784a:	e17a      	b.n	8007b42 <UART_SetConfig+0x7ae>
 800784c:	2340      	movs	r3, #64	@ 0x40
 800784e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007852:	e176      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007854:	2380      	movs	r3, #128	@ 0x80
 8007856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800785a:	e172      	b.n	8007b42 <UART_SetConfig+0x7ae>
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a5b      	ldr	r2, [pc, #364]	@ (80079d0 <UART_SetConfig+0x63c>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d130      	bne.n	80078c8 <UART_SetConfig+0x534>
 8007866:	4b58      	ldr	r3, [pc, #352]	@ (80079c8 <UART_SetConfig+0x634>)
 8007868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800786a:	f003 0307 	and.w	r3, r3, #7
 800786e:	2b05      	cmp	r3, #5
 8007870:	d826      	bhi.n	80078c0 <UART_SetConfig+0x52c>
 8007872:	a201      	add	r2, pc, #4	@ (adr r2, 8007878 <UART_SetConfig+0x4e4>)
 8007874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007878:	08007891 	.word	0x08007891
 800787c:	08007899 	.word	0x08007899
 8007880:	080078a1 	.word	0x080078a1
 8007884:	080078a9 	.word	0x080078a9
 8007888:	080078b1 	.word	0x080078b1
 800788c:	080078b9 	.word	0x080078b9
 8007890:	2300      	movs	r3, #0
 8007892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007896:	e154      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007898:	2304      	movs	r3, #4
 800789a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800789e:	e150      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80078a0:	2308      	movs	r3, #8
 80078a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078a6:	e14c      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80078a8:	2310      	movs	r3, #16
 80078aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ae:	e148      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80078b0:	2320      	movs	r3, #32
 80078b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078b6:	e144      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80078b8:	2340      	movs	r3, #64	@ 0x40
 80078ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078be:	e140      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80078c0:	2380      	movs	r3, #128	@ 0x80
 80078c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078c6:	e13c      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a41      	ldr	r2, [pc, #260]	@ (80079d4 <UART_SetConfig+0x640>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	f040 8082 	bne.w	80079d8 <UART_SetConfig+0x644>
 80078d4:	4b3c      	ldr	r3, [pc, #240]	@ (80079c8 <UART_SetConfig+0x634>)
 80078d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078dc:	2b28      	cmp	r3, #40	@ 0x28
 80078de:	d86d      	bhi.n	80079bc <UART_SetConfig+0x628>
 80078e0:	a201      	add	r2, pc, #4	@ (adr r2, 80078e8 <UART_SetConfig+0x554>)
 80078e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e6:	bf00      	nop
 80078e8:	0800798d 	.word	0x0800798d
 80078ec:	080079bd 	.word	0x080079bd
 80078f0:	080079bd 	.word	0x080079bd
 80078f4:	080079bd 	.word	0x080079bd
 80078f8:	080079bd 	.word	0x080079bd
 80078fc:	080079bd 	.word	0x080079bd
 8007900:	080079bd 	.word	0x080079bd
 8007904:	080079bd 	.word	0x080079bd
 8007908:	08007995 	.word	0x08007995
 800790c:	080079bd 	.word	0x080079bd
 8007910:	080079bd 	.word	0x080079bd
 8007914:	080079bd 	.word	0x080079bd
 8007918:	080079bd 	.word	0x080079bd
 800791c:	080079bd 	.word	0x080079bd
 8007920:	080079bd 	.word	0x080079bd
 8007924:	080079bd 	.word	0x080079bd
 8007928:	0800799d 	.word	0x0800799d
 800792c:	080079bd 	.word	0x080079bd
 8007930:	080079bd 	.word	0x080079bd
 8007934:	080079bd 	.word	0x080079bd
 8007938:	080079bd 	.word	0x080079bd
 800793c:	080079bd 	.word	0x080079bd
 8007940:	080079bd 	.word	0x080079bd
 8007944:	080079bd 	.word	0x080079bd
 8007948:	080079a5 	.word	0x080079a5
 800794c:	080079bd 	.word	0x080079bd
 8007950:	080079bd 	.word	0x080079bd
 8007954:	080079bd 	.word	0x080079bd
 8007958:	080079bd 	.word	0x080079bd
 800795c:	080079bd 	.word	0x080079bd
 8007960:	080079bd 	.word	0x080079bd
 8007964:	080079bd 	.word	0x080079bd
 8007968:	080079ad 	.word	0x080079ad
 800796c:	080079bd 	.word	0x080079bd
 8007970:	080079bd 	.word	0x080079bd
 8007974:	080079bd 	.word	0x080079bd
 8007978:	080079bd 	.word	0x080079bd
 800797c:	080079bd 	.word	0x080079bd
 8007980:	080079bd 	.word	0x080079bd
 8007984:	080079bd 	.word	0x080079bd
 8007988:	080079b5 	.word	0x080079b5
 800798c:	2301      	movs	r3, #1
 800798e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007992:	e0d6      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007994:	2304      	movs	r3, #4
 8007996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800799a:	e0d2      	b.n	8007b42 <UART_SetConfig+0x7ae>
 800799c:	2308      	movs	r3, #8
 800799e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079a2:	e0ce      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80079a4:	2310      	movs	r3, #16
 80079a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079aa:	e0ca      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80079ac:	2320      	movs	r3, #32
 80079ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079b2:	e0c6      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80079b4:	2340      	movs	r3, #64	@ 0x40
 80079b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ba:	e0c2      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80079bc:	2380      	movs	r3, #128	@ 0x80
 80079be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079c2:	e0be      	b.n	8007b42 <UART_SetConfig+0x7ae>
 80079c4:	40011400 	.word	0x40011400
 80079c8:	58024400 	.word	0x58024400
 80079cc:	40007800 	.word	0x40007800
 80079d0:	40007c00 	.word	0x40007c00
 80079d4:	40011800 	.word	0x40011800
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4aad      	ldr	r2, [pc, #692]	@ (8007c94 <UART_SetConfig+0x900>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d176      	bne.n	8007ad0 <UART_SetConfig+0x73c>
 80079e2:	4bad      	ldr	r3, [pc, #692]	@ (8007c98 <UART_SetConfig+0x904>)
 80079e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079ea:	2b28      	cmp	r3, #40	@ 0x28
 80079ec:	d86c      	bhi.n	8007ac8 <UART_SetConfig+0x734>
 80079ee:	a201      	add	r2, pc, #4	@ (adr r2, 80079f4 <UART_SetConfig+0x660>)
 80079f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f4:	08007a99 	.word	0x08007a99
 80079f8:	08007ac9 	.word	0x08007ac9
 80079fc:	08007ac9 	.word	0x08007ac9
 8007a00:	08007ac9 	.word	0x08007ac9
 8007a04:	08007ac9 	.word	0x08007ac9
 8007a08:	08007ac9 	.word	0x08007ac9
 8007a0c:	08007ac9 	.word	0x08007ac9
 8007a10:	08007ac9 	.word	0x08007ac9
 8007a14:	08007aa1 	.word	0x08007aa1
 8007a18:	08007ac9 	.word	0x08007ac9
 8007a1c:	08007ac9 	.word	0x08007ac9
 8007a20:	08007ac9 	.word	0x08007ac9
 8007a24:	08007ac9 	.word	0x08007ac9
 8007a28:	08007ac9 	.word	0x08007ac9
 8007a2c:	08007ac9 	.word	0x08007ac9
 8007a30:	08007ac9 	.word	0x08007ac9
 8007a34:	08007aa9 	.word	0x08007aa9
 8007a38:	08007ac9 	.word	0x08007ac9
 8007a3c:	08007ac9 	.word	0x08007ac9
 8007a40:	08007ac9 	.word	0x08007ac9
 8007a44:	08007ac9 	.word	0x08007ac9
 8007a48:	08007ac9 	.word	0x08007ac9
 8007a4c:	08007ac9 	.word	0x08007ac9
 8007a50:	08007ac9 	.word	0x08007ac9
 8007a54:	08007ab1 	.word	0x08007ab1
 8007a58:	08007ac9 	.word	0x08007ac9
 8007a5c:	08007ac9 	.word	0x08007ac9
 8007a60:	08007ac9 	.word	0x08007ac9
 8007a64:	08007ac9 	.word	0x08007ac9
 8007a68:	08007ac9 	.word	0x08007ac9
 8007a6c:	08007ac9 	.word	0x08007ac9
 8007a70:	08007ac9 	.word	0x08007ac9
 8007a74:	08007ab9 	.word	0x08007ab9
 8007a78:	08007ac9 	.word	0x08007ac9
 8007a7c:	08007ac9 	.word	0x08007ac9
 8007a80:	08007ac9 	.word	0x08007ac9
 8007a84:	08007ac9 	.word	0x08007ac9
 8007a88:	08007ac9 	.word	0x08007ac9
 8007a8c:	08007ac9 	.word	0x08007ac9
 8007a90:	08007ac9 	.word	0x08007ac9
 8007a94:	08007ac1 	.word	0x08007ac1
 8007a98:	2301      	movs	r3, #1
 8007a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a9e:	e050      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007aa0:	2304      	movs	r3, #4
 8007aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aa6:	e04c      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007aa8:	2308      	movs	r3, #8
 8007aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aae:	e048      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007ab0:	2310      	movs	r3, #16
 8007ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ab6:	e044      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007ab8:	2320      	movs	r3, #32
 8007aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007abe:	e040      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007ac0:	2340      	movs	r3, #64	@ 0x40
 8007ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ac6:	e03c      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007ac8:	2380      	movs	r3, #128	@ 0x80
 8007aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ace:	e038      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a71      	ldr	r2, [pc, #452]	@ (8007c9c <UART_SetConfig+0x908>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d130      	bne.n	8007b3c <UART_SetConfig+0x7a8>
 8007ada:	4b6f      	ldr	r3, [pc, #444]	@ (8007c98 <UART_SetConfig+0x904>)
 8007adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ade:	f003 0307 	and.w	r3, r3, #7
 8007ae2:	2b05      	cmp	r3, #5
 8007ae4:	d826      	bhi.n	8007b34 <UART_SetConfig+0x7a0>
 8007ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8007aec <UART_SetConfig+0x758>)
 8007ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aec:	08007b05 	.word	0x08007b05
 8007af0:	08007b0d 	.word	0x08007b0d
 8007af4:	08007b15 	.word	0x08007b15
 8007af8:	08007b1d 	.word	0x08007b1d
 8007afc:	08007b25 	.word	0x08007b25
 8007b00:	08007b2d 	.word	0x08007b2d
 8007b04:	2302      	movs	r3, #2
 8007b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b0a:	e01a      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007b0c:	2304      	movs	r3, #4
 8007b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b12:	e016      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007b14:	2308      	movs	r3, #8
 8007b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b1a:	e012      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007b1c:	2310      	movs	r3, #16
 8007b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b22:	e00e      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007b24:	2320      	movs	r3, #32
 8007b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b2a:	e00a      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007b2c:	2340      	movs	r3, #64	@ 0x40
 8007b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b32:	e006      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007b34:	2380      	movs	r3, #128	@ 0x80
 8007b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b3a:	e002      	b.n	8007b42 <UART_SetConfig+0x7ae>
 8007b3c:	2380      	movs	r3, #128	@ 0x80
 8007b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a55      	ldr	r2, [pc, #340]	@ (8007c9c <UART_SetConfig+0x908>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	f040 80f8 	bne.w	8007d3e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b4e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007b52:	2b20      	cmp	r3, #32
 8007b54:	dc46      	bgt.n	8007be4 <UART_SetConfig+0x850>
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	db75      	blt.n	8007c46 <UART_SetConfig+0x8b2>
 8007b5a:	3b02      	subs	r3, #2
 8007b5c:	2b1e      	cmp	r3, #30
 8007b5e:	d872      	bhi.n	8007c46 <UART_SetConfig+0x8b2>
 8007b60:	a201      	add	r2, pc, #4	@ (adr r2, 8007b68 <UART_SetConfig+0x7d4>)
 8007b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b66:	bf00      	nop
 8007b68:	08007beb 	.word	0x08007beb
 8007b6c:	08007c47 	.word	0x08007c47
 8007b70:	08007bf3 	.word	0x08007bf3
 8007b74:	08007c47 	.word	0x08007c47
 8007b78:	08007c47 	.word	0x08007c47
 8007b7c:	08007c47 	.word	0x08007c47
 8007b80:	08007c03 	.word	0x08007c03
 8007b84:	08007c47 	.word	0x08007c47
 8007b88:	08007c47 	.word	0x08007c47
 8007b8c:	08007c47 	.word	0x08007c47
 8007b90:	08007c47 	.word	0x08007c47
 8007b94:	08007c47 	.word	0x08007c47
 8007b98:	08007c47 	.word	0x08007c47
 8007b9c:	08007c47 	.word	0x08007c47
 8007ba0:	08007c13 	.word	0x08007c13
 8007ba4:	08007c47 	.word	0x08007c47
 8007ba8:	08007c47 	.word	0x08007c47
 8007bac:	08007c47 	.word	0x08007c47
 8007bb0:	08007c47 	.word	0x08007c47
 8007bb4:	08007c47 	.word	0x08007c47
 8007bb8:	08007c47 	.word	0x08007c47
 8007bbc:	08007c47 	.word	0x08007c47
 8007bc0:	08007c47 	.word	0x08007c47
 8007bc4:	08007c47 	.word	0x08007c47
 8007bc8:	08007c47 	.word	0x08007c47
 8007bcc:	08007c47 	.word	0x08007c47
 8007bd0:	08007c47 	.word	0x08007c47
 8007bd4:	08007c47 	.word	0x08007c47
 8007bd8:	08007c47 	.word	0x08007c47
 8007bdc:	08007c47 	.word	0x08007c47
 8007be0:	08007c39 	.word	0x08007c39
 8007be4:	2b40      	cmp	r3, #64	@ 0x40
 8007be6:	d02a      	beq.n	8007c3e <UART_SetConfig+0x8aa>
 8007be8:	e02d      	b.n	8007c46 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007bea:	f7fd fdaf 	bl	800574c <HAL_RCCEx_GetD3PCLK1Freq>
 8007bee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007bf0:	e02f      	b.n	8007c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7fd fdbe 	bl	8005778 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c00:	e027      	b.n	8007c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c02:	f107 0318 	add.w	r3, r7, #24
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7fd ff0a 	bl	8005a20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c10:	e01f      	b.n	8007c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c12:	4b21      	ldr	r3, [pc, #132]	@ (8007c98 <UART_SetConfig+0x904>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f003 0320 	and.w	r3, r3, #32
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d009      	beq.n	8007c32 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8007c98 <UART_SetConfig+0x904>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	08db      	lsrs	r3, r3, #3
 8007c24:	f003 0303 	and.w	r3, r3, #3
 8007c28:	4a1d      	ldr	r2, [pc, #116]	@ (8007ca0 <UART_SetConfig+0x90c>)
 8007c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8007c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007c30:	e00f      	b.n	8007c52 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007c32:	4b1b      	ldr	r3, [pc, #108]	@ (8007ca0 <UART_SetConfig+0x90c>)
 8007c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c36:	e00c      	b.n	8007c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007c38:	4b1a      	ldr	r3, [pc, #104]	@ (8007ca4 <UART_SetConfig+0x910>)
 8007c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c3c:	e009      	b.n	8007c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c44:	e005      	b.n	8007c52 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007c46:	2300      	movs	r3, #0
 8007c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007c50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f000 81ee 	beq.w	8008036 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5e:	4a12      	ldr	r2, [pc, #72]	@ (8007ca8 <UART_SetConfig+0x914>)
 8007c60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c64:	461a      	mov	r2, r3
 8007c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c68:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c6c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	685a      	ldr	r2, [r3, #4]
 8007c72:	4613      	mov	r3, r2
 8007c74:	005b      	lsls	r3, r3, #1
 8007c76:	4413      	add	r3, r2
 8007c78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d305      	bcc.n	8007c8a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d910      	bls.n	8007cac <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007c90:	e1d1      	b.n	8008036 <UART_SetConfig+0xca2>
 8007c92:	bf00      	nop
 8007c94:	40011c00 	.word	0x40011c00
 8007c98:	58024400 	.word	0x58024400
 8007c9c:	58000c00 	.word	0x58000c00
 8007ca0:	03d09000 	.word	0x03d09000
 8007ca4:	003d0900 	.word	0x003d0900
 8007ca8:	0800918c 	.word	0x0800918c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cae:	2200      	movs	r2, #0
 8007cb0:	60bb      	str	r3, [r7, #8]
 8007cb2:	60fa      	str	r2, [r7, #12]
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb8:	4ac0      	ldr	r2, [pc, #768]	@ (8007fbc <UART_SetConfig+0xc28>)
 8007cba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	603b      	str	r3, [r7, #0]
 8007cc4:	607a      	str	r2, [r7, #4]
 8007cc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007cce:	f7f8 fb1d 	bl	800030c <__aeabi_uldivmod>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	4610      	mov	r0, r2
 8007cd8:	4619      	mov	r1, r3
 8007cda:	f04f 0200 	mov.w	r2, #0
 8007cde:	f04f 0300 	mov.w	r3, #0
 8007ce2:	020b      	lsls	r3, r1, #8
 8007ce4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007ce8:	0202      	lsls	r2, r0, #8
 8007cea:	6979      	ldr	r1, [r7, #20]
 8007cec:	6849      	ldr	r1, [r1, #4]
 8007cee:	0849      	lsrs	r1, r1, #1
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	460c      	mov	r4, r1
 8007cf4:	4605      	mov	r5, r0
 8007cf6:	eb12 0804 	adds.w	r8, r2, r4
 8007cfa:	eb43 0905 	adc.w	r9, r3, r5
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	469a      	mov	sl, r3
 8007d06:	4693      	mov	fp, r2
 8007d08:	4652      	mov	r2, sl
 8007d0a:	465b      	mov	r3, fp
 8007d0c:	4640      	mov	r0, r8
 8007d0e:	4649      	mov	r1, r9
 8007d10:	f7f8 fafc 	bl	800030c <__aeabi_uldivmod>
 8007d14:	4602      	mov	r2, r0
 8007d16:	460b      	mov	r3, r1
 8007d18:	4613      	mov	r3, r2
 8007d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d22:	d308      	bcc.n	8007d36 <UART_SetConfig+0x9a2>
 8007d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d2a:	d204      	bcs.n	8007d36 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007d32:	60da      	str	r2, [r3, #12]
 8007d34:	e17f      	b.n	8008036 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007d3c:	e17b      	b.n	8008036 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	69db      	ldr	r3, [r3, #28]
 8007d42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d46:	f040 80bd 	bne.w	8007ec4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8007d4a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007d4e:	2b20      	cmp	r3, #32
 8007d50:	dc48      	bgt.n	8007de4 <UART_SetConfig+0xa50>
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	db7b      	blt.n	8007e4e <UART_SetConfig+0xaba>
 8007d56:	2b20      	cmp	r3, #32
 8007d58:	d879      	bhi.n	8007e4e <UART_SetConfig+0xaba>
 8007d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d60 <UART_SetConfig+0x9cc>)
 8007d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d60:	08007deb 	.word	0x08007deb
 8007d64:	08007df3 	.word	0x08007df3
 8007d68:	08007e4f 	.word	0x08007e4f
 8007d6c:	08007e4f 	.word	0x08007e4f
 8007d70:	08007dfb 	.word	0x08007dfb
 8007d74:	08007e4f 	.word	0x08007e4f
 8007d78:	08007e4f 	.word	0x08007e4f
 8007d7c:	08007e4f 	.word	0x08007e4f
 8007d80:	08007e0b 	.word	0x08007e0b
 8007d84:	08007e4f 	.word	0x08007e4f
 8007d88:	08007e4f 	.word	0x08007e4f
 8007d8c:	08007e4f 	.word	0x08007e4f
 8007d90:	08007e4f 	.word	0x08007e4f
 8007d94:	08007e4f 	.word	0x08007e4f
 8007d98:	08007e4f 	.word	0x08007e4f
 8007d9c:	08007e4f 	.word	0x08007e4f
 8007da0:	08007e1b 	.word	0x08007e1b
 8007da4:	08007e4f 	.word	0x08007e4f
 8007da8:	08007e4f 	.word	0x08007e4f
 8007dac:	08007e4f 	.word	0x08007e4f
 8007db0:	08007e4f 	.word	0x08007e4f
 8007db4:	08007e4f 	.word	0x08007e4f
 8007db8:	08007e4f 	.word	0x08007e4f
 8007dbc:	08007e4f 	.word	0x08007e4f
 8007dc0:	08007e4f 	.word	0x08007e4f
 8007dc4:	08007e4f 	.word	0x08007e4f
 8007dc8:	08007e4f 	.word	0x08007e4f
 8007dcc:	08007e4f 	.word	0x08007e4f
 8007dd0:	08007e4f 	.word	0x08007e4f
 8007dd4:	08007e4f 	.word	0x08007e4f
 8007dd8:	08007e4f 	.word	0x08007e4f
 8007ddc:	08007e4f 	.word	0x08007e4f
 8007de0:	08007e41 	.word	0x08007e41
 8007de4:	2b40      	cmp	r3, #64	@ 0x40
 8007de6:	d02e      	beq.n	8007e46 <UART_SetConfig+0xab2>
 8007de8:	e031      	b.n	8007e4e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007dea:	f7fc fae3 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8007dee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007df0:	e033      	b.n	8007e5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007df2:	f7fc faf5 	bl	80043e0 <HAL_RCC_GetPCLK2Freq>
 8007df6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007df8:	e02f      	b.n	8007e5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7fd fcba 	bl	8005778 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e08:	e027      	b.n	8007e5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e0a:	f107 0318 	add.w	r3, r7, #24
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f7fd fe06 	bl	8005a20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e18:	e01f      	b.n	8007e5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e1a:	4b69      	ldr	r3, [pc, #420]	@ (8007fc0 <UART_SetConfig+0xc2c>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 0320 	and.w	r3, r3, #32
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d009      	beq.n	8007e3a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e26:	4b66      	ldr	r3, [pc, #408]	@ (8007fc0 <UART_SetConfig+0xc2c>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	08db      	lsrs	r3, r3, #3
 8007e2c:	f003 0303 	and.w	r3, r3, #3
 8007e30:	4a64      	ldr	r2, [pc, #400]	@ (8007fc4 <UART_SetConfig+0xc30>)
 8007e32:	fa22 f303 	lsr.w	r3, r2, r3
 8007e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e38:	e00f      	b.n	8007e5a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8007e3a:	4b62      	ldr	r3, [pc, #392]	@ (8007fc4 <UART_SetConfig+0xc30>)
 8007e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e3e:	e00c      	b.n	8007e5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007e40:	4b61      	ldr	r3, [pc, #388]	@ (8007fc8 <UART_SetConfig+0xc34>)
 8007e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e44:	e009      	b.n	8007e5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e4c:	e005      	b.n	8007e5a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007e58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f000 80ea 	beq.w	8008036 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e66:	4a55      	ldr	r2, [pc, #340]	@ (8007fbc <UART_SetConfig+0xc28>)
 8007e68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e70:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e74:	005a      	lsls	r2, r3, #1
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	085b      	lsrs	r3, r3, #1
 8007e7c:	441a      	add	r2, r3
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e86:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e8a:	2b0f      	cmp	r3, #15
 8007e8c:	d916      	bls.n	8007ebc <UART_SetConfig+0xb28>
 8007e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e94:	d212      	bcs.n	8007ebc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	f023 030f 	bic.w	r3, r3, #15
 8007e9e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea2:	085b      	lsrs	r3, r3, #1
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	f003 0307 	and.w	r3, r3, #7
 8007eaa:	b29a      	uxth	r2, r3
 8007eac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007eb8:	60da      	str	r2, [r3, #12]
 8007eba:	e0bc      	b.n	8008036 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ec2:	e0b8      	b.n	8008036 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ec4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007ec8:	2b20      	cmp	r3, #32
 8007eca:	dc4b      	bgt.n	8007f64 <UART_SetConfig+0xbd0>
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f2c0 8087 	blt.w	8007fe0 <UART_SetConfig+0xc4c>
 8007ed2:	2b20      	cmp	r3, #32
 8007ed4:	f200 8084 	bhi.w	8007fe0 <UART_SetConfig+0xc4c>
 8007ed8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee0 <UART_SetConfig+0xb4c>)
 8007eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ede:	bf00      	nop
 8007ee0:	08007f6b 	.word	0x08007f6b
 8007ee4:	08007f73 	.word	0x08007f73
 8007ee8:	08007fe1 	.word	0x08007fe1
 8007eec:	08007fe1 	.word	0x08007fe1
 8007ef0:	08007f7b 	.word	0x08007f7b
 8007ef4:	08007fe1 	.word	0x08007fe1
 8007ef8:	08007fe1 	.word	0x08007fe1
 8007efc:	08007fe1 	.word	0x08007fe1
 8007f00:	08007f8b 	.word	0x08007f8b
 8007f04:	08007fe1 	.word	0x08007fe1
 8007f08:	08007fe1 	.word	0x08007fe1
 8007f0c:	08007fe1 	.word	0x08007fe1
 8007f10:	08007fe1 	.word	0x08007fe1
 8007f14:	08007fe1 	.word	0x08007fe1
 8007f18:	08007fe1 	.word	0x08007fe1
 8007f1c:	08007fe1 	.word	0x08007fe1
 8007f20:	08007f9b 	.word	0x08007f9b
 8007f24:	08007fe1 	.word	0x08007fe1
 8007f28:	08007fe1 	.word	0x08007fe1
 8007f2c:	08007fe1 	.word	0x08007fe1
 8007f30:	08007fe1 	.word	0x08007fe1
 8007f34:	08007fe1 	.word	0x08007fe1
 8007f38:	08007fe1 	.word	0x08007fe1
 8007f3c:	08007fe1 	.word	0x08007fe1
 8007f40:	08007fe1 	.word	0x08007fe1
 8007f44:	08007fe1 	.word	0x08007fe1
 8007f48:	08007fe1 	.word	0x08007fe1
 8007f4c:	08007fe1 	.word	0x08007fe1
 8007f50:	08007fe1 	.word	0x08007fe1
 8007f54:	08007fe1 	.word	0x08007fe1
 8007f58:	08007fe1 	.word	0x08007fe1
 8007f5c:	08007fe1 	.word	0x08007fe1
 8007f60:	08007fd3 	.word	0x08007fd3
 8007f64:	2b40      	cmp	r3, #64	@ 0x40
 8007f66:	d037      	beq.n	8007fd8 <UART_SetConfig+0xc44>
 8007f68:	e03a      	b.n	8007fe0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f6a:	f7fc fa23 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8007f6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007f70:	e03c      	b.n	8007fec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f72:	f7fc fa35 	bl	80043e0 <HAL_RCC_GetPCLK2Freq>
 8007f76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007f78:	e038      	b.n	8007fec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7fd fbfa 	bl	8005778 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f88:	e030      	b.n	8007fec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f8a:	f107 0318 	add.w	r3, r7, #24
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f7fd fd46 	bl	8005a20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f98:	e028      	b.n	8007fec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f9a:	4b09      	ldr	r3, [pc, #36]	@ (8007fc0 <UART_SetConfig+0xc2c>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0320 	and.w	r3, r3, #32
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d012      	beq.n	8007fcc <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007fa6:	4b06      	ldr	r3, [pc, #24]	@ (8007fc0 <UART_SetConfig+0xc2c>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	08db      	lsrs	r3, r3, #3
 8007fac:	f003 0303 	and.w	r3, r3, #3
 8007fb0:	4a04      	ldr	r2, [pc, #16]	@ (8007fc4 <UART_SetConfig+0xc30>)
 8007fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8007fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007fb8:	e018      	b.n	8007fec <UART_SetConfig+0xc58>
 8007fba:	bf00      	nop
 8007fbc:	0800918c 	.word	0x0800918c
 8007fc0:	58024400 	.word	0x58024400
 8007fc4:	03d09000 	.word	0x03d09000
 8007fc8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8007fcc:	4b24      	ldr	r3, [pc, #144]	@ (8008060 <UART_SetConfig+0xccc>)
 8007fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fd0:	e00c      	b.n	8007fec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007fd2:	4b24      	ldr	r3, [pc, #144]	@ (8008064 <UART_SetConfig+0xcd0>)
 8007fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fd6:	e009      	b.n	8007fec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fde:	e005      	b.n	8007fec <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007fea:	bf00      	nop
    }

    if (pclk != 0U)
 8007fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d021      	beq.n	8008036 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8008068 <UART_SetConfig+0xcd4>)
 8007ff8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ffc:	461a      	mov	r2, r3
 8007ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008000:	fbb3 f2f2 	udiv	r2, r3, r2
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	085b      	lsrs	r3, r3, #1
 800800a:	441a      	add	r2, r3
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	fbb2 f3f3 	udiv	r3, r2, r3
 8008014:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008018:	2b0f      	cmp	r3, #15
 800801a:	d909      	bls.n	8008030 <UART_SetConfig+0xc9c>
 800801c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800801e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008022:	d205      	bcs.n	8008030 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008026:	b29a      	uxth	r2, r3
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	60da      	str	r2, [r3, #12]
 800802e:	e002      	b.n	8008036 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	2201      	movs	r2, #1
 800803a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	2201      	movs	r2, #1
 8008042:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	2200      	movs	r2, #0
 800804a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	2200      	movs	r2, #0
 8008050:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008052:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008056:	4618      	mov	r0, r3
 8008058:	3748      	adds	r7, #72	@ 0x48
 800805a:	46bd      	mov	sp, r7
 800805c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008060:	03d09000 	.word	0x03d09000
 8008064:	003d0900 	.word	0x003d0900
 8008068:	0800918c 	.word	0x0800918c

0800806c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008078:	f003 0308 	and.w	r3, r3, #8
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00a      	beq.n	8008096 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	430a      	orrs	r2, r1
 8008094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00a      	beq.n	80080b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	430a      	orrs	r2, r1
 80080b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080bc:	f003 0302 	and.w	r3, r3, #2
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00a      	beq.n	80080da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	430a      	orrs	r2, r1
 80080d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080de:	f003 0304 	and.w	r3, r3, #4
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d00a      	beq.n	80080fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	430a      	orrs	r2, r1
 80080fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008100:	f003 0310 	and.w	r3, r3, #16
 8008104:	2b00      	cmp	r3, #0
 8008106:	d00a      	beq.n	800811e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	430a      	orrs	r2, r1
 800811c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008122:	f003 0320 	and.w	r3, r3, #32
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00a      	beq.n	8008140 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	430a      	orrs	r2, r1
 800813e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008148:	2b00      	cmp	r3, #0
 800814a:	d01a      	beq.n	8008182 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	430a      	orrs	r2, r1
 8008160:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008166:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800816a:	d10a      	bne.n	8008182 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	430a      	orrs	r2, r1
 8008180:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800818a:	2b00      	cmp	r3, #0
 800818c:	d00a      	beq.n	80081a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	430a      	orrs	r2, r1
 80081a2:	605a      	str	r2, [r3, #4]
  }
}
 80081a4:	bf00      	nop
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b098      	sub	sp, #96	@ 0x60
 80081b4:	af02      	add	r7, sp, #8
 80081b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081c0:	f7fa fdbe 	bl	8002d40 <HAL_GetTick>
 80081c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f003 0308 	and.w	r3, r3, #8
 80081d0:	2b08      	cmp	r3, #8
 80081d2:	d12f      	bne.n	8008234 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081d8:	9300      	str	r3, [sp, #0]
 80081da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081dc:	2200      	movs	r2, #0
 80081de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f88e 	bl	8008304 <UART_WaitOnFlagUntilTimeout>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d022      	beq.n	8008234 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f6:	e853 3f00 	ldrex	r3, [r3]
 80081fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008202:	653b      	str	r3, [r7, #80]	@ 0x50
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	461a      	mov	r2, r3
 800820a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800820c:	647b      	str	r3, [r7, #68]	@ 0x44
 800820e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008210:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008212:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008214:	e841 2300 	strex	r3, r2, [r1]
 8008218:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800821a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800821c:	2b00      	cmp	r3, #0
 800821e:	d1e6      	bne.n	80081ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2220      	movs	r2, #32
 8008224:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008230:	2303      	movs	r3, #3
 8008232:	e063      	b.n	80082fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f003 0304 	and.w	r3, r3, #4
 800823e:	2b04      	cmp	r3, #4
 8008240:	d149      	bne.n	80082d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008242:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008246:	9300      	str	r3, [sp, #0]
 8008248:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800824a:	2200      	movs	r2, #0
 800824c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f857 	bl	8008304 <UART_WaitOnFlagUntilTimeout>
 8008256:	4603      	mov	r3, r0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d03c      	beq.n	80082d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008264:	e853 3f00 	ldrex	r3, [r3]
 8008268:	623b      	str	r3, [r7, #32]
   return(result);
 800826a:	6a3b      	ldr	r3, [r7, #32]
 800826c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008270:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	461a      	mov	r2, r3
 8008278:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800827a:	633b      	str	r3, [r7, #48]	@ 0x30
 800827c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008280:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008282:	e841 2300 	strex	r3, r2, [r1]
 8008286:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1e6      	bne.n	800825c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	3308      	adds	r3, #8
 8008294:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	e853 3f00 	ldrex	r3, [r3]
 800829c:	60fb      	str	r3, [r7, #12]
   return(result);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f023 0301 	bic.w	r3, r3, #1
 80082a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	3308      	adds	r3, #8
 80082ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082ae:	61fa      	str	r2, [r7, #28]
 80082b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b2:	69b9      	ldr	r1, [r7, #24]
 80082b4:	69fa      	ldr	r2, [r7, #28]
 80082b6:	e841 2300 	strex	r3, r2, [r1]
 80082ba:	617b      	str	r3, [r7, #20]
   return(result);
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d1e5      	bne.n	800828e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2220      	movs	r2, #32
 80082c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082d2:	2303      	movs	r3, #3
 80082d4:	e012      	b.n	80082fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2220      	movs	r2, #32
 80082e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3758      	adds	r7, #88	@ 0x58
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	60b9      	str	r1, [r7, #8]
 800830e:	603b      	str	r3, [r7, #0]
 8008310:	4613      	mov	r3, r2
 8008312:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008314:	e04f      	b.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008316:	69bb      	ldr	r3, [r7, #24]
 8008318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800831c:	d04b      	beq.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800831e:	f7fa fd0f 	bl	8002d40 <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	69ba      	ldr	r2, [r7, #24]
 800832a:	429a      	cmp	r2, r3
 800832c:	d302      	bcc.n	8008334 <UART_WaitOnFlagUntilTimeout+0x30>
 800832e:	69bb      	ldr	r3, [r7, #24]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d101      	bne.n	8008338 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008334:	2303      	movs	r3, #3
 8008336:	e04e      	b.n	80083d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f003 0304 	and.w	r3, r3, #4
 8008342:	2b00      	cmp	r3, #0
 8008344:	d037      	beq.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	2b80      	cmp	r3, #128	@ 0x80
 800834a:	d034      	beq.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	2b40      	cmp	r3, #64	@ 0x40
 8008350:	d031      	beq.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	69db      	ldr	r3, [r3, #28]
 8008358:	f003 0308 	and.w	r3, r3, #8
 800835c:	2b08      	cmp	r3, #8
 800835e:	d110      	bne.n	8008382 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2208      	movs	r2, #8
 8008366:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008368:	68f8      	ldr	r0, [r7, #12]
 800836a:	f000 f839 	bl	80083e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2208      	movs	r2, #8
 8008372:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2200      	movs	r2, #0
 800837a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	e029      	b.n	80083d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	69db      	ldr	r3, [r3, #28]
 8008388:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800838c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008390:	d111      	bne.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800839a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800839c:	68f8      	ldr	r0, [r7, #12]
 800839e:	f000 f81f 	bl	80083e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2220      	movs	r2, #32
 80083a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2200      	movs	r2, #0
 80083ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e00f      	b.n	80083d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	69da      	ldr	r2, [r3, #28]
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	4013      	ands	r3, r2
 80083c0:	68ba      	ldr	r2, [r7, #8]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	bf0c      	ite	eq
 80083c6:	2301      	moveq	r3, #1
 80083c8:	2300      	movne	r3, #0
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	461a      	mov	r2, r3
 80083ce:	79fb      	ldrb	r3, [r7, #7]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d0a0      	beq.n	8008316 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3710      	adds	r7, #16
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
	...

080083e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b095      	sub	sp, #84	@ 0x54
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083f0:	e853 3f00 	ldrex	r3, [r3]
 80083f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80083f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	461a      	mov	r2, r3
 8008404:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008406:	643b      	str	r3, [r7, #64]	@ 0x40
 8008408:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800840c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800840e:	e841 2300 	strex	r3, r2, [r1]
 8008412:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1e6      	bne.n	80083e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	3308      	adds	r3, #8
 8008420:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008422:	6a3b      	ldr	r3, [r7, #32]
 8008424:	e853 3f00 	ldrex	r3, [r3]
 8008428:	61fb      	str	r3, [r7, #28]
   return(result);
 800842a:	69fa      	ldr	r2, [r7, #28]
 800842c:	4b1e      	ldr	r3, [pc, #120]	@ (80084a8 <UART_EndRxTransfer+0xc8>)
 800842e:	4013      	ands	r3, r2
 8008430:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	3308      	adds	r3, #8
 8008438:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800843a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800843c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008440:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008442:	e841 2300 	strex	r3, r2, [r1]
 8008446:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800844a:	2b00      	cmp	r3, #0
 800844c:	d1e5      	bne.n	800841a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008452:	2b01      	cmp	r3, #1
 8008454:	d118      	bne.n	8008488 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	e853 3f00 	ldrex	r3, [r3]
 8008462:	60bb      	str	r3, [r7, #8]
   return(result);
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	f023 0310 	bic.w	r3, r3, #16
 800846a:	647b      	str	r3, [r7, #68]	@ 0x44
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	461a      	mov	r2, r3
 8008472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008474:	61bb      	str	r3, [r7, #24]
 8008476:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008478:	6979      	ldr	r1, [r7, #20]
 800847a:	69ba      	ldr	r2, [r7, #24]
 800847c:	e841 2300 	strex	r3, r2, [r1]
 8008480:	613b      	str	r3, [r7, #16]
   return(result);
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d1e6      	bne.n	8008456 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2220      	movs	r2, #32
 800848c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800849c:	bf00      	nop
 800849e:	3754      	adds	r7, #84	@ 0x54
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr
 80084a8:	effffffe 	.word	0xeffffffe

080084ac <memset>:
 80084ac:	4402      	add	r2, r0
 80084ae:	4603      	mov	r3, r0
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d100      	bne.n	80084b6 <memset+0xa>
 80084b4:	4770      	bx	lr
 80084b6:	f803 1b01 	strb.w	r1, [r3], #1
 80084ba:	e7f9      	b.n	80084b0 <memset+0x4>

080084bc <__libc_init_array>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	4d0d      	ldr	r5, [pc, #52]	@ (80084f4 <__libc_init_array+0x38>)
 80084c0:	4c0d      	ldr	r4, [pc, #52]	@ (80084f8 <__libc_init_array+0x3c>)
 80084c2:	1b64      	subs	r4, r4, r5
 80084c4:	10a4      	asrs	r4, r4, #2
 80084c6:	2600      	movs	r6, #0
 80084c8:	42a6      	cmp	r6, r4
 80084ca:	d109      	bne.n	80084e0 <__libc_init_array+0x24>
 80084cc:	4d0b      	ldr	r5, [pc, #44]	@ (80084fc <__libc_init_array+0x40>)
 80084ce:	4c0c      	ldr	r4, [pc, #48]	@ (8008500 <__libc_init_array+0x44>)
 80084d0:	f000 f818 	bl	8008504 <_init>
 80084d4:	1b64      	subs	r4, r4, r5
 80084d6:	10a4      	asrs	r4, r4, #2
 80084d8:	2600      	movs	r6, #0
 80084da:	42a6      	cmp	r6, r4
 80084dc:	d105      	bne.n	80084ea <__libc_init_array+0x2e>
 80084de:	bd70      	pop	{r4, r5, r6, pc}
 80084e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80084e4:	4798      	blx	r3
 80084e6:	3601      	adds	r6, #1
 80084e8:	e7ee      	b.n	80084c8 <__libc_init_array+0xc>
 80084ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80084ee:	4798      	blx	r3
 80084f0:	3601      	adds	r6, #1
 80084f2:	e7f2      	b.n	80084da <__libc_init_array+0x1e>
 80084f4:	080091ac 	.word	0x080091ac
 80084f8:	080091ac 	.word	0x080091ac
 80084fc:	080091ac 	.word	0x080091ac
 8008500:	080091b0 	.word	0x080091b0

08008504 <_init>:
 8008504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008506:	bf00      	nop
 8008508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800850a:	bc08      	pop	{r3}
 800850c:	469e      	mov	lr, r3
 800850e:	4770      	bx	lr

08008510 <_fini>:
 8008510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008512:	bf00      	nop
 8008514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008516:	bc08      	pop	{r3}
 8008518:	469e      	mov	lr, r3
 800851a:	4770      	bx	lr
