/*Device: MKV10Z7
 Version: 1.6
 Description: MKV10Z7 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(SPI_MemMap, MCR)", OFFSET(SPI_MemMap,MCR), 0},
	{"OFFSET(SPI_MemMap, TCR)", OFFSET(SPI_MemMap,TCR), 8},
	{"OFFSET(SPI_MemMap, CTAR)", OFFSET(SPI_MemMap,CTAR[0]), 12},
	{"OFFSET(SPI_MemMap, CTAR_SLAVE)", OFFSET(SPI_MemMap,CTAR_SLAVE), 12},
	{"OFFSET(SPI_MemMap, SR)", OFFSET(SPI_MemMap,SR), 44},
	{"OFFSET(SPI_MemMap, RSER)", OFFSET(SPI_MemMap,RSER), 48},
	{"OFFSET(SPI_MemMap, PUSHR_SLAVE)", OFFSET(SPI_MemMap,PUSHR_SLAVE), 52},
	{"OFFSET(SPI_MemMap, PUSHR)", OFFSET(SPI_MemMap,PUSHR), 52},
	{"OFFSET(SPI_MemMap, POPR)", OFFSET(SPI_MemMap,POPR), 56},
	{"OFFSET(SPI_MemMap, TXFR0)", OFFSET(SPI_MemMap,TXFR0), 60},
	{"OFFSET(SPI_MemMap, TXFR1)", OFFSET(SPI_MemMap,TXFR1), 64},
	{"OFFSET(SPI_MemMap, TXFR2)", OFFSET(SPI_MemMap,TXFR2), 68},
	{"OFFSET(SPI_MemMap, TXFR3)", OFFSET(SPI_MemMap,TXFR3), 72},
	{"OFFSET(SPI_MemMap, RXFR0)", OFFSET(SPI_MemMap,RXFR0), 124},
	{"OFFSET(SPI_MemMap, RXFR1)", OFFSET(SPI_MemMap,RXFR1), 128},
	{"OFFSET(SPI_MemMap, RXFR2)", OFFSET(SPI_MemMap,RXFR2), 132},
	{"OFFSET(SPI_MemMap, RXFR3)", OFFSET(SPI_MemMap,RXFR3), 136},
	{"OFFSET(SPI_MemMap, SREX)", OFFSET(SPI_MemMap,SREX), 316},
	{"sizeof(SPI_MemMap)", sizeof(struct SPI_MemMap), 320}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"SPI_MCR_HALT_MASK", SPI_MCR_HALT_MASK, MASK(0,1)},
	{"SPI_MCR_HALT_SHIFT", SPI_MCR_HALT_SHIFT, SHIFT(0)},
	{"SPI_MCR_SMPL_PT_MASK", SPI_MCR_SMPL_PT_MASK, MASK(8,2)},
	{"SPI_MCR_SMPL_PT_SHIFT", SPI_MCR_SMPL_PT_SHIFT, SHIFT(8)},
	{"SPI_MCR_SMPL_PT_VALUE", SPI_MCR_SMPL_PT(1), SHIFT_VALUE(8)},
	{"SPI_MCR_CLR_RXF_MASK", SPI_MCR_CLR_RXF_MASK, MASK(10,1)},
	{"SPI_MCR_CLR_RXF_SHIFT", SPI_MCR_CLR_RXF_SHIFT, SHIFT(10)},
	{"SPI_MCR_CLR_TXF_MASK", SPI_MCR_CLR_TXF_MASK, MASK(11,1)},
	{"SPI_MCR_CLR_TXF_SHIFT", SPI_MCR_CLR_TXF_SHIFT, SHIFT(11)},
	{"SPI_MCR_DIS_RXF_MASK", SPI_MCR_DIS_RXF_MASK, MASK(12,1)},
	{"SPI_MCR_DIS_RXF_SHIFT", SPI_MCR_DIS_RXF_SHIFT, SHIFT(12)},
	{"SPI_MCR_DIS_TXF_MASK", SPI_MCR_DIS_TXF_MASK, MASK(13,1)},
	{"SPI_MCR_DIS_TXF_SHIFT", SPI_MCR_DIS_TXF_SHIFT, SHIFT(13)},
	{"SPI_MCR_MDIS_MASK", SPI_MCR_MDIS_MASK, MASK(14,1)},
	{"SPI_MCR_MDIS_SHIFT", SPI_MCR_MDIS_SHIFT, SHIFT(14)},
	{"SPI_MCR_DOZE_MASK", SPI_MCR_DOZE_MASK, MASK(15,1)},
	{"SPI_MCR_DOZE_SHIFT", SPI_MCR_DOZE_SHIFT, SHIFT(15)},
	{"SPI_MCR_ROOE_MASK", SPI_MCR_ROOE_MASK, MASK(24,1)},
	{"SPI_MCR_ROOE_SHIFT", SPI_MCR_ROOE_SHIFT, SHIFT(24)},
	{"SPI_MCR_MTFE_MASK", SPI_MCR_MTFE_MASK, MASK(26,1)},
	{"SPI_MCR_MTFE_SHIFT", SPI_MCR_MTFE_SHIFT, SHIFT(26)},
	{"SPI_MCR_FRZ_MASK", SPI_MCR_FRZ_MASK, MASK(27,1)},
	{"SPI_MCR_FRZ_SHIFT", SPI_MCR_FRZ_SHIFT, SHIFT(27)},
	{"SPI_MCR_DCONF_MASK", SPI_MCR_DCONF_MASK, MASK(28,2)},
	{"SPI_MCR_DCONF_SHIFT", SPI_MCR_DCONF_SHIFT, SHIFT(28)},
	{"SPI_MCR_DCONF_VALUE", SPI_MCR_DCONF(1), SHIFT_VALUE(28)},
	{"SPI_MCR_CONT_SCKE_MASK", SPI_MCR_CONT_SCKE_MASK, MASK(30,1)},
	{"SPI_MCR_CONT_SCKE_SHIFT", SPI_MCR_CONT_SCKE_SHIFT, SHIFT(30)},
	{"SPI_MCR_MSTR_MASK", SPI_MCR_MSTR_MASK, MASK(31,1)},
	{"SPI_MCR_MSTR_SHIFT", SPI_MCR_MSTR_SHIFT, SHIFT(31)},
	{"SPI_TCR_SPI_TCNT_MASK", SPI_TCR_SPI_TCNT_MASK, MASK(16,16)},
	{"SPI_TCR_SPI_TCNT_SHIFT", SPI_TCR_SPI_TCNT_SHIFT, SHIFT(16)},
	{"SPI_TCR_SPI_TCNT_VALUE", SPI_TCR_SPI_TCNT(1), SHIFT_VALUE(16)},
	{"SPI_CTAR_CPHA_MASK", SPI_CTAR_CPHA_MASK, MASK(25,1)},
	{"SPI_CTAR_CPHA_SHIFT", SPI_CTAR_CPHA_SHIFT, SHIFT(25)},
	{"SPI_CTAR_SLAVE_CPHA_MASK", SPI_CTAR_SLAVE_CPHA_MASK, MASK(25,1)},
	{"SPI_CTAR_SLAVE_CPHA_SHIFT", SPI_CTAR_SLAVE_CPHA_SHIFT, SHIFT(25)},
	{"SPI_CTAR_CPOL_MASK", SPI_CTAR_CPOL_MASK, MASK(26,1)},
	{"SPI_CTAR_CPOL_SHIFT", SPI_CTAR_CPOL_SHIFT, SHIFT(26)},
	{"SPI_CTAR_SLAVE_CPOL_MASK", SPI_CTAR_SLAVE_CPOL_MASK, MASK(26,1)},
	{"SPI_CTAR_SLAVE_CPOL_SHIFT", SPI_CTAR_SLAVE_CPOL_SHIFT, SHIFT(26)},
	{"SPI_CTAR_SLAVE_FMSZ_MASK", SPI_CTAR_SLAVE_FMSZ_MASK, MASK(27,5)},
	{"SPI_CTAR_SLAVE_FMSZ_SHIFT", SPI_CTAR_SLAVE_FMSZ_SHIFT, SHIFT(27)},
	{"SPI_CTAR_SLAVE_FMSZ_VALUE", SPI_CTAR_SLAVE_FMSZ(1), SHIFT_VALUE(27)},
	{"SPI_CTAR_BR_MASK", SPI_CTAR_BR_MASK, MASK(0,4)},
	{"SPI_CTAR_BR_SHIFT", SPI_CTAR_BR_SHIFT, SHIFT(0)},
	{"SPI_CTAR_BR_VALUE", SPI_CTAR_BR(1), SHIFT_VALUE(0)},
	{"SPI_CTAR_DT_MASK", SPI_CTAR_DT_MASK, MASK(4,4)},
	{"SPI_CTAR_DT_SHIFT", SPI_CTAR_DT_SHIFT, SHIFT(4)},
	{"SPI_CTAR_DT_VALUE", SPI_CTAR_DT(1), SHIFT_VALUE(4)},
	{"SPI_CTAR_ASC_MASK", SPI_CTAR_ASC_MASK, MASK(8,4)},
	{"SPI_CTAR_ASC_SHIFT", SPI_CTAR_ASC_SHIFT, SHIFT(8)},
	{"SPI_CTAR_ASC_VALUE", SPI_CTAR_ASC(1), SHIFT_VALUE(8)},
	{"SPI_CTAR_CSSCK_MASK", SPI_CTAR_CSSCK_MASK, MASK(12,4)},
	{"SPI_CTAR_CSSCK_SHIFT", SPI_CTAR_CSSCK_SHIFT, SHIFT(12)},
	{"SPI_CTAR_CSSCK_VALUE", SPI_CTAR_CSSCK(1), SHIFT_VALUE(12)},
	{"SPI_CTAR_PBR_MASK", SPI_CTAR_PBR_MASK, MASK(16,2)},
	{"SPI_CTAR_PBR_SHIFT", SPI_CTAR_PBR_SHIFT, SHIFT(16)},
	{"SPI_CTAR_PBR_VALUE", SPI_CTAR_PBR(1), SHIFT_VALUE(16)},
	{"SPI_CTAR_PDT_MASK", SPI_CTAR_PDT_MASK, MASK(18,2)},
	{"SPI_CTAR_PDT_SHIFT", SPI_CTAR_PDT_SHIFT, SHIFT(18)},
	{"SPI_CTAR_PDT_VALUE", SPI_CTAR_PDT(1), SHIFT_VALUE(18)},
	{"SPI_CTAR_PASC_MASK", SPI_CTAR_PASC_MASK, MASK(20,2)},
	{"SPI_CTAR_PASC_SHIFT", SPI_CTAR_PASC_SHIFT, SHIFT(20)},
	{"SPI_CTAR_PASC_VALUE", SPI_CTAR_PASC(1), SHIFT_VALUE(20)},
	{"SPI_CTAR_PCSSCK_MASK", SPI_CTAR_PCSSCK_MASK, MASK(22,2)},
	{"SPI_CTAR_PCSSCK_SHIFT", SPI_CTAR_PCSSCK_SHIFT, SHIFT(22)},
	{"SPI_CTAR_PCSSCK_VALUE", SPI_CTAR_PCSSCK(1), SHIFT_VALUE(22)},
	{"SPI_CTAR_LSBFE_MASK", SPI_CTAR_LSBFE_MASK, MASK(24,1)},
	{"SPI_CTAR_LSBFE_SHIFT", SPI_CTAR_LSBFE_SHIFT, SHIFT(24)},
	{"SPI_CTAR_FMSZ_MASK", SPI_CTAR_FMSZ_MASK, MASK(27,4)},
	{"SPI_CTAR_FMSZ_SHIFT", SPI_CTAR_FMSZ_SHIFT, SHIFT(27)},
	{"SPI_CTAR_FMSZ_VALUE", SPI_CTAR_FMSZ(1), SHIFT_VALUE(27)},
	{"SPI_CTAR_DBR_MASK", SPI_CTAR_DBR_MASK, MASK(31,1)},
	{"SPI_CTAR_DBR_SHIFT", SPI_CTAR_DBR_SHIFT, SHIFT(31)},
	{"SPI_SR_POPNXTPTR_MASK", SPI_SR_POPNXTPTR_MASK, MASK(0,4)},
	{"SPI_SR_POPNXTPTR_SHIFT", SPI_SR_POPNXTPTR_SHIFT, SHIFT(0)},
	{"SPI_SR_POPNXTPTR_VALUE", SPI_SR_POPNXTPTR(1), SHIFT_VALUE(0)},
	{"SPI_SR_RXCTR_MASK", SPI_SR_RXCTR_MASK, MASK(4,4)},
	{"SPI_SR_RXCTR_SHIFT", SPI_SR_RXCTR_SHIFT, SHIFT(4)},
	{"SPI_SR_RXCTR_VALUE", SPI_SR_RXCTR(1), SHIFT_VALUE(4)},
	{"SPI_SR_TXNXTPTR_MASK", SPI_SR_TXNXTPTR_MASK, MASK(8,4)},
	{"SPI_SR_TXNXTPTR_SHIFT", SPI_SR_TXNXTPTR_SHIFT, SHIFT(8)},
	{"SPI_SR_TXNXTPTR_VALUE", SPI_SR_TXNXTPTR(1), SHIFT_VALUE(8)},
	{"SPI_SR_TXCTR_MASK", SPI_SR_TXCTR_MASK, MASK(12,4)},
	{"SPI_SR_TXCTR_SHIFT", SPI_SR_TXCTR_SHIFT, SHIFT(12)},
	{"SPI_SR_TXCTR_VALUE", SPI_SR_TXCTR(1), SHIFT_VALUE(12)},
	{"SPI_SR_RFDF_MASK", SPI_SR_RFDF_MASK, MASK(17,1)},
	{"SPI_SR_RFDF_SHIFT", SPI_SR_RFDF_SHIFT, SHIFT(17)},
	{"SPI_SR_RFOF_MASK", SPI_SR_RFOF_MASK, MASK(19,1)},
	{"SPI_SR_RFOF_SHIFT", SPI_SR_RFOF_SHIFT, SHIFT(19)},
	{"SPI_SR_TFFF_MASK", SPI_SR_TFFF_MASK, MASK(25,1)},
	{"SPI_SR_TFFF_SHIFT", SPI_SR_TFFF_SHIFT, SHIFT(25)},
	{"SPI_SR_TFUF_MASK", SPI_SR_TFUF_MASK, MASK(27,1)},
	{"SPI_SR_TFUF_SHIFT", SPI_SR_TFUF_SHIFT, SHIFT(27)},
	{"SPI_SR_EOQF_MASK", SPI_SR_EOQF_MASK, MASK(28,1)},
	{"SPI_SR_EOQF_SHIFT", SPI_SR_EOQF_SHIFT, SHIFT(28)},
	{"SPI_SR_TXRXS_MASK", SPI_SR_TXRXS_MASK, MASK(30,1)},
	{"SPI_SR_TXRXS_SHIFT", SPI_SR_TXRXS_SHIFT, SHIFT(30)},
	{"SPI_SR_TCF_MASK", SPI_SR_TCF_MASK, MASK(31,1)},
	{"SPI_SR_TCF_SHIFT", SPI_SR_TCF_SHIFT, SHIFT(31)},
	{"SPI_RSER_RFDF_DIRS_MASK", SPI_RSER_RFDF_DIRS_MASK, MASK(16,1)},
	{"SPI_RSER_RFDF_DIRS_SHIFT", SPI_RSER_RFDF_DIRS_SHIFT, SHIFT(16)},
	{"SPI_RSER_RFDF_RE_MASK", SPI_RSER_RFDF_RE_MASK, MASK(17,1)},
	{"SPI_RSER_RFDF_RE_SHIFT", SPI_RSER_RFDF_RE_SHIFT, SHIFT(17)},
	{"SPI_RSER_RFOF_RE_MASK", SPI_RSER_RFOF_RE_MASK, MASK(19,1)},
	{"SPI_RSER_RFOF_RE_SHIFT", SPI_RSER_RFOF_RE_SHIFT, SHIFT(19)},
	{"SPI_RSER_TFFF_DIRS_MASK", SPI_RSER_TFFF_DIRS_MASK, MASK(24,1)},
	{"SPI_RSER_TFFF_DIRS_SHIFT", SPI_RSER_TFFF_DIRS_SHIFT, SHIFT(24)},
	{"SPI_RSER_TFFF_RE_MASK", SPI_RSER_TFFF_RE_MASK, MASK(25,1)},
	{"SPI_RSER_TFFF_RE_SHIFT", SPI_RSER_TFFF_RE_SHIFT, SHIFT(25)},
	{"SPI_RSER_TFUF_RE_MASK", SPI_RSER_TFUF_RE_MASK, MASK(27,1)},
	{"SPI_RSER_TFUF_RE_SHIFT", SPI_RSER_TFUF_RE_SHIFT, SHIFT(27)},
	{"SPI_RSER_EOQF_RE_MASK", SPI_RSER_EOQF_RE_MASK, MASK(28,1)},
	{"SPI_RSER_EOQF_RE_SHIFT", SPI_RSER_EOQF_RE_SHIFT, SHIFT(28)},
	{"SPI_RSER_TCF_RE_MASK", SPI_RSER_TCF_RE_MASK, MASK(31,1)},
	{"SPI_RSER_TCF_RE_SHIFT", SPI_RSER_TCF_RE_SHIFT, SHIFT(31)},
	{"SPI_PUSHR_SLAVE_TXDATA_MASK", SPI_PUSHR_SLAVE_TXDATA_MASK, MASK(0,16)},
	{"SPI_PUSHR_SLAVE_TXDATA_SHIFT", SPI_PUSHR_SLAVE_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_PUSHR_SLAVE_TXDATA_VALUE", SPI_PUSHR_SLAVE_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_PUSHR_TXDATA_MASK", SPI_PUSHR_TXDATA_MASK, MASK(0,16)},
	{"SPI_PUSHR_TXDATA_SHIFT", SPI_PUSHR_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_PUSHR_TXDATA_VALUE", SPI_PUSHR_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_PUSHR_CTCNT_MASK", SPI_PUSHR_CTCNT_MASK, MASK(26,1)},
	{"SPI_PUSHR_CTCNT_SHIFT", SPI_PUSHR_CTCNT_SHIFT, SHIFT(26)},
	{"SPI_PUSHR_EOQ_MASK", SPI_PUSHR_EOQ_MASK, MASK(27,1)},
	{"SPI_PUSHR_EOQ_SHIFT", SPI_PUSHR_EOQ_SHIFT, SHIFT(27)},
	{"SPI_PUSHR_CTAS_MASK", SPI_PUSHR_CTAS_MASK, MASK(28,3)},
	{"SPI_PUSHR_CTAS_SHIFT", SPI_PUSHR_CTAS_SHIFT, SHIFT(28)},
	{"SPI_PUSHR_CTAS_VALUE", SPI_PUSHR_CTAS(1), SHIFT_VALUE(28)},
	{"SPI_PUSHR_CONT_MASK", SPI_PUSHR_CONT_MASK, MASK(31,1)},
	{"SPI_PUSHR_CONT_SHIFT", SPI_PUSHR_CONT_SHIFT, SHIFT(31)},
	{"SPI_POPR_RXDATA_MASK", SPI_POPR_RXDATA_MASK, MASK(0,32)},
	{"SPI_POPR_RXDATA_SHIFT", SPI_POPR_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_POPR_RXDATA_VALUE", SPI_POPR_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR0_TXDATA_MASK", SPI_TXFR0_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR0_TXDATA_SHIFT", SPI_TXFR0_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR0_TXDATA_VALUE", SPI_TXFR0_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR1_TXDATA_MASK", SPI_TXFR1_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR1_TXDATA_SHIFT", SPI_TXFR1_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR1_TXDATA_VALUE", SPI_TXFR1_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR2_TXDATA_MASK", SPI_TXFR2_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR2_TXDATA_SHIFT", SPI_TXFR2_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR2_TXDATA_VALUE", SPI_TXFR2_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR3_TXDATA_MASK", SPI_TXFR3_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR3_TXDATA_SHIFT", SPI_TXFR3_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR3_TXDATA_VALUE", SPI_TXFR3_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR0_TXCMD_TXDATA_MASK", SPI_TXFR0_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR0_TXCMD_TXDATA_SHIFT", SPI_TXFR0_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR0_TXCMD_TXDATA_VALUE", SPI_TXFR0_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR1_TXCMD_TXDATA_MASK", SPI_TXFR1_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR1_TXCMD_TXDATA_SHIFT", SPI_TXFR1_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR1_TXCMD_TXDATA_VALUE", SPI_TXFR1_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR2_TXCMD_TXDATA_MASK", SPI_TXFR2_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR2_TXCMD_TXDATA_SHIFT", SPI_TXFR2_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR2_TXCMD_TXDATA_VALUE", SPI_TXFR2_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR3_TXCMD_TXDATA_MASK", SPI_TXFR3_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR3_TXCMD_TXDATA_SHIFT", SPI_TXFR3_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR3_TXCMD_TXDATA_VALUE", SPI_TXFR3_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_RXFR0_RXDATA_MASK", SPI_RXFR0_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR0_RXDATA_SHIFT", SPI_RXFR0_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR0_RXDATA_VALUE", SPI_RXFR0_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR1_RXDATA_MASK", SPI_RXFR1_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR1_RXDATA_SHIFT", SPI_RXFR1_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR1_RXDATA_VALUE", SPI_RXFR1_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR2_RXDATA_MASK", SPI_RXFR2_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR2_RXDATA_SHIFT", SPI_RXFR2_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR2_RXDATA_VALUE", SPI_RXFR2_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR3_RXDATA_MASK", SPI_RXFR3_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR3_RXDATA_SHIFT", SPI_RXFR3_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR3_RXDATA_VALUE", SPI_RXFR3_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_MCR_PCSIS_MASK", SPI_MCR_PCSIS_MASK, MASK(16,5)},
	{"SPI_MCR_PCSIS_SHIFT", SPI_MCR_PCSIS_SHIFT, SHIFT(16)},
	{"SPI_MCR_PCSIS_VALUE", SPI_MCR_PCSIS(1), SHIFT_VALUE(16)},
	{"SPI_PUSHR_PCS_MASK", SPI_PUSHR_PCS_MASK, MASK(16,5)},
	{"SPI_PUSHR_PCS_SHIFT", SPI_PUSHR_PCS_SHIFT, SHIFT(16)},
	{"SPI_PUSHR_PCS_VALUE", SPI_PUSHR_PCS(1), SHIFT_VALUE(16)},
	{"SPI_SREX_CMDNXTPTR_MASK", SPI_SREX_CMDNXTPTR_MASK, MASK(0,4)},
	{"SPI_SREX_CMDNXTPTR_SHIFT", SPI_SREX_CMDNXTPTR_SHIFT, SHIFT(0)},
	{"SPI_SREX_CMDNXTPTR_VALUE", SPI_SREX_CMDNXTPTR(1), SHIFT_VALUE(0)},
	{"SPI_SREX_CMDCTR_MASK", SPI_SREX_CMDCTR_MASK, MASK(4,5)},
	{"SPI_SREX_CMDCTR_SHIFT", SPI_SREX_CMDCTR_SHIFT, SHIFT(4)},
	{"SPI_SREX_CMDCTR_VALUE", SPI_SREX_CMDCTR(1), SHIFT_VALUE(4)},
	{"SPI_SREX_TXCTR4_MASK", SPI_SREX_TXCTR4_MASK, MASK(11,1)},
	{"SPI_SREX_TXCTR4_SHIFT", SPI_SREX_TXCTR4_SHIFT, SHIFT(11)},
	{"SPI_SREX_RXCTR4_MASK", SPI_SREX_RXCTR4_MASK, MASK(14,1)},
	{"SPI_SREX_RXCTR4_SHIFT", SPI_SREX_RXCTR4_SHIFT, SHIFT(14)}
};