{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628383309636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628383309636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 07 21:41:49 2021 " "Processing started: Sat Aug 07 21:41:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628383309636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383309636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_1 -c Projeto_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_1 -c Projeto_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383309636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628383309925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628383309925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-Behavioral " "Found design unit 1: halfAdder-Behavioral" {  } { { "halfAdder.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/halfAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316825 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/halfAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-Behavioral " "Found design unit 1: fullAdder-Behavioral" {  } { { "fullAdder.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/fullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316831 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum4bit-hardware " "Found design unit 1: sum4bit-hardware" {  } { { "sum4bit.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/sum4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316831 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum4bit " "Found entity 1: sum4bit" {  } { { "sum4bit.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/sum4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diff4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diff4bit-hardware " "Found design unit 1: diff4bit-hardware" {  } { { "diff4bit.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/diff4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316831 ""} { "Info" "ISGN_ENTITY_NAME" "1 diff4bit " "Found entity 1: diff4bit" {  } { { "diff4bit.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/diff4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-hardware " "Found design unit 1: main-hardware" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316831 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greaterthan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file greaterthan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 greaterThan-behavioral " "Found design unit 1: greaterThan-behavioral" {  } { { "greaterThan.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/greaterThan.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316836 ""} { "Info" "ISGN_ENTITY_NAME" "1 greaterThan " "Found entity 1: greaterThan" {  } { { "greaterThan.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/greaterThan.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316836 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "incr.vhd " "Can't analyze file -- file incr.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628383316836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incr4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incr4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incr4bit-hardware " "Found design unit 1: incr4bit-hardware" {  } { { "incr4bit.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/incr4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316836 ""} { "Info" "ISGN_ENTITY_NAME" "1 incr4bit " "Found entity 1: incr4bit" {  } { { "incr4bit.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/incr4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decr4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decr4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decr4bit-hardware " "Found design unit 1: decr4bit-hardware" {  } { { "decr4bit.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/decr4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316842 ""} { "Info" "ISGN_ENTITY_NAME" "1 decr4bit " "Found entity 1: decr4bit" {  } { { "decr4bit.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/decr4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftsignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftsignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftSignal-hardware " "Found design unit 1: shiftSignal-hardware" {  } { { "shiftSignal.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/shiftSignal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316842 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftSignal " "Found entity 1: shiftSignal" {  } { { "shiftSignal.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/shiftSignal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316842 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "equal_to.vhd " "Can't analyze file -- file equal_to.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628383316846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesserthan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lesserthan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lesserThan-behavioral " "Found design unit 1: lesserThan-behavioral" {  } { { "lesserThan.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/lesserThan.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316846 ""} { "Info" "ISGN_ENTITY_NAME" "1 lesserThan " "Found entity 1: lesserThan" {  } { { "lesserThan.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/lesserThan.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behav " "Found design unit 1: clock-behav" {  } { { "clock.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316846 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagshandle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flagshandle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flagsHandle-behav " "Found design unit 1: flagsHandle-behav" {  } { { "flagsHandle.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/flagsHandle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316846 ""} { "Info" "ISGN_ENTITY_NAME" "1 flagsHandle " "Found entity 1: flagsHandle" {  } { { "flagsHandle.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/flagsHandle.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redledshandle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file redledshandle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 redLedsHandle-behav " "Found design unit 1: redLedsHandle-behav" {  } { { "redLedsHandle.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/redLedsHandle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316846 ""} { "Info" "ISGN_ENTITY_NAME" "1 redLedsHandle " "Found entity 1: redLedsHandle" {  } { { "redLedsHandle.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/redLedsHandle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383316846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628383316876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "incr_carry main.vhd(30) " "Verilog HDL or VHDL warning at main.vhd(30): object \"incr_carry\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628383316876 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decr_carry main.vhd(33) " "Verilog HDL or VHDL warning at main.vhd(33): object \"decr_carry\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628383316876 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_carry main.vhd(36) " "Verilog HDL or VHDL warning at main.vhd(36): object \"shift_carry\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628383316876 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:auto_clock " "Elaborating entity \"clock\" for hierarchy \"clock:auto_clock\"" {  } { { "main.vhd" "auto_clock" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4bit sum4bit:sum " "Elaborating entity \"sum4bit\" for hierarchy \"sum4bit:sum\"" {  } { { "main.vhd" "sum" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder sum4bit:sum\|fullAdder:bit0 " "Elaborating entity \"fullAdder\" for hierarchy \"sum4bit:sum\|fullAdder:bit0\"" {  } { { "sum4bit.vhd" "bit0" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/sum4bit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder sum4bit:sum\|fullAdder:bit0\|halfAdder:HA1 " "Elaborating entity \"halfAdder\" for hierarchy \"sum4bit:sum\|fullAdder:bit0\|halfAdder:HA1\"" {  } { { "fullAdder.vhd" "HA1" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/fullAdder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff4bit diff4bit:diff " "Elaborating entity \"diff4bit\" for hierarchy \"diff4bit:diff\"" {  } { { "main.vhd" "diff" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incr4bit incr4bit:incr " "Elaborating entity \"incr4bit\" for hierarchy \"incr4bit:incr\"" {  } { { "main.vhd" "incr" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decr4bit decr4bit:decr " "Elaborating entity \"decr4bit\" for hierarchy \"decr4bit:decr\"" {  } { { "main.vhd" "decr" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftSignal shiftSignal:shift " "Elaborating entity \"shiftSignal\" for hierarchy \"shiftSignal:shift\"" {  } { { "main.vhd" "shift" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greaterThan greaterThan:greater " "Elaborating entity \"greaterThan\" for hierarchy \"greaterThan:greater\"" {  } { { "main.vhd" "greater" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "equalto.vhd 2 1 " "Using design file equalto.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalTo-behavioral " "Found design unit 1: equalTo-behavioral" {  } { { "equalto.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/equalto.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316915 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalTo " "Found entity 1: equalTo" {  } { { "equalto.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/equalto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628383316915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628383316915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalTo equalTo:equal " "Elaborating entity \"equalTo\" for hierarchy \"equalTo:equal\"" {  } { { "main.vhd" "equal" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lesserThan lesserThan:lesser " "Elaborating entity \"lesserThan\" for hierarchy \"lesserThan:lesser\"" {  } { { "main.vhd" "lesser" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagsHandle flagsHandle:flags " "Elaborating entity \"flagsHandle\" for hierarchy \"flagsHandle:flags\"" {  } { { "main.vhd" "flags" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redLedsHandle redLedsHandle:redLeds " "Elaborating entity \"redLedsHandle\" for hierarchy \"redLedsHandle:redLeds\"" {  } { { "main.vhd" "redLeds" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383316926 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628383317308 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628383317308 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628383317308 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628383317308 "|main|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628383317308 "|main|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/Documentos/GitHub/SD/Projeto 1/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628383317308 "|main|LEDR[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628383317308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628383317359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628383317806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628383317806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628383317835 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628383317835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628383317835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628383317835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628383317839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 07 21:41:57 2021 " "Processing ended: Sat Aug 07 21:41:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628383317839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628383317839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628383317839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628383317839 ""}
