#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 18 01:51:10 2023
# Process ID: 15008
# Current directory: D:/Project/FPGA_XILINX/020_PIEZO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11792 D:\Project\FPGA_XILINX\020_PIEZO\020_PIEZO.xpr
# Log file: D:/Project/FPGA_XILINX/020_PIEZO/vivado.log
# Journal file: D:/Project/FPGA_XILINX/020_PIEZO\vivado.jou
# Running On: DESKTOP-DOLA5FQ, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17083 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.srcs/sim_1/new/piezo01_tb.v w ]
add_files -fileset sim_1 D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.srcs/sim_1/new/piezo01_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.srcs/sim_1/new/piezo01_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.srcs/sim_1/new/piezo01_tb.v
launch_simulation
source PIEZO_tb.tcl
run all
close_sim
launch_simulation
source PIEZO_tb.tcl
close_sim
launch_simulation
source PIEZO_tb.tcl
close_sim
launch_simulation
source PIEZO_tb.tcl
run all
close_sim
launch_simulation
source PIEZO_tb.tcl
close_sim
launch_simulation
source PIEZO_tb.tcl
close_sim
launch_simulation
source PIEZO_tb.tcl
run all
close_sim
launch_simulation
source PIEZO_tb.tcl
run all
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports clk Y18
place_ports {key[0]} G22
place_ports {key[1]} D22
place_ports {key[2]} E22
place_ports {key[3]} G21
place_ports {key[4]} E21
place_ports {key[5]} D21
place_ports {key[6]} C22
place_ports {key[7]} B22
place_ports reset F15
place_ports pwm_out N19
place_ports pwm_en A20
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pwm_en]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pwm_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {key[1]}]]
file mkdir D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.srcs/constrs_1/new
close [ open D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.srcs/constrs_1/new/piezo.xdc w ]
add_files -fileset constrs_1 D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.srcs/constrs_1/new/piezo.xdc
set_property target_constrs_file D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.srcs/constrs_1/new/piezo.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Project/FPGA_XILINX/020_PIEZO/020_PIEZO.runs/impl_1/PIEZO.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
