$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # A [7:0] $end
  $var wire 12 $ S [11:0] $end
  $scope module singextend_wrap $end
   $var wire 32 ) DATA_W [31:0] $end
   $var wire 32 * EXT_W [31:0] $end
   $var wire 8 % A [7:0] $end
   $var wire 12 & S [11:0] $end
   $scope module signext $end
    $var wire 32 ) DATA_W [31:0] $end
    $var wire 32 * EXT_W [31:0] $end
    $var wire 8 ' A [7:0] $end
    $var wire 12 ( S [11:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11000010 #
b111111000010 $
b11000010 %
b111111000010 &
b11000010 '
b111111000010 (
b00000000000000000000000000001000 )
b00000000000000000000000000000100 *
#2000
b11111100 #
b111111111100 $
b11111100 %
b111111111100 &
b11111100 '
b111111111100 (
#4000
b10001101 #
b111110001101 $
b10001101 %
b111110001101 &
b10001101 '
b111110001101 (
#6000
b10101011 #
b111110101011 $
b10101011 %
b111110101011 &
b10101011 '
b111110101011 (
#8000
b10000100 #
b111110000100 $
b10000100 %
b111110000100 &
b10000100 '
b111110000100 (
#10000
b11110111 #
b111111110111 $
b11110111 %
b111111110111 &
b11110111 '
b111111110111 (
#12000
b01000101 #
b000001000101 $
b01000101 %
b000001000101 &
b01000101 '
b000001000101 (
#14000
b11000100 #
b111111000100 $
b11000100 %
b111111000100 &
b11000100 '
b111111000100 (
#16000
b00000101 #
b000000000101 $
b00000101 %
b000000000101 &
b00000101 '
b000000000101 (
#18000
b11100000 #
b111111100000 $
b11100000 %
b111111100000 &
b11100000 '
b111111100000 (
#20000
#20001
