// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition"

// DATE "12/16/2024 12:24:22"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module project_3amt_2025 (
	CLOCK_50,
	RESETn_pin,
	VGA_CLK,
	VGA_VS,
	VGA_HS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	test1_pin,
	test2_pin,
	test3_pin,
	CLK_50M_pin,
	test5_pin,
	CLK_100_pin,
	test7_pin,
	CLK_38_4K_pin,
	test9_pin,
	ENABLE_pin,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	Ext_Clock,
	CCD_FVAL,
	CCD_LVAL,
	CCD_PIXCLK,
	I2C_SCLK,
	I2C_SDAT,
	CCD_DATA,
	KEY,
	SW,
	CCD_MCCLK,
	TRIGGER,
	LEDG,
	VGA_B,
	VGA_G,
	VGA_R,
	VGA_HS_OBS,
	VGA_VS_OBS,
	VGA_BLANK_N_OBS,
	VGA_G7_OBS,
	tempo_flag,
	servo1,
	servo2);
input 	CLOCK_50;
output 	RESETn_pin;
output 	VGA_CLK;
output 	VGA_VS;
output 	VGA_HS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	test1_pin;
output 	test2_pin;
output 	test3_pin;
output 	CLK_50M_pin;
output 	test5_pin;
output 	CLK_100_pin;
output 	test7_pin;
output 	CLK_38_4K_pin;
output 	test9_pin;
output 	ENABLE_pin;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	Ext_Clock;
input 	CCD_FVAL;
input 	CCD_LVAL;
input 	CCD_PIXCLK;
output 	I2C_SCLK;
output 	I2C_SDAT;
input 	[11:0] CCD_DATA;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	CCD_MCCLK;
output 	TRIGGER;
output 	[7:0] LEDG;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;
output 	VGA_HS_OBS;
output 	VGA_VS_OBS;
output 	VGA_BLANK_N_OBS;
output 	VGA_G7_OBS;
output 	tempo_flag;
output 	servo1;
output 	servo2;

// Design Ports Information
// RESETn_pin	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test1_pin	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test2_pin	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test3_pin	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_50M_pin	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test5_pin	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_100_pin	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test7_pin	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_38_4K_pin	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test9_pin	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENABLE_pin	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_MCCLK	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TRIGGER	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS_OBS	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS_OBS	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N_OBS	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G7_OBS	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tempo_flag	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// servo1	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// servo2	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDAT	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ext_Clock	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_PIXCLK	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_FVAL	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_LVAL	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[6]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[7]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[8]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[9]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[10]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[11]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[2]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[1]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CCD_DATA[0]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \I2C_SCLK~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \b2v_inst|u8|Add3~61_sumout ;
wire \KEY[1]~input_o ;
wire \KEY[0]~input_o ;
wire \b2v_inst|u2|Add0~9_sumout ;
wire \b2v_inst|u2|Equal0~0_combout ;
wire \b2v_inst|u2|Cont[16]~DUPLICATE_q ;
wire \b2v_inst|u2|Equal0~1_combout ;
wire \b2v_inst|u2|Cont[13]~DUPLICATE_q ;
wire \b2v_inst|u2|Equal0~2_combout ;
wire \b2v_inst|u2|Equal0~7_combout ;
wire \b2v_inst|u2|Equal0~8_combout ;
wire \b2v_inst|u2|Cont[21]~DUPLICATE_q ;
wire \b2v_inst|u2|Equal0~6_combout ;
wire \b2v_inst|u2|Cont[0]~0_combout ;
wire \b2v_inst|u2|Add0~10 ;
wire \b2v_inst|u2|Add0~33_sumout ;
wire \b2v_inst|u2|Add0~34 ;
wire \b2v_inst|u2|Add0~29_sumout ;
wire \b2v_inst|u2|Add0~30 ;
wire \b2v_inst|u2|Add0~25_sumout ;
wire \b2v_inst|u2|Add0~26 ;
wire \b2v_inst|u2|Add0~21_sumout ;
wire \b2v_inst|u2|Add0~22 ;
wire \b2v_inst|u2|Add0~17_sumout ;
wire \b2v_inst|u2|Add0~18 ;
wire \b2v_inst|u2|Add0~13_sumout ;
wire \b2v_inst|u2|Add0~14 ;
wire \b2v_inst|u2|Add0~81_sumout ;
wire \b2v_inst|u2|Add0~82 ;
wire \b2v_inst|u2|Add0~77_sumout ;
wire \b2v_inst|u2|Add0~78 ;
wire \b2v_inst|u2|Add0~73_sumout ;
wire \b2v_inst|u2|Add0~74 ;
wire \b2v_inst|u2|Add0~69_sumout ;
wire \b2v_inst|u2|Add0~70 ;
wire \b2v_inst|u2|Add0~65_sumout ;
wire \b2v_inst|u2|Add0~66 ;
wire \b2v_inst|u2|Add0~61_sumout ;
wire \b2v_inst|u2|Add0~62 ;
wire \b2v_inst|u2|Add0~57_sumout ;
wire \b2v_inst|u2|Add0~58 ;
wire \b2v_inst|u2|Add0~53_sumout ;
wire \b2v_inst|u2|Add0~54 ;
wire \b2v_inst|u2|Add0~49_sumout ;
wire \b2v_inst|u2|Add0~50 ;
wire \b2v_inst|u2|Add0~45_sumout ;
wire \b2v_inst|u2|Add0~46 ;
wire \b2v_inst|u2|Add0~41_sumout ;
wire \b2v_inst|u2|Add0~42 ;
wire \b2v_inst|u2|Add0~37_sumout ;
wire \b2v_inst|u2|Add0~38 ;
wire \b2v_inst|u2|Add0~5_sumout ;
wire \b2v_inst|u2|Add0~6 ;
wire \b2v_inst|u2|Add0~1_sumout ;
wire \b2v_inst|u2|Add0~2 ;
wire \b2v_inst|u2|Add0~121_sumout ;
wire \b2v_inst|u2|Add0~122 ;
wire \b2v_inst|u2|Add0~117_sumout ;
wire \b2v_inst|u2|Add0~118 ;
wire \b2v_inst|u2|Add0~113_sumout ;
wire \b2v_inst|u2|Add0~114 ;
wire \b2v_inst|u2|Add0~93_sumout ;
wire \b2v_inst|u2|Add0~94 ;
wire \b2v_inst|u2|Add0~89_sumout ;
wire \b2v_inst|u2|Add0~90 ;
wire \b2v_inst|u2|Add0~85_sumout ;
wire \b2v_inst|u2|Add0~86 ;
wire \b2v_inst|u2|Add0~109_sumout ;
wire \b2v_inst|u2|Add0~110 ;
wire \b2v_inst|u2|Add0~105_sumout ;
wire \b2v_inst|u2|Add0~106 ;
wire \b2v_inst|u2|Add0~101_sumout ;
wire \b2v_inst|u2|Add0~102 ;
wire \b2v_inst|u2|Add0~97_sumout ;
wire \b2v_inst|u2|Equal0~4_combout ;
wire \b2v_inst|u2|Equal0~5_combout ;
wire \b2v_inst|u2|oRST_2~0_combout ;
wire \b2v_inst|u2|oRST_2~feeder_combout ;
wire \b2v_inst|u2|oRST_2~q ;
wire \b2v_inst|u8|combo_cnt[6]~DUPLICATE_q ;
wire \b2v_inst|u8|Add2~49_sumout ;
wire \b2v_inst|u8|Add2~50 ;
wire \b2v_inst|u8|Add2~53_sumout ;
wire \b2v_inst|u8|Add2~54 ;
wire \b2v_inst|u8|Add2~9_sumout ;
wire \b2v_inst|u8|Add2~10 ;
wire \b2v_inst|u8|Add2~13_sumout ;
wire \b2v_inst|u8|Add2~14 ;
wire \b2v_inst|u8|Add2~17_sumout ;
wire \b2v_inst|u8|Add2~18 ;
wire \b2v_inst|u8|Add2~21_sumout ;
wire \b2v_inst|u8|Add2~22 ;
wire \b2v_inst|u8|Add2~25_sumout ;
wire \b2v_inst|u8|Add2~26 ;
wire \b2v_inst|u8|Add2~29_sumout ;
wire \b2v_inst|u8|Equal4~0_combout ;
wire \b2v_inst|u8|Add2~30 ;
wire \b2v_inst|u8|Add2~5_sumout ;
wire \b2v_inst|u8|Add2~6 ;
wire \b2v_inst|u8|Add2~45_sumout ;
wire \b2v_inst|u8|Add2~46 ;
wire \b2v_inst|u8|Add2~41_sumout ;
wire \b2v_inst|u8|Add2~42 ;
wire \b2v_inst|u8|Add2~81_sumout ;
wire \b2v_inst|u8|Add2~82 ;
wire \b2v_inst|u8|Add2~85_sumout ;
wire \b2v_inst|u8|Add2~86 ;
wire \b2v_inst|u8|Add2~89_sumout ;
wire \b2v_inst|u8|Add2~90 ;
wire \b2v_inst|u8|Add2~93_sumout ;
wire \b2v_inst|u8|Add2~94 ;
wire \b2v_inst|u8|Add2~97_sumout ;
wire \b2v_inst|u8|Equal4~3_combout ;
wire \b2v_inst|u8|Add2~98 ;
wire \b2v_inst|u8|Add2~1_sumout ;
wire \b2v_inst|u8|Add2~2 ;
wire \b2v_inst|u8|Add2~33_sumout ;
wire \b2v_inst|u8|Add2~34 ;
wire \b2v_inst|u8|Add2~57_sumout ;
wire \b2v_inst|u8|Add2~58 ;
wire \b2v_inst|u8|Add2~37_sumout ;
wire \b2v_inst|u8|Equal4~1_combout ;
wire \b2v_inst|u8|Add2~38 ;
wire \b2v_inst|u8|Add2~77_sumout ;
wire \b2v_inst|u8|combo_cnt[20]~feeder_combout ;
wire \b2v_inst|u8|combo_cnt[20]~DUPLICATE_q ;
wire \b2v_inst|u8|Add2~78 ;
wire \b2v_inst|u8|Add2~73_sumout ;
wire \b2v_inst|u8|combo_cnt[23]~DUPLICATE_q ;
wire \b2v_inst|u8|Add2~74 ;
wire \b2v_inst|u8|Add2~69_sumout ;
wire \b2v_inst|u8|Add2~70 ;
wire \b2v_inst|u8|Add2~65_sumout ;
wire \b2v_inst|u8|Add2~66 ;
wire \b2v_inst|u8|Add2~61_sumout ;
wire \b2v_inst|u8|Equal4~2_combout ;
wire \b2v_inst|u8|Equal4~4_combout ;
wire \b2v_inst|u8|i2c_reset~combout ;
wire \b2v_inst|u8|LessThan2~0_combout ;
wire \b2v_inst|u8|Add3~34 ;
wire \b2v_inst|u8|Add3~37_sumout ;
wire \b2v_inst|u8|Add3~38 ;
wire \b2v_inst|u8|Add3~1_sumout ;
wire \b2v_inst|u8|Add3~2 ;
wire \b2v_inst|u8|Add3~41_sumout ;
wire \b2v_inst|u8|Add3~42 ;
wire \b2v_inst|u8|Add3~45_sumout ;
wire \b2v_inst|u8|Add3~46 ;
wire \b2v_inst|u8|Add3~49_sumout ;
wire \b2v_inst|u8|Add3~50 ;
wire \b2v_inst|u8|Add3~53_sumout ;
wire \b2v_inst|u8|LessThan2~3_combout ;
wire \b2v_inst|u8|LessThan2~1_combout ;
wire \b2v_inst|u8|LessThan2~4_combout ;
wire \b2v_inst|u8|Add3~62 ;
wire \b2v_inst|u8|Add3~57_sumout ;
wire \b2v_inst|u8|Add3~58 ;
wire \b2v_inst|u8|Add3~9_sumout ;
wire \b2v_inst|u8|Add3~10 ;
wire \b2v_inst|u8|Add3~13_sumout ;
wire \b2v_inst|u8|Add3~14 ;
wire \b2v_inst|u8|Add3~17_sumout ;
wire \b2v_inst|u8|Add3~18 ;
wire \b2v_inst|u8|Add3~5_sumout ;
wire \b2v_inst|u8|Add3~6 ;
wire \b2v_inst|u8|Add3~29_sumout ;
wire \b2v_inst|u8|Add3~30 ;
wire \b2v_inst|u8|Add3~25_sumout ;
wire \b2v_inst|u8|Add3~26 ;
wire \b2v_inst|u8|Add3~21_sumout ;
wire \b2v_inst|u8|Add3~22 ;
wire \b2v_inst|u8|Add3~33_sumout ;
wire \b2v_inst|u8|LessThan2~2_combout ;
wire \b2v_inst|u8|mI2C_CTRL_CLK~0_combout ;
wire \b2v_inst|u8|mI2C_CTRL_CLK~q ;
wire \b2v_inst|u8|LUT_INDEX[2]~3_combout ;
wire \b2v_inst|u8|LUT_INDEX[3]~2_combout ;
wire \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ;
wire \b2v_inst|u8|u0|Add0~21_sumout ;
wire \b2v_inst|u8|u0|SD_COUNTER~6_combout ;
wire \I2C_SDAT~input_o ;
wire \b2v_inst|u8|u0|Add0~22 ;
wire \b2v_inst|u8|u0|Add0~26 ;
wire \b2v_inst|u8|u0|Add0~17_sumout ;
wire \b2v_inst|u8|u0|SD_COUNTER~5_combout ;
wire \b2v_inst|u8|u0|Add0~18 ;
wire \b2v_inst|u8|u0|Add0~13_sumout ;
wire \b2v_inst|u8|u0|SD_COUNTER~4_combout ;
wire \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ;
wire \b2v_inst|u8|u0|Add0~14 ;
wire \b2v_inst|u8|u0|Add0~9_sumout ;
wire \b2v_inst|u8|u0|SD_COUNTER~3_combout ;
wire \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ;
wire \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q ;
wire \b2v_inst|u8|u0|ACK3~2_combout ;
wire \b2v_inst|u8|u0|ACK3~1_combout ;
wire \b2v_inst|u8|u0|ACK3~0_combout ;
wire \b2v_inst|u8|u0|ACK3~q ;
wire \b2v_inst|u8|u0|ACK2~1_combout ;
wire \b2v_inst|u8|u0|ACK2~2_combout ;
wire \b2v_inst|u8|u0|ACK2~0_combout ;
wire \b2v_inst|u8|u0|ACK2~q ;
wire \b2v_inst|u8|u0|ACK1~1_combout ;
wire \b2v_inst|u8|u0|SD[23]~0_combout ;
wire \b2v_inst|u8|u0|ACK1~0_combout ;
wire \b2v_inst|u8|u0|ACK1~q ;
wire \b2v_inst|u8|u0|ACK4~1_combout ;
wire \b2v_inst|u8|u0|ACK4~2_combout ;
wire \b2v_inst|u8|u0|ACK4~0_combout ;
wire \b2v_inst|u8|u0|ACK4~q ;
wire \b2v_inst|u8|u0|ACK~combout ;
wire \b2v_inst|u8|mSetup_ST.0001~DUPLICATE_q ;
wire \b2v_inst|u8|Selector1~0_combout ;
wire \b2v_inst|u8|mSetup_ST.0000~q ;
wire \b2v_inst|u8|Selector2~0_combout ;
wire \b2v_inst|u8|mSetup_ST.0001~q ;
wire \b2v_inst|u8|mSetup_ST~12_combout ;
wire \b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q ;
wire \b2v_inst|u8|LUT_INDEX[4]~0_combout ;
wire \b2v_inst|u8|LUT_INDEX[5]~1_combout ;
wire \b2v_inst|u8|LUT_INDEX[0]~4_combout ;
wire \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ;
wire \b2v_inst|u8|Add4~0_combout ;
wire \b2v_inst|u8|LessThan3~0_combout ;
wire \b2v_inst|u8|mI2C_GO~q ;
wire \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q ;
wire \b2v_inst|u8|u0|LessThan2~0_combout ;
wire \b2v_inst|u8|u0|Add0~10 ;
wire \b2v_inst|u8|u0|Add0~6 ;
wire \b2v_inst|u8|u0|Add0~1_sumout ;
wire \b2v_inst|u8|u0|SD_COUNTER~0_combout ;
wire \b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ;
wire \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ;
wire \b2v_inst|u8|u0|Add0~25_sumout ;
wire \b2v_inst|u8|u0|SD_COUNTER~7_combout ;
wire \b2v_inst|u8|u0|Selector0~0_combout ;
wire \b2v_inst|u8|u0|END~0_combout ;
wire \b2v_inst|u8|u0|END~q ;
wire \b2v_inst|u8|mSetup_ST.0010~q ;
wire \b2v_inst|u8|Selector0~0_combout ;
wire \b2v_inst|u8|mI2C_GO~DUPLICATE_q ;
wire \b2v_inst|u8|u0|Add0~5_sumout ;
wire \b2v_inst|u8|u0|SD_COUNTER~1_combout ;
wire \b2v_inst|u8|u0|I2C_SCLK~0_combout ;
wire \b2v_inst|u8|u0|SCLK~q ;
wire \b2v_inst|u8|u0|Selector1~0_combout ;
wire \b2v_inst|u8|u0|SCLK~0_combout ;
wire \b2v_inst|u8|u0|SCLK~DUPLICATE_q ;
wire \b2v_inst|u8|u0|I2C_SCLK~1_combout ;
wire \b2v_inst|u8|u0|SDO~q ;
wire \b2v_inst|u8|Mux2~0_combout ;
wire \b2v_inst|u8|mSetup_ST.0000~DUPLICATE_q ;
wire \b2v_inst|u8|mI2C_DATA[23]~0_combout ;
wire \b2v_inst|u8|u0|SD[23]~2_combout ;
wire \b2v_inst|u8|u0|SD[23]~1_combout ;
wire \b2v_inst|u8|u0|SD[23]~3_combout ;
wire \b2v_inst|u8|Mux0~0_combout ;
wire \b2v_inst|u8|u0|SD[23]~feeder_combout ;
wire \b2v_inst|u8|u0|Mux0~0_combout ;
wire \b2v_inst|u8|Mux1~0_combout ;
wire \b2v_inst|u8|Mux1~1_combout ;
wire \b2v_inst|u8|Mux3~0_combout ;
wire \b2v_inst|u8|u0|Mux0~1_combout ;
wire \b2v_inst|u8|u0|Mux0~13_combout ;
wire \SW[9]~input_o ;
wire \SW[0]~input_o ;
wire \b2v_inst|u8|Add1~53_sumout ;
wire \b2v_inst|u8|Add1~6 ;
wire \b2v_inst|u8|Add1~1_sumout ;
wire \b2v_inst|u8|senosr_exposure~5_combout ;
wire \b2v_inst|u8|always1~2_combout ;
wire \b2v_inst|u8|Add1~2 ;
wire \b2v_inst|u8|Add1~29_sumout ;
wire \b2v_inst|u8|senosr_exposure~12_combout ;
wire \b2v_inst|u8|Add1~30 ;
wire \b2v_inst|u8|Add1~25_sumout ;
wire \b2v_inst|u8|senosr_exposure~11_combout ;
wire \b2v_inst|u8|Add1~26 ;
wire \b2v_inst|u8|Add1~9_sumout ;
wire \b2v_inst|u8|senosr_exposure~7_combout ;
wire \b2v_inst|u8|senosr_exposure~3_combout ;
wire \b2v_inst|u8|always1~1_combout ;
wire \b2v_inst|u8|senosr_exposure~1_combout ;
wire \b2v_inst|u8|always1~0_combout ;
wire \b2v_inst|u8|senosr_exposure~0_combout ;
wire \b2v_inst|u8|senosr_exposure~2_combout ;
wire \b2v_inst|u8|senosr_exposure~4_combout ;
wire \b2v_inst|u8|senosr_exposure~19_combout ;
wire \b2v_inst|u8|Add1~54 ;
wire \b2v_inst|u8|Add1~45_sumout ;
wire \b2v_inst|u8|senosr_exposure~17_combout ;
wire \b2v_inst|u8|Add1~46 ;
wire \b2v_inst|u8|Add1~49_sumout ;
wire \b2v_inst|u8|senosr_exposure~18_combout ;
wire \b2v_inst|u8|Add1~50 ;
wire \b2v_inst|u8|Add1~41_sumout ;
wire \b2v_inst|u8|senosr_exposure~16_combout ;
wire \b2v_inst|u8|Add1~42 ;
wire \b2v_inst|u8|Add1~37_sumout ;
wire \b2v_inst|u8|senosr_exposure~14_combout ;
wire \b2v_inst|u8|Add1~38 ;
wire \b2v_inst|u8|Add1~33_sumout ;
wire \b2v_inst|u8|senosr_exposure~13_combout ;
wire \b2v_inst|u8|Add1~34 ;
wire \b2v_inst|u8|Add1~13_sumout ;
wire \b2v_inst|u8|senosr_exposure~8_combout ;
wire \b2v_inst|u8|Add1~14 ;
wire \b2v_inst|u8|Add1~21_sumout ;
wire \b2v_inst|u8|senosr_exposure~10_combout ;
wire \b2v_inst|u8|Add1~22 ;
wire \b2v_inst|u8|Add1~17_sumout ;
wire \b2v_inst|u8|senosr_exposure~9_combout ;
wire \b2v_inst|u8|Add1~18 ;
wire \b2v_inst|u8|Add1~5_sumout ;
wire \b2v_inst|u8|senosr_exposure~6_combout ;
wire \b2v_inst|u8|Mux12~8_combout ;
wire \b2v_inst|u8|Mux4~0_combout ;
wire \b2v_inst|u8|Mux5~0_combout ;
wire \b2v_inst|u8|Mux11~0_combout ;
wire \b2v_inst|u8|u0|Mux0~2_combout ;
wire \b2v_inst|u8|Mux9~0_combout ;
wire \b2v_inst|u8|u0|SD[14]~feeder_combout ;
wire \b2v_inst|u8|Mux10~0_combout ;
wire \b2v_inst|u8|Mux12~4_combout ;
wire \b2v_inst|u8|Mux16~0_combout ;
wire \b2v_inst|u8|u0|Mux0~5_combout ;
wire \b2v_inst|u8|Mux7~0_combout ;
wire \b2v_inst|u8|Mux6~0_combout ;
wire \b2v_inst|u8|Mux14~0_combout ;
wire \b2v_inst|u8|Mux13~0_combout ;
wire \b2v_inst|u8|u0|Mux0~4_combout ;
wire \b2v_inst|u8|Mux8~0_combout ;
wire \b2v_inst|u8|Mux15~0_combout ;
wire \b2v_inst|u8|u0|Mux0~3_combout ;
wire \b2v_inst|u8|u0|Mux0~6_combout ;
wire \b2v_inst|u8|Mux12~0_combout ;
wire \b2v_inst|u8|Mux19~0_combout ;
wire \b2v_inst|u8|u0|SD[4]~feeder_combout ;
wire \b2v_inst|u8|Mux20~0_combout ;
wire \b2v_inst|u8|u0|SD[3]~feeder_combout ;
wire \b2v_inst|u8|Mux18~0_combout ;
wire \b2v_inst|u8|u0|SD[5]~feeder_combout ;
wire \b2v_inst|u8|u0|Mux0~8_combout ;
wire \b2v_inst|u8|senosr_exposure[0]~15_combout ;
wire \b2v_inst|u8|Mux22~0_combout ;
wire \b2v_inst|u8|Mux23~0_combout ;
wire \b2v_inst|u8|u0|Mux0~7_combout ;
wire \b2v_inst|u8|u0|Mux0~9_combout ;
wire \b2v_inst|u8|u0|SDO~0_combout ;
wire \b2v_inst|u8|u0|SDO~DUPLICATE_q ;
wire \b2v_inst|u2|oRST_1~0_combout ;
wire \b2v_inst|u2|Equal0~3_combout ;
wire \b2v_inst|u2|oRST_1~1_combout ;
wire \b2v_inst|u2|oRST_1~q ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \b2v_inst9|altpll_component|auto_generated|fb_clkin ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \b2v_inst2|Add1~21_sumout ;
wire \b2v_inst2|Add1~10 ;
wire \b2v_inst2|Add1~5_sumout ;
wire \b2v_inst2|Add0~37_sumout ;
wire \b2v_inst2|Add0~34 ;
wire \b2v_inst2|Add0~25_sumout ;
wire \b2v_inst2|Add0~26 ;
wire \b2v_inst2|Add0~21_sumout ;
wire \b2v_inst2|Add0~22 ;
wire \b2v_inst2|Add0~17_sumout ;
wire \b2v_inst2|Add0~18 ;
wire \b2v_inst2|Add0~13_sumout ;
wire \b2v_inst2|Add0~14 ;
wire \b2v_inst2|Add0~9_sumout ;
wire \b2v_inst2|Add0~10 ;
wire \b2v_inst2|Add0~1_sumout ;
wire \b2v_inst2|Add0~2 ;
wire \b2v_inst2|Add0~5_sumout ;
wire \b2v_inst2|process_0~0_combout ;
wire \b2v_inst2|Add0~38 ;
wire \b2v_inst2|Add0~29_sumout ;
wire \b2v_inst2|Add0~30 ;
wire \b2v_inst2|Add0~33_sumout ;
wire \b2v_inst2|comptX[1]~DUPLICATE_q ;
wire \b2v_inst2|Equal0~0_combout ;
wire \b2v_inst2|Equal0~1_combout ;
wire \b2v_inst2|Equal0~2_combout ;
wire \b2v_inst2|Add1~6 ;
wire \b2v_inst2|Add1~37_sumout ;
wire \b2v_inst2|Add1~38 ;
wire \b2v_inst2|Add1~33_sumout ;
wire \b2v_inst2|Add1~34 ;
wire \b2v_inst2|Add1~25_sumout ;
wire \b2v_inst2|Add1~26 ;
wire \b2v_inst2|Add1~29_sumout ;
wire \b2v_inst2|comptY[8]~DUPLICATE_q ;
wire \b2v_inst2|IMGY_out~1_combout ;
wire \b2v_inst2|Add1~30 ;
wire \b2v_inst2|Add1~1_sumout ;
wire \b2v_inst2|process_0~1_combout ;
wire \b2v_inst2|process_0~2_combout ;
wire \b2v_inst2|Add1~22 ;
wire \b2v_inst2|Add1~17_sumout ;
wire \b2v_inst2|Add1~18 ;
wire \b2v_inst2|Add1~13_sumout ;
wire \b2v_inst2|Add1~14 ;
wire \b2v_inst2|Add1~9_sumout ;
wire \b2v_inst2|LessThan6~0_combout ;
wire \b2v_inst2|LessThan6~1_combout ;
wire \b2v_inst2|VSYNC~q ;
wire \b2v_inst2|comptX[4]~DUPLICATE_q ;
wire \b2v_inst2|LessThan2~0_combout ;
wire \b2v_inst2|LessThan2~1_combout ;
wire \b2v_inst2|HSYNC~q ;
wire \b2v_inst2|IMGY_out~2_combout ;
wire \b2v_inst2|IMGY_out~0_combout ;
wire \b2v_inst2|IMGY_out~3_combout ;
wire \b2v_inst2|LessThan4~0_combout ;
wire \b2v_inst2|IMG~0_combout ;
wire \SW[1]~input_o ;
wire \b2v_inst11|Add2~37_sumout ;
wire \b2v_inst11|Equal2~3_combout ;
wire \b2v_inst11|Add2~2 ;
wire \b2v_inst11|Add2~17_sumout ;
wire \b2v_inst11|Add2~18 ;
wire \b2v_inst11|Add2~9_sumout ;
wire \b2v_inst11|Add2~10 ;
wire \b2v_inst11|Add2~21_sumout ;
wire \b2v_inst11|Add2~22 ;
wire \b2v_inst11|Add2~25_sumout ;
wire \b2v_inst11|Add2~26 ;
wire \b2v_inst11|Add2~53_sumout ;
wire \b2v_inst11|Equal2~2_combout ;
wire \b2v_inst11|Equal2~0_combout ;
wire \b2v_inst11|Equal2~1_combout ;
wire \b2v_inst11|counter_1[24]~0_combout ;
wire \b2v_inst11|Add2~38 ;
wire \b2v_inst11|Add2~41_sumout ;
wire \b2v_inst11|Add2~42 ;
wire \b2v_inst11|Add2~45_sumout ;
wire \b2v_inst11|Add2~46 ;
wire \b2v_inst11|Add2~33_sumout ;
wire \b2v_inst11|Add2~34 ;
wire \b2v_inst11|Add2~29_sumout ;
wire \b2v_inst11|Add2~30 ;
wire \b2v_inst11|Add2~97_sumout ;
wire \b2v_inst11|Add2~98 ;
wire \b2v_inst11|Add2~93_sumout ;
wire \b2v_inst11|Add2~94 ;
wire \b2v_inst11|Add2~89_sumout ;
wire \b2v_inst11|Add2~90 ;
wire \b2v_inst11|Add2~85_sumout ;
wire \b2v_inst11|Add2~86 ;
wire \b2v_inst11|Add2~81_sumout ;
wire \b2v_inst11|Add2~82 ;
wire \b2v_inst11|Add2~77_sumout ;
wire \b2v_inst11|Add2~78 ;
wire \b2v_inst11|Add2~73_sumout ;
wire \b2v_inst11|Add2~74 ;
wire \b2v_inst11|Add2~69_sumout ;
wire \b2v_inst11|Add2~70 ;
wire \b2v_inst11|Add2~61_sumout ;
wire \b2v_inst11|Add2~62 ;
wire \b2v_inst11|Add2~65_sumout ;
wire \b2v_inst11|Add2~66 ;
wire \b2v_inst11|Add2~57_sumout ;
wire \b2v_inst11|Add2~58 ;
wire \b2v_inst11|Add2~13_sumout ;
wire \b2v_inst11|Add2~14 ;
wire \b2v_inst11|Add2~49_sumout ;
wire \b2v_inst11|Add2~50 ;
wire \b2v_inst11|Add2~5_sumout ;
wire \b2v_inst11|Add2~6 ;
wire \b2v_inst11|Add2~1_sumout ;
wire \b2v_inst11|Equal2~4_combout ;
wire \b2v_inst11|CLK_1_s~0_combout ;
wire \b2v_inst11|CLK_1_s~q ;
wire \SW[2]~input_o ;
wire \b2v_inst2|Y[4]~1_combout ;
wire \b2v_inst2|Add6~26 ;
wire \b2v_inst2|Add6~34 ;
wire \b2v_inst2|Add6~2 ;
wire \b2v_inst2|Add6~30 ;
wire \b2v_inst2|Add6~14 ;
wire \b2v_inst2|Add6~6 ;
wire \b2v_inst2|Add6~10 ;
wire \b2v_inst2|Add6~22 ;
wire \b2v_inst2|Add6~17_sumout ;
wire \b2v_inst2|Add6~21_sumout ;
wire \b2v_inst2|Add6~25_sumout ;
wire \b2v_inst2|Y[0]~2_combout ;
wire \b2v_inst3|Equal1~1_combout ;
wire \b2v_inst2|Add6~1_sumout ;
wire \b2v_inst2|Y[2]~0_combout ;
wire \b2v_inst2|Add6~33_sumout ;
wire \b2v_inst2|Add6~29_sumout ;
wire \b2v_inst3|Equal1~2_combout ;
wire \b2v_inst2|Add6~13_sumout ;
wire \b2v_inst2|Add6~5_sumout ;
wire \b2v_inst2|Add6~9_sumout ;
wire \b2v_inst3|Equal1~0_combout ;
wire \b2v_inst3|newImage_out~0_combout ;
wire \b2v_inst2|X[1]~1_combout ;
wire \b2v_inst3|nri[6]~0_combout ;
wire \b2v_inst2|X[0]~0_combout ;
wire \b2v_inst2|X[3]~2_combout ;
wire \b2v_inst3|newImage_out~1_combout ;
wire \b2v_inst3|newImage_out~combout ;
wire \b2v_inst11|Add1~49_sumout ;
wire \b2v_inst11|Add1~58 ;
wire \b2v_inst11|Add1~61_sumout ;
wire \b2v_inst11|Add1~62 ;
wire \b2v_inst11|Add1~65_sumout ;
wire \b2v_inst11|Add1~66 ;
wire \b2v_inst11|Add1~69_sumout ;
wire \b2v_inst11|Add1~70 ;
wire \b2v_inst11|Add1~1_sumout ;
wire \b2v_inst11|Add1~2 ;
wire \b2v_inst11|Add1~5_sumout ;
wire \b2v_inst11|Add1~6 ;
wire \b2v_inst11|Add1~9_sumout ;
wire \b2v_inst11|Add1~10 ;
wire \b2v_inst11|Add1~13_sumout ;
wire \b2v_inst11|Add1~14 ;
wire \b2v_inst11|Add1~17_sumout ;
wire \b2v_inst11|Add1~18 ;
wire \b2v_inst11|Add1~21_sumout ;
wire \b2v_inst11|Add1~22 ;
wire \b2v_inst11|Add1~33_sumout ;
wire \b2v_inst11|Add1~34 ;
wire \b2v_inst11|Add1~25_sumout ;
wire \b2v_inst11|Equal1~0_combout ;
wire \b2v_inst11|Add1~26 ;
wire \b2v_inst11|Add1~45_sumout ;
wire \b2v_inst11|Add1~46 ;
wire \b2v_inst11|Add1~41_sumout ;
wire \b2v_inst11|Add1~42 ;
wire \b2v_inst11|Add1~37_sumout ;
wire \b2v_inst11|Add1~38 ;
wire \b2v_inst11|Add1~29_sumout ;
wire \b2v_inst11|Equal1~1_combout ;
wire \b2v_inst11|counter_100[17]~0_combout ;
wire \b2v_inst11|Add1~50 ;
wire \b2v_inst11|Add1~53_sumout ;
wire \b2v_inst11|Add1~54 ;
wire \b2v_inst11|Add1~57_sumout ;
wire \b2v_inst11|Equal1~2_combout ;
wire \b2v_inst11|CLK_100_s~0_combout ;
wire \b2v_inst11|CLK_100_s~q ;
wire \b2v_inst11|Add0~37_sumout ;
wire \b2v_inst11|Equal0~1_combout ;
wire \b2v_inst11|Add0~2 ;
wire \b2v_inst11|Add0~21_sumout ;
wire \b2v_inst11|Add0~22 ;
wire \b2v_inst11|Add0~17_sumout ;
wire \b2v_inst11|Add0~18 ;
wire \b2v_inst11|Add0~13_sumout ;
wire \b2v_inst11|Add0~14 ;
wire \b2v_inst11|Add0~9_sumout ;
wire \b2v_inst11|Equal0~0_combout ;
wire \b2v_inst11|counter_38_4K[9]~0_combout ;
wire \b2v_inst11|Add0~38 ;
wire \b2v_inst11|Add0~33_sumout ;
wire \b2v_inst11|Add0~34 ;
wire \b2v_inst11|Add0~29_sumout ;
wire \b2v_inst11|Add0~30 ;
wire \b2v_inst11|Add0~25_sumout ;
wire \b2v_inst11|Add0~26 ;
wire \b2v_inst11|Add0~5_sumout ;
wire \b2v_inst11|Add0~6 ;
wire \b2v_inst11|Add0~1_sumout ;
wire \b2v_inst11|CLK_38_4K_s~0_combout ;
wire \b2v_inst11|CLK_38_4K_s~q ;
wire \b2v_inst13|Add0~1_sumout ;
wire \SW[8]~input_o ;
wire \b2v_inst13|Add0~6 ;
wire \b2v_inst13|Add0~9_sumout ;
wire \b2v_inst13|Add0~10 ;
wire \b2v_inst13|Add0~13_sumout ;
wire \b2v_inst13|Add0~14 ;
wire \b2v_inst13|Add0~25_sumout ;
wire \b2v_inst13|Add0~26 ;
wire \b2v_inst13|Add0~21_sumout ;
wire \b2v_inst13|Add0~22 ;
wire \b2v_inst13|Add0~17_sumout ;
wire \b2v_inst13|Equal0~0_combout ;
wire \b2v_inst13|counter_mili[1]~0_combout ;
wire \b2v_inst13|Add0~2 ;
wire \b2v_inst13|Add0~5_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~22 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~18 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~10 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~14 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~22 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~18 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~14 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~10 ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_7~22_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_7~18_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_7~14_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_7~10_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \b2v_inst13|Add4~0_combout ;
wire \b2v_inst13|Add4~2_combout ;
wire \b2v_inst13|Add4~1_combout ;
wire \b2v_inst13|Mux6~0_combout ;
wire \b2v_inst13|Mux5~0_combout ;
wire \b2v_inst13|Mux4~0_combout ;
wire \b2v_inst13|Mux3~0_combout ;
wire \b2v_inst13|Mux2~0_combout ;
wire \b2v_inst13|Mux1~0_combout ;
wire \b2v_inst13|Mux0~0_combout ;
wire \b2v_inst13|Mux13~0_combout ;
wire \b2v_inst13|Mux12~0_combout ;
wire \b2v_inst13|Mux11~0_combout ;
wire \b2v_inst13|Mux10~0_combout ;
wire \b2v_inst13|Mux9~0_combout ;
wire \b2v_inst13|Mux8~0_combout ;
wire \b2v_inst13|Mux7~0_combout ;
wire \b2v_inst13|counter_sec~0_combout ;
wire \b2v_inst13|counter_sec~1_combout ;
wire \b2v_inst13|Equal1~1_combout ;
wire \b2v_inst13|counter_sec~3_combout ;
wire \b2v_inst13|Equal1~0_combout ;
wire \b2v_inst13|counter_sec~2_combout ;
wire \b2v_inst13|counter_sec~5_combout ;
wire \b2v_inst13|counter_sec~4_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~22 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~18 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~14 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~10 ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_6~26_cout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_6~22_cout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_6~18_cout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_6~14_cout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_6~10_cout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \b2v_inst13|Add6~0_combout ;
wire \b2v_inst13|Add6~1_combout ;
wire \b2v_inst13|Add6~2_combout ;
wire \b2v_inst13|Mux20~0_combout ;
wire \b2v_inst13|Mux19~0_combout ;
wire \b2v_inst13|Mux18~0_combout ;
wire \b2v_inst13|Mux17~0_combout ;
wire \b2v_inst13|Mux16~0_combout ;
wire \b2v_inst13|Mux15~0_combout ;
wire \b2v_inst13|Mux14~0_combout ;
wire \b2v_inst13|Mux27~0_combout ;
wire \b2v_inst13|Mux26~0_combout ;
wire \b2v_inst13|Mux25~0_combout ;
wire \b2v_inst13|Mux24~0_combout ;
wire \b2v_inst13|Mux23~0_combout ;
wire \b2v_inst13|Mux22~0_combout ;
wire \b2v_inst13|Mux21~0_combout ;
wire \b2v_inst13|Add2~1_sumout ;
wire \b2v_inst13|Add2~2 ;
wire \b2v_inst13|Add2~5_sumout ;
wire \b2v_inst13|counter_min[0]~1_combout ;
wire \b2v_inst13|Add2~6 ;
wire \b2v_inst13|Add2~9_sumout ;
wire \b2v_inst13|Add2~10 ;
wire \b2v_inst13|Add2~13_sumout ;
wire \b2v_inst13|Add2~14 ;
wire \b2v_inst13|Add2~25_sumout ;
wire \b2v_inst13|Add2~26 ;
wire \b2v_inst13|Add2~21_sumout ;
wire \b2v_inst13|Add2~22 ;
wire \b2v_inst13|Add2~17_sumout ;
wire \b2v_inst13|Equal2~0_combout ;
wire \b2v_inst13|counter_min[0]~0_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~26_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~22 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~18 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~10 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~14 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~6_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~9_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~13_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_5~21_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~26_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~22 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~18 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~14 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~10 ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~6_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~9_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~13_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11_combout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~17_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_6~21_sumout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_7~26_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_7~22_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_7~18_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_7~14_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_7~10_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_7~6_cout ;
wire \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ;
wire \b2v_inst13|Add8~0_combout ;
wire \b2v_inst13|Add8~2_combout ;
wire \b2v_inst13|Add8~1_combout ;
wire \b2v_inst13|Mux34~0_combout ;
wire \b2v_inst13|Mux33~0_combout ;
wire \b2v_inst13|Mux32~0_combout ;
wire \b2v_inst13|Mux31~0_combout ;
wire \b2v_inst13|Mux30~0_combout ;
wire \b2v_inst13|Mux29~0_combout ;
wire \b2v_inst13|Mux28~0_combout ;
wire \b2v_inst13|Mux41~0_combout ;
wire \b2v_inst13|Mux40~0_combout ;
wire \b2v_inst13|Mux39~0_combout ;
wire \b2v_inst13|Mux38~0_combout ;
wire \b2v_inst13|Mux37~0_combout ;
wire \b2v_inst13|Mux36~0_combout ;
wire \b2v_inst13|Mux35~0_combout ;
wire \b2v_inst|rClk[0]~0_combout ;
wire \b2v_inst|rClk[0]~feeder_combout ;
wire \b2v_inst3|gen~18_combout ;
wire \b2v_inst3|LessThan21~0_combout ;
wire \b2v_inst2|X[3]~3_combout ;
wire \b2v_inst3|LessThan8~0_combout ;
wire \b2v_inst3|LessThan8~1_combout ;
wire \b2v_inst3|LessThan21~1_combout ;
wire \b2v_inst3|LessThan4~0_combout ;
wire \b2v_inst3|LessThan4~1_combout ;
wire \b2v_inst3|gen~20_combout ;
wire \b2v_inst3|LessThan26~1_combout ;
wire \b2v_inst3|LessThan26~0_combout ;
wire \b2v_inst3|LessThan24~1_combout ;
wire \b2v_inst3|gen~19_combout ;
wire \b2v_inst3|LessThan23~0_combout ;
wire \b2v_inst3|LessThan23~1_combout ;
wire \b2v_inst3|LessThan23~2_combout ;
wire \b2v_inst3|LessThan25~0_combout ;
wire \b2v_inst3|LessThan25~1_combout ;
wire \b2v_inst3|gen~22_combout ;
wire \b2v_inst3|LessThan19~0_combout ;
wire \b2v_inst3|LessThan24~0_combout ;
wire \b2v_inst3|LessThan18~0_combout ;
wire \b2v_inst3|nbi[0]~0_combout ;
wire \b2v_inst3|gen~21_combout ;
wire \b2v_inst3|nbi[0]~1_combout ;
wire \b2v_inst3|gen~9_combout ;
wire \b2v_inst3|LessThan13~0_combout ;
wire \b2v_inst3|LessThan9~0_combout ;
wire \b2v_inst3|LessThan14~0_combout ;
wire \b2v_inst3|LessThan15~0_combout ;
wire \b2v_inst3|LessThan15~1_combout ;
wire \b2v_inst3|gen~8_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout ;
wire \b2v_inst3|gen~10_combout ;
wire \b2v_inst3|gen~0_combout ;
wire \b2v_inst3|gen~1_combout ;
wire \b2v_inst3|nri[0]~2_combout ;
wire \b2v_inst3|Mux32~0_combout ;
wire \b2v_inst2|X[7]~8_combout ;
wire \b2v_inst2|X[2]~7_combout ;
wire \b2v_inst2|X[6]~6_combout ;
wire \b2v_inst3|gen~12_combout ;
wire \b2v_inst3|LessThan11~0_combout ;
wire \b2v_inst3|LessThan11~1_combout ;
wire \b2v_inst2|Y[4]~3_combout ;
wire \b2v_inst3|LessThan11~2_combout ;
wire \b2v_inst3|LessThan16~0_combout ;
wire \b2v_inst2|Y[3]~4_combout ;
wire \b2v_inst3|LessThan10~0_combout ;
wire \b2v_inst2|X[5]~5_combout ;
wire \b2v_inst2|X[4]~4_combout ;
wire \b2v_inst3|gen~11_combout ;
wire \b2v_inst3|gen~13_combout ;
wire \b2v_inst3|gen~14_combout ;
wire \b2v_inst3|gen~15_combout ;
wire \b2v_inst3|gen~16_combout ;
wire \b2v_inst3|gen~17_combout ;
wire \b2v_inst3|Equal10~0_combout ;
wire \b2v_inst3|gen~3_combout ;
wire \b2v_inst2|LessThan4~1_combout ;
wire \b2v_inst3|LessThan0~0_combout ;
wire \b2v_inst3|LessThan12~0_combout ;
wire \b2v_inst2|Equal0~3_combout ;
wire \b2v_inst3|LessThan13~1_combout ;
wire \b2v_inst3|gen~4_combout ;
wire \b2v_inst3|LessThan16~1_combout ;
wire \b2v_inst3|gen~6_combout ;
wire \b2v_inst3|LessThan17~0_combout ;
wire \b2v_inst3|LessThan17~1_combout ;
wire \b2v_inst3|gen~7_combout ;
wire \b2v_inst3|gen~5_combout ;
wire \b2v_inst3|nri[0]~1_combout ;
wire \b2v_inst3|Equal9~0_combout ;
wire \b2v_inst3|gen~2_combout ;
wire \b2v_inst3|ngi[0]~0_combout ;
wire \b2v_inst3|nbi[0]~2_combout ;
wire \b2v_inst3|LessThan6~0_combout ;
wire \b2v_inst3|LessThan6~1_combout ;
wire \b2v_inst3|gen~28_combout ;
wire \b2v_inst3|gen~29_combout ;
wire \b2v_inst3|LessThan7~0_combout ;
wire \b2v_inst3|LessThan7~1_combout ;
wire \b2v_inst3|gen~27_combout ;
wire \b2v_inst3|gen~30_combout ;
wire \b2v_inst3|ngi[0]~2_combout ;
wire \b2v_inst3|LessThan5~0_combout ;
wire \b2v_inst3|LessThan5~1_combout ;
wire \b2v_inst3|gen~25_combout ;
wire \b2v_inst3|gen~26_combout ;
wire \b2v_inst3|gen~24_combout ;
wire \b2v_inst3|ngi[0]~1_combout ;
wire \b2v_inst3|gen~33_combout ;
wire \b2v_inst2|Y[6]~5_combout ;
wire \b2v_inst3|LessThan8~2_combout ;
wire \b2v_inst3|gen~31_combout ;
wire \b2v_inst3|gen~32_combout ;
wire \b2v_inst3|ngi[0]~3_combout ;
wire \b2v_inst3|gen~34_combout ;
wire \b2v_inst3|gen~23_combout ;
wire \b2v_inst3|nri[6]~10_combout ;
wire \b2v_inst3|LessThan3~0_combout ;
wire \b2v_inst3|LessThan3~1_combout ;
wire \b2v_inst3|nri[6]~3_combout ;
wire \b2v_inst3|nri[6]~4_combout ;
wire \b2v_inst2|IMGY_out~4_combout ;
wire \b2v_inst3|nri[6]~6_combout ;
wire \b2v_inst3|Equal1~3_combout ;
wire \b2v_inst3|nri[6]~5_combout ;
wire \b2v_inst3|LessThan1~0_combout ;
wire \b2v_inst3|nri[6]~7_combout ;
wire \b2v_inst3|nri[6]~8_combout ;
wire \b2v_inst3|nri[6]~9_combout ;
wire \b2v_inst3|b_out~0_combout ;
wire \CCD_PIXCLK~input_o ;
wire \CCD_PIXCLK~inputCLKENA0_outclk ;
wire \b2v_inst|u3|Add1~37_sumout ;
wire \CCD_FVAL~input_o ;
wire \b2v_inst|rCCD_FVAL~feeder_combout ;
wire \b2v_inst|rCCD_FVAL~q ;
wire \b2v_inst|u3|Pre_FVAL~feeder_combout ;
wire \b2v_inst|u3|Pre_FVAL~q ;
wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \b2v_inst|u3|mSTART~0_combout ;
wire \b2v_inst|u3|mSTART~q ;
wire \b2v_inst|u3|mCCD_FVAL~0_combout ;
wire \b2v_inst|u3|mCCD_FVAL~q ;
wire \CCD_LVAL~input_o ;
wire \b2v_inst|rCCD_LVAL~feeder_combout ;
wire \b2v_inst|rCCD_LVAL~q ;
wire \b2v_inst|u3|mCCD_LVAL~feeder_combout ;
wire \b2v_inst|u3|mCCD_LVAL~q ;
wire \b2v_inst|u3|Add0~41_sumout ;
wire \b2v_inst|u3|X_Cont[6]~1_combout ;
wire \b2v_inst|u3|LessThan0~2_combout ;
wire \b2v_inst|u3|LessThan0~0_combout ;
wire \b2v_inst|u3|X_Cont[2]~DUPLICATE_q ;
wire \b2v_inst|u3|LessThan0~1_combout ;
wire \b2v_inst|u3|X_Cont[6]~0_combout ;
wire \b2v_inst|u3|X_Cont[0]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~42 ;
wire \b2v_inst|u3|Add0~1_sumout ;
wire \b2v_inst|u3|X_Cont[1]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~2 ;
wire \b2v_inst|u3|Add0~5_sumout ;
wire \b2v_inst|u3|Add0~6 ;
wire \b2v_inst|u3|Add0~9_sumout ;
wire \b2v_inst|u3|X_Cont[3]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~10 ;
wire \b2v_inst|u3|Add0~13_sumout ;
wire \b2v_inst|u3|X_Cont[4]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~14 ;
wire \b2v_inst|u3|Add0~17_sumout ;
wire \b2v_inst|u3|X_Cont[5]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~18 ;
wire \b2v_inst|u3|Add0~21_sumout ;
wire \b2v_inst|u3|X_Cont[6]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~22 ;
wire \b2v_inst|u3|Add0~25_sumout ;
wire \b2v_inst|u3|X_Cont[7]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~26 ;
wire \b2v_inst|u3|Add0~29_sumout ;
wire \b2v_inst|u3|X_Cont[8]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~30 ;
wire \b2v_inst|u3|Add0~33_sumout ;
wire \b2v_inst|u3|X_Cont[9]~DUPLICATE_q ;
wire \b2v_inst|u3|Add0~34 ;
wire \b2v_inst|u3|Add0~37_sumout ;
wire \b2v_inst|u3|Add0~38 ;
wire \b2v_inst|u3|Add0~53_sumout ;
wire \b2v_inst|u3|Add0~54 ;
wire \b2v_inst|u3|Add0~57_sumout ;
wire \b2v_inst|u3|Add0~58 ;
wire \b2v_inst|u3|Add0~61_sumout ;
wire \b2v_inst|u3|Add0~62 ;
wire \b2v_inst|u3|Add0~49_sumout ;
wire \b2v_inst|u3|Add0~50 ;
wire \b2v_inst|u3|Add0~45_sumout ;
wire \b2v_inst|u3|LessThan0~4_combout ;
wire \b2v_inst|u3|LessThan0~5_combout ;
wire \b2v_inst|u3|LessThan0~3_combout ;
wire \b2v_inst|u3|Y_Cont[2]~0_combout ;
wire \b2v_inst|u3|Add1~38 ;
wire \b2v_inst|u3|Add1~21_sumout ;
wire \b2v_inst|u3|Add1~22 ;
wire \b2v_inst|u3|Add1~25_sumout ;
wire \b2v_inst|u3|Add1~26 ;
wire \b2v_inst|u3|Add1~29_sumout ;
wire \b2v_inst|u3|Add1~30 ;
wire \b2v_inst|u3|Add1~33_sumout ;
wire \b2v_inst|u3|Add1~34 ;
wire \b2v_inst|u3|Add1~9_sumout ;
wire \b2v_inst|u3|Add1~10 ;
wire \b2v_inst|u3|Add1~17_sumout ;
wire \b2v_inst|u3|Add1~18 ;
wire \b2v_inst|u3|Add1~13_sumout ;
wire \b2v_inst|u3|Add1~14 ;
wire \b2v_inst|u3|Add1~1_sumout ;
wire \b2v_inst|u4|always1~0_combout ;
wire \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ;
wire \b2v_inst|u3|Add1~2 ;
wire \b2v_inst|u3|Add1~5_sumout ;
wire \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ;
wire \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ;
wire \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ;
wire \b2v_inst|u3|oDVAL~combout ;
wire \CCD_DATA[5]~input_o ;
wire \b2v_inst|rCCD_DATA[5]~feeder_combout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~sumout ;
wire \~GND~combout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1_sumout ;
wire \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ;
wire \CCD_DATA[6]~input_o ;
wire \b2v_inst|u3|mCCD_DATA[6]~feeder_combout ;
wire \CCD_DATA[7]~input_o ;
wire \b2v_inst|u3|mCCD_DATA[7]~feeder_combout ;
wire \b2v_inst|u4|mDATAd_0[5]~feeder_combout ;
wire \b2v_inst|u4|Add0~32_combout ;
wire \CCD_DATA[2]~input_o ;
wire \b2v_inst|rCCD_DATA[2]~feeder_combout ;
wire \b2v_inst|u3|mCCD_DATA[2]~feeder_combout ;
wire \CCD_DATA[3]~input_o ;
wire \b2v_inst|rCCD_DATA[3]~feeder_combout ;
wire \CCD_DATA[4]~input_o ;
wire \CCD_DATA[10]~input_o ;
wire \b2v_inst|rCCD_DATA[10]~feeder_combout ;
wire \b2v_inst|u3|mCCD_DATA[10]~feeder_combout ;
wire \CCD_DATA[11]~input_o ;
wire \b2v_inst|rCCD_DATA[11]~feeder_combout ;
wire \b2v_inst|u4|Add0~43_combout ;
wire \b2v_inst|u4|mDATAd_1[4]~feeder_combout ;
wire \b2v_inst|u4|Add0~48_combout ;
wire \b2v_inst|u4|mDATAd_1[3]~feeder_combout ;
wire \b2v_inst|u4|Add0~53_combout ;
wire \CCD_DATA[0]~input_o ;
wire \b2v_inst|u3|mCCD_DATA[0]~feeder_combout ;
wire \CCD_DATA[1]~input_o ;
wire \b2v_inst|rCCD_DATA[1]~feeder_combout ;
wire \b2v_inst|u4|Add0~58_combout ;
wire \b2v_inst|u4|Add0~63_combout ;
wire \b2v_inst|u4|Add0~61_cout ;
wire \b2v_inst|u4|Add0~56_cout ;
wire \b2v_inst|u4|Add0~51_cout ;
wire \b2v_inst|u4|Add0~46_cout ;
wire \b2v_inst|u4|Add0~35_cout ;
wire \b2v_inst|u4|Add0~1_sumout ;
wire \b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ;
wire \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ;
wire \b2v_inst2|Y[1]~6_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ;
wire \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ;
wire \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ;
wire \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \b2v_inst2|Y[5]~9_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \b2v_inst3|gi~8_combout ;
wire \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ;
wire \b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \b2v_inst|u4|mwrite_DPRAM~q ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \b2v_inst3|gi~6_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \b2v_inst3|gi~7_combout ;
wire \b2v_inst2|Y[7]~8_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \b2v_inst3|gi~5_combout ;
wire \b2v_inst3|gi~9_combout ;
wire \b2v_inst2|Y[8]~7_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout ;
wire \b2v_inst3|gi~2_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout ;
wire \b2v_inst3|gi~1_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout ;
wire \b2v_inst3|gi~3_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout ;
wire \b2v_inst3|gi~0_combout ;
wire \b2v_inst3|gi~4_combout ;
wire \b2v_inst3|gi~10_combout ;
wire \b2v_inst3|b_out~1_combout ;
wire \b2v_inst|u4|Add0~37_combout ;
wire \b2v_inst|u4|mDATAd_1[6]~feeder_combout ;
wire \b2v_inst|u4|Add0~2 ;
wire \b2v_inst|u4|Add0~5_sumout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \b2v_inst3|gi~19_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \b2v_inst3|gi~16_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \b2v_inst3|gi~17_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \b2v_inst3|gi~18_combout ;
wire \b2v_inst3|gi~20_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout ;
wire \b2v_inst3|gi~14_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout ;
wire \b2v_inst3|gi~12_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout ;
wire \b2v_inst3|gi~11_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout ;
wire \b2v_inst3|gi~13_combout ;
wire \b2v_inst3|gi~15_combout ;
wire \b2v_inst3|gi~21_combout ;
wire \b2v_inst3|b_out~2_combout ;
wire \CCD_DATA[8]~input_o ;
wire \b2v_inst|u3|mCCD_DATA[8]~feeder_combout ;
wire \CCD_DATA[9]~input_o ;
wire \b2v_inst|u4|Add0~38_combout ;
wire \b2v_inst|u4|Add0~6 ;
wire \b2v_inst|u4|Add0~9_sumout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \b2v_inst3|gi~29_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \b2v_inst3|gi~28_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \b2v_inst3|gi~30_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \b2v_inst3|gi~27_combout ;
wire \b2v_inst3|gi~31_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout ;
wire \b2v_inst3|gi~22_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout ;
wire \b2v_inst3|gi~23_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout ;
wire \b2v_inst3|gi~25_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout ;
wire \b2v_inst3|gi~24_combout ;
wire \b2v_inst3|gi~26_combout ;
wire \b2v_inst3|gi~32_combout ;
wire \b2v_inst3|b_out~3_combout ;
wire \b2v_inst|u4|Add0~39_combout ;
wire \b2v_inst|u4|mDATAd_1[8]~feeder_combout ;
wire \b2v_inst|u4|Add0~10 ;
wire \b2v_inst|u4|Add0~13_sumout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \b2v_inst3|gi~38_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \b2v_inst3|gi~39_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \b2v_inst3|gi~40_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \b2v_inst3|gi~41_combout ;
wire \b2v_inst3|gi~42_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout ;
wire \b2v_inst3|gi~36_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout ;
wire \b2v_inst3|gi~35_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout ;
wire \b2v_inst3|gi~33_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout ;
wire \b2v_inst3|gi~34_combout ;
wire \b2v_inst3|gi~37_combout ;
wire \b2v_inst3|gi~43_combout ;
wire \b2v_inst3|b_out~4_combout ;
wire \b2v_inst|u4|mDATAd_0[9]~feeder_combout ;
wire \b2v_inst|u4|Add0~40_combout ;
wire \b2v_inst|u4|Add0~14 ;
wire \b2v_inst|u4|Add0~17_sumout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout ;
wire \b2v_inst3|gi~47_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout ;
wire \b2v_inst3|gi~45_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout ;
wire \b2v_inst3|gi~46_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout ;
wire \b2v_inst3|gi~44_combout ;
wire \b2v_inst3|gi~48_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \b2v_inst3|gi~50_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \b2v_inst3|gi~51_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \b2v_inst3|gi~49_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \b2v_inst3|gi~52_combout ;
wire \b2v_inst3|gi~53_combout ;
wire \b2v_inst3|gi~54_combout ;
wire \b2v_inst3|b_out~5_combout ;
wire \b2v_inst|u4|mDATAd_0[10]~feeder_combout ;
wire \b2v_inst|u4|Add0~41_combout ;
wire \b2v_inst|u4|Add0~18 ;
wire \b2v_inst|u4|Add0~21_sumout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \b2v_inst3|gi~60_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \b2v_inst3|gi~63_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \b2v_inst3|gi~62_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \b2v_inst3|gi~61_combout ;
wire \b2v_inst3|gi~64_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout ;
wire \b2v_inst3|gi~55_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout ;
wire \b2v_inst3|gi~56_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout ;
wire \b2v_inst3|gi~57_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout ;
wire \b2v_inst3|gi~58_combout ;
wire \b2v_inst3|gi~59_combout ;
wire \b2v_inst3|gi~65_combout ;
wire \b2v_inst3|b_out~6_combout ;
wire \b2v_inst|u4|Add0~42_combout ;
wire \b2v_inst|u4|Add0~22 ;
wire \b2v_inst|u4|Add0~25_sumout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \b2v_inst3|gi~74_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \b2v_inst3|gi~72_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \b2v_inst3|gi~73_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \b2v_inst3|gi~71_combout ;
wire \b2v_inst3|gi~75_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout ;
wire \b2v_inst3|gi~67_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout ;
wire \b2v_inst3|gi~69_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout ;
wire \b2v_inst3|gi~68_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout ;
wire \b2v_inst3|gi~66_combout ;
wire \b2v_inst3|gi~70_combout ;
wire \b2v_inst3|gi~76_combout ;
wire \b2v_inst3|b_out~7_combout ;
wire \b2v_inst|u4|Add0~26 ;
wire \b2v_inst|u4|Add0~29_sumout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \b2v_inst3|gi~82_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \b2v_inst3|gi~83_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \b2v_inst3|gi~85_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \b2v_inst3|gi~84_combout ;
wire \b2v_inst3|gi~86_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout ;
wire \b2v_inst3|gi~80_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout ;
wire \b2v_inst3|gi~78_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout ;
wire \b2v_inst3|gi~79_combout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout ;
wire \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout ;
wire \b2v_inst3|gi~77_combout ;
wire \b2v_inst3|gi~81_combout ;
wire \b2v_inst3|gi~87_combout ;
wire \b2v_inst3|b_out~8_combout ;
wire \b2v_inst3|ngi[0]~4_combout ;
wire \b2v_inst3|Mux1~0_combout ;
wire \b2v_inst3|ngi[0]~13_combout ;
wire \b2v_inst3|Mux32~1_combout ;
wire \b2v_inst3|Mux14~0_combout ;
wire \b2v_inst3|Mux14~1_combout ;
wire \b2v_inst3|ngi[0]~11_combout ;
wire \b2v_inst3|Mux70~0_combout ;
wire \b2v_inst3|Mux70~1_combout ;
wire \b2v_inst3|Mux70~2_combout ;
wire \b2v_inst3|LessThan26~2_combout ;
wire \b2v_inst3|LessThan26~3_combout ;
wire \b2v_inst3|ngi[0]~10_combout ;
wire \b2v_inst3|Mux43~0_combout ;
wire \b2v_inst3|Mux43~1_combout ;
wire \b2v_inst3|LessThan16~2_combout ;
wire \b2v_inst3|LessThan16~3_combout ;
wire \b2v_inst3|gen~37_combout ;
wire \b2v_inst3|LessThan10~1_combout ;
wire \b2v_inst3|gen~35_combout ;
wire \b2v_inst3|gen~36_combout ;
wire \b2v_inst3|nri[0]~11_combout ;
wire \b2v_inst3|LessThan10~2_combout ;
wire \b2v_inst3|LessThan11~3_combout ;
wire \b2v_inst3|LessThan11~4_combout ;
wire \b2v_inst3|ngi[0]~5_combout ;
wire \b2v_inst3|ngi[0]~6_combout ;
wire \b2v_inst3|ngi[0]~8_combout ;
wire \b2v_inst3|LessThan7~2_combout ;
wire \b2v_inst3|gen~38_combout ;
wire \b2v_inst3|ngi[0]~7_combout ;
wire \b2v_inst3|ngi[0]~9_combout ;
wire \b2v_inst3|ngi[0]~12_combout ;
wire \b2v_inst3|g_out~0_combout ;
wire \b2v_inst3|g_out~1_combout ;
wire \b2v_inst3|g_out~2_combout ;
wire \b2v_inst3|gi[3]~DUPLICATE_q ;
wire \b2v_inst3|g_out~3_combout ;
wire \b2v_inst3|g_out~4_combout ;
wire \b2v_inst3|g_out~5_combout ;
wire \b2v_inst3|gi[6]~DUPLICATE_q ;
wire \b2v_inst3|g_out~6_combout ;
wire \b2v_inst3|g_out~7_combout ;
wire \b2v_inst3|nri[6]~12_combout ;
wire \b2v_inst3|nri[0]~13_combout ;
wire \b2v_inst3|r_out~0_combout ;
wire \b2v_inst3|r_out~1_combout ;
wire \b2v_inst3|r_out~2_combout ;
wire \b2v_inst3|r_out~3_combout ;
wire \b2v_inst3|r_out~4_combout ;
wire \b2v_inst3|r_out~5_combout ;
wire \b2v_inst3|r_out~6_combout ;
wire \b2v_inst3|r_out~7_combout ;
wire \Ext_Clock~input_o ;
wire \Ext_Clock~inputCLKENA0_outclk ;
wire \b2v_inst10|Add0~29_sumout ;
wire \b2v_inst10|Add0~26 ;
wire \b2v_inst10|Add0~21_sumout ;
wire \b2v_inst10|pwm_number[1]~6_combout ;
wire \b2v_inst10|pwm_number[1]~1_combout ;
wire \b2v_inst10|Selector10~0_combout ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[5]~input_o ;
wire \b2v_inst10|LessThan0~0_combout ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \b2v_inst10|LessThan0~2_combout ;
wire \b2v_inst10|LessThan0~1_combout ;
wire \b2v_inst10|LessThan0~3_combout ;
wire \b2v_inst10|LessThan0~4_combout ;
wire \b2v_inst10|etat~9_combout ;
wire \b2v_inst10|Add2~25_sumout ;
wire \b2v_inst10|Add2~22 ;
wire \b2v_inst10|Add2~37_sumout ;
wire \b2v_inst10|Add2~38 ;
wire \b2v_inst10|Add2~57_sumout ;
wire \b2v_inst10|Add2~58 ;
wire \b2v_inst10|Add2~17_sumout ;
wire \b2v_inst10|Add2~18 ;
wire \b2v_inst10|Add2~13_sumout ;
wire \b2v_inst10|Add2~14 ;
wire \b2v_inst10|Add2~53_sumout ;
wire \b2v_inst10|Add2~54 ;
wire \b2v_inst10|Add2~49_sumout ;
wire \b2v_inst10|Add2~50 ;
wire \b2v_inst10|Add2~45_sumout ;
wire \b2v_inst10|Add2~46 ;
wire \b2v_inst10|Add2~41_sumout ;
wire \b2v_inst10|Equal2~0_combout ;
wire \b2v_inst10|Add2~42 ;
wire \b2v_inst10|Add2~1_sumout ;
wire \b2v_inst10|Add2~2 ;
wire \b2v_inst10|Add2~65_sumout ;
wire \b2v_inst10|Add2~66 ;
wire \b2v_inst10|Add2~5_sumout ;
wire \b2v_inst10|Add2~6 ;
wire \b2v_inst10|Add2~81_sumout ;
wire \b2v_inst10|Add2~82 ;
wire \b2v_inst10|Add2~9_sumout ;
wire \b2v_inst10|Add2~10 ;
wire \b2v_inst10|Add2~77_sumout ;
wire \b2v_inst10|Add2~78 ;
wire \b2v_inst10|Add2~73_sumout ;
wire \b2v_inst10|cnt[16]~DUPLICATE_q ;
wire \b2v_inst10|Add2~74 ;
wire \b2v_inst10|Add2~33_sumout ;
wire \b2v_inst10|Add2~34 ;
wire \b2v_inst10|Add2~29_sumout ;
wire \b2v_inst10|Add2~30 ;
wire \b2v_inst10|Add2~61_sumout ;
wire \b2v_inst10|Add2~62 ;
wire \b2v_inst10|Add2~69_sumout ;
wire \b2v_inst10|Equal2~1_combout ;
wire \b2v_inst10|Equal2~3_combout ;
wire \b2v_inst10|cnt[2]~0_combout ;
wire \b2v_inst10|Add2~26 ;
wire \b2v_inst10|Add2~21_sumout ;
wire \b2v_inst10|cnt[18]~DUPLICATE_q ;
wire \b2v_inst10|Equal1~0_combout ;
wire \b2v_inst10|Equal1~2_combout ;
wire \b2v_inst10|Equal1~1_combout ;
wire \b2v_inst10|Equal1~3_combout ;
wire \b2v_inst10|Equal2~2_combout ;
wire \b2v_inst10|next_new_trame_int~0_combout ;
wire \b2v_inst10|new_trame_int~q ;
wire \b2v_inst10|etat~8_combout ;
wire \b2v_inst10|etat.pwm_init_high_s~q ;
wire \b2v_inst10|Selector9~0_combout ;
wire \b2v_inst10|etat.pwm_high_s~q ;
wire \b2v_inst10|Selector10~1_combout ;
wire \b2v_inst10|etat.pwm_low_s~q ;
wire \b2v_inst10|count_pwm[1]~1_combout ;
wire \b2v_inst10|count_pwm[1]~2_combout ;
wire \b2v_inst10|Add0~22 ;
wire \b2v_inst10|Add0~17_sumout ;
wire \b2v_inst10|Add0~18 ;
wire \b2v_inst10|Add0~13_sumout ;
wire \b2v_inst10|Add0~14 ;
wire \b2v_inst10|Add0~9_sumout ;
wire \b2v_inst10|Add0~10 ;
wire \b2v_inst10|Add0~5_sumout ;
wire \b2v_inst10|Add0~6 ;
wire \b2v_inst10|Add0~1_sumout ;
wire \b2v_inst10|LessThan2~1_combout ;
wire \b2v_inst10|pwm_number[2]~4_combout ;
wire \b2v_inst10|pwm_number[2]~0_combout ;
wire \b2v_inst10|pwm_number[3]~5_combout ;
wire \b2v_inst10|pwm_number[3]~3_combout ;
wire \b2v_inst10|count_pwm[6]~0_combout ;
wire \b2v_inst10|Add0~30 ;
wire \b2v_inst10|Add0~25_sumout ;
wire \b2v_inst10|LessThan2~0_combout ;
wire \b2v_inst10|pwm_number[0]~2_combout ;
wire \b2v_inst10|Pwm~0_combout ;
wire \b2v_inst10|Selector11~0_combout ;
wire \b2v_inst10|etat.new_t0~q ;
wire \b2v_inst10|etat~7_combout ;
wire \b2v_inst10|etat.new_t1~q ;
wire \b2v_inst10|pwm_signal~0_combout ;
wire \b2v_inst10|PWMout~q ;
wire [11:0] \b2v_inst|u4|mDATAd_1 ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w ;
wire [3:0] \b2v_inst|u8|iexposure_adj_delay ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w ;
wire [11:0] \b2v_inst|rCCD_DATA ;
wire [15:0] \b2v_inst|u8|senosr_exposure ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w ;
wire [7:0] \b2v_inst3|b_out ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w ;
wire [1:0] \b2v_inst|rClk ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w ;
wire [7:0] \b2v_inst3|gi ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w ;
wire [23:0] \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b ;
wire [24:0] \b2v_inst|u8|combo_cnt ;
wire [9:0] \b2v_inst2|comptX ;
wire [11:0] \b2v_inst|u4|mDATAd_0 ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w ;
wire [5:0] \b2v_inst13|counter_sec ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w ;
wire [3:0] \b2v_inst10|pwm_number ;
wire [10:0] \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w ;
wire [15:0] \b2v_inst|u8|mI2C_CLK_DIV ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w ;
wire [6:0] \b2v_inst13|counter_mili ;
wire [15:0] \b2v_inst|u3|X_Cont ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w ;
wire [31:0] \b2v_inst|u8|u0|SD ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w ;
wire [24:0] \b2v_inst11|counter_1 ;
wire [12:0] \b2v_inst|u4|mCCD_G ;
wire [6:0] \b2v_inst13|counter_min ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w ;
wire [7:0] \b2v_inst10|count_pwm ;
wire [31:0] \b2v_inst|u8|mI2C_DATA ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w ;
wire [15:0] \b2v_inst|u3|Y_Cont ;
wire [5:0] \b2v_inst|u8|LUT_INDEX ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w ;
wire [9:0] \b2v_inst2|comptY ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w ;
wire [6:0] \b2v_inst|u8|u0|SD_COUNTER ;
wire [17:0] \b2v_inst11|counter_100 ;
wire [20:0] \b2v_inst10|cnt ;
wire [11:0] \b2v_inst|u3|mCCD_DATA ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w ;
wire [31:0] \b2v_inst|u2|Cont ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w ;
wire [9:0] \b2v_inst11|counter_38_4K ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w ;
wire [7:0] \b2v_inst3|g_out ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w ;
wire [7:0] \b2v_inst3|r_out ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w ;
wire [4:0] \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w ;
wire [4:0] \b2v_inst1|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w ;
wire [3:0] \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w ;

wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [4:0] \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus ;
wire [4:0] \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus ;
wire [4:0] \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus ;
wire [4:0] \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus ;
wire [4:0] \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [7:0] \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [5] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus [0];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus [1];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [7] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus [2];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [17] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus [3];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [18] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus [4];

assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [8] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [0];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [9] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [1];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [19] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [2];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [20] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [3];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [21] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [4];

assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [4] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [0];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [10] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [1];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [11] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [2];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [22] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [3];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [23] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [4];

assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [2] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [0];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [3] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [1];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [14] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [2];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [15] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [3];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [16] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [4];

assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [0] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [1] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [12] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [13] = \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];

assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \RESETn_pin~output (
	.i(\b2v_inst|u2|oRST_1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESETn_pin),
	.obar());
// synopsys translate_off
defparam \RESETn_pin~output .bus_hold = "false";
defparam \RESETn_pin~output .open_drain_output = "false";
defparam \RESETn_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\b2v_inst2|VSYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\b2v_inst2|HSYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\b2v_inst2|IMG~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \test1_pin~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(test1_pin),
	.obar());
// synopsys translate_off
defparam \test1_pin~output .bus_hold = "false";
defparam \test1_pin~output .open_drain_output = "false";
defparam \test1_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \test2_pin~output (
	.i(\b2v_inst11|CLK_1_s~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(test2_pin),
	.obar());
// synopsys translate_off
defparam \test2_pin~output .bus_hold = "false";
defparam \test2_pin~output .open_drain_output = "false";
defparam \test2_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \test3_pin~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(test3_pin),
	.obar());
// synopsys translate_off
defparam \test3_pin~output .bus_hold = "false";
defparam \test3_pin~output .open_drain_output = "false";
defparam \test3_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \CLK_50M_pin~output (
	.i(\CLOCK_50~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_50M_pin),
	.obar());
// synopsys translate_off
defparam \CLK_50M_pin~output .bus_hold = "false";
defparam \CLK_50M_pin~output .open_drain_output = "false";
defparam \CLK_50M_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \test5_pin~output (
	.i(\b2v_inst3|newImage_out~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(test5_pin),
	.obar());
// synopsys translate_off
defparam \test5_pin~output .bus_hold = "false";
defparam \test5_pin~output .open_drain_output = "false";
defparam \test5_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \CLK_100_pin~output (
	.i(\b2v_inst11|CLK_100_s~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_100_pin),
	.obar());
// synopsys translate_off
defparam \CLK_100_pin~output .bus_hold = "false";
defparam \CLK_100_pin~output .open_drain_output = "false";
defparam \CLK_100_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \test7_pin~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(test7_pin),
	.obar());
// synopsys translate_off
defparam \test7_pin~output .bus_hold = "false";
defparam \test7_pin~output .open_drain_output = "false";
defparam \test7_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \CLK_38_4K_pin~output (
	.i(\b2v_inst11|CLK_38_4K_s~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_38_4K_pin),
	.obar());
// synopsys translate_off
defparam \CLK_38_4K_pin~output .bus_hold = "false";
defparam \CLK_38_4K_pin~output .open_drain_output = "false";
defparam \CLK_38_4K_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \test9_pin~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(test9_pin),
	.obar());
// synopsys translate_off
defparam \test9_pin~output .bus_hold = "false";
defparam \test9_pin~output .open_drain_output = "false";
defparam \test9_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \ENABLE_pin~output (
	.i(\b2v_inst|u2|oRST_1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENABLE_pin),
	.obar());
// synopsys translate_off
defparam \ENABLE_pin~output .bus_hold = "false";
defparam \ENABLE_pin~output .open_drain_output = "false";
defparam \ENABLE_pin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\b2v_inst13|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[1]~output (
	.i(\b2v_inst13|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[2]~output (
	.i(\b2v_inst13|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\b2v_inst13|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[4]~output (
	.i(\b2v_inst13|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[5]~output (
	.i(\b2v_inst13|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[6]~output (
	.i(\b2v_inst13|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[0]~output (
	.i(!\b2v_inst13|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\b2v_inst13|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\b2v_inst13|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\b2v_inst13|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\b2v_inst13|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\b2v_inst13|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[6]~output (
	.i(\b2v_inst13|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[0]~output (
	.i(!\b2v_inst13|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[1]~output (
	.i(\b2v_inst13|Mux19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[2]~output (
	.i(\b2v_inst13|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\b2v_inst13|Mux17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[4]~output (
	.i(\b2v_inst13|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[5]~output (
	.i(\b2v_inst13|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[6]~output (
	.i(\b2v_inst13|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(!\b2v_inst13|Mux27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[1]~output (
	.i(\b2v_inst13|Mux26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[2]~output (
	.i(\b2v_inst13|Mux25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\b2v_inst13|Mux24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[4]~output (
	.i(\b2v_inst13|Mux23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[5]~output (
	.i(\b2v_inst13|Mux22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(\b2v_inst13|Mux21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(!\b2v_inst13|Mux34~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\b2v_inst13|Mux33~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\b2v_inst13|Mux32~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\b2v_inst13|Mux31~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\b2v_inst13|Mux30~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\b2v_inst13|Mux29~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\b2v_inst13|Mux28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\b2v_inst13|Mux41~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[1]~output (
	.i(\b2v_inst13|Mux40~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[2]~output (
	.i(\b2v_inst13|Mux39~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\b2v_inst13|Mux38~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[4]~output (
	.i(\b2v_inst13|Mux37~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[5]~output (
	.i(\b2v_inst13|Mux36~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[6]~output (
	.i(\b2v_inst13|Mux35~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \CCD_MCCLK~output (
	.i(\b2v_inst|rClk [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CCD_MCCLK),
	.obar());
// synopsys translate_off
defparam \CCD_MCCLK~output .bus_hold = "false";
defparam \CCD_MCCLK~output .open_drain_output = "false";
defparam \CCD_MCCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \TRIGGER~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TRIGGER),
	.obar());
// synopsys translate_off
defparam \TRIGGER~output .bus_hold = "false";
defparam \TRIGGER~output .open_drain_output = "false";
defparam \TRIGGER~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
defparam \LEDG[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
defparam \LEDG[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
defparam \LEDG[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
defparam \LEDG[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
defparam \LEDG[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
defparam \LEDG[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
defparam \LEDG[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
defparam \LEDG[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\b2v_inst3|b_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\b2v_inst3|b_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\b2v_inst3|b_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\b2v_inst3|b_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\b2v_inst3|b_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\b2v_inst3|b_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\b2v_inst3|b_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\b2v_inst3|b_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\b2v_inst3|g_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\b2v_inst3|g_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\b2v_inst3|g_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\b2v_inst3|g_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\b2v_inst3|g_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\b2v_inst3|g_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\b2v_inst3|g_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\b2v_inst3|g_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\b2v_inst3|r_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\b2v_inst3|r_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\b2v_inst3|r_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\b2v_inst3|r_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\b2v_inst3|r_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\b2v_inst3|r_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\b2v_inst3|r_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\b2v_inst3|r_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \VGA_HS_OBS~output (
	.i(\b2v_inst2|HSYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS_OBS),
	.obar());
// synopsys translate_off
defparam \VGA_HS_OBS~output .bus_hold = "false";
defparam \VGA_HS_OBS~output .open_drain_output = "false";
defparam \VGA_HS_OBS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \VGA_VS_OBS~output (
	.i(\b2v_inst2|VSYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS_OBS),
	.obar());
// synopsys translate_off
defparam \VGA_VS_OBS~output .bus_hold = "false";
defparam \VGA_VS_OBS~output .open_drain_output = "false";
defparam \VGA_VS_OBS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \VGA_BLANK_N_OBS~output (
	.i(\b2v_inst2|IMG~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N_OBS),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N_OBS~output .bus_hold = "false";
defparam \VGA_BLANK_N_OBS~output .open_drain_output = "false";
defparam \VGA_BLANK_N_OBS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \VGA_G7_OBS~output (
	.i(\b2v_inst3|g_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G7_OBS),
	.obar());
// synopsys translate_off
defparam \VGA_G7_OBS~output .bus_hold = "false";
defparam \VGA_G7_OBS~output .open_drain_output = "false";
defparam \VGA_G7_OBS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \tempo_flag~output (
	.i(\b2v_inst10|etat.new_t1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tempo_flag),
	.obar());
// synopsys translate_off
defparam \tempo_flag~output .bus_hold = "false";
defparam \tempo_flag~output .open_drain_output = "false";
defparam \tempo_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \servo1~output (
	.i(\b2v_inst10|PWMout~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(servo1),
	.obar());
// synopsys translate_off
defparam \servo1~output .bus_hold = "false";
defparam \servo1~output .open_drain_output = "false";
defparam \servo1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \servo2~output (
	.i(!\b2v_inst10|PWMout~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(servo2),
	.obar());
// synopsys translate_off
defparam \servo2~output .bus_hold = "false";
defparam \servo2~output .open_drain_output = "false";
defparam \servo2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \I2C_SCLK~output (
	.i(\b2v_inst|u8|u0|I2C_SCLK~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
defparam \I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \I2C_SDAT~output (
	.i(!\b2v_inst|u8|u0|SDO~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
defparam \I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \b2v_inst|u8|Add3~61 (
// Equation(s):
// \b2v_inst|u8|Add3~61_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst|u8|Add3~62  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|mI2C_CLK_DIV [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~61_sumout ),
	.cout(\b2v_inst|u8|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~61 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~61 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst|u8|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N0
cyclonev_lcell_comb \b2v_inst|u2|Add0~9 (
// Equation(s):
// \b2v_inst|u2|Add0~9_sumout  = SUM(( \b2v_inst|u2|Cont [1] ) + ( \b2v_inst|u2|Cont [0] ) + ( !VCC ))
// \b2v_inst|u2|Add0~10  = CARRY(( \b2v_inst|u2|Cont [1] ) + ( \b2v_inst|u2|Cont [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [0]),
	.datad(!\b2v_inst|u2|Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~9_sumout ),
	.cout(\b2v_inst|u2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~9 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \b2v_inst|u2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N1
dffeas \b2v_inst|u2|Cont[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[1] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N12
cyclonev_lcell_comb \b2v_inst|u2|Equal0~0 (
// Equation(s):
// \b2v_inst|u2|Equal0~0_combout  = ( \b2v_inst|u2|Cont [5] & ( \b2v_inst|u2|Cont [2] & ( (\b2v_inst|u2|Cont [4] & (\b2v_inst|u2|Cont [3] & (\b2v_inst|u2|Cont [7] & \b2v_inst|u2|Cont [6]))) ) ) )

	.dataa(!\b2v_inst|u2|Cont [4]),
	.datab(!\b2v_inst|u2|Cont [3]),
	.datac(!\b2v_inst|u2|Cont [7]),
	.datad(!\b2v_inst|u2|Cont [6]),
	.datae(!\b2v_inst|u2|Cont [5]),
	.dataf(!\b2v_inst|u2|Cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~0 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~0 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N47
dffeas \b2v_inst|u2|Cont[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[16]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N0
cyclonev_lcell_comb \b2v_inst|u2|Equal0~1 (
// Equation(s):
// \b2v_inst|u2|Equal0~1_combout  = ( \b2v_inst|u2|Cont [15] & ( \b2v_inst|u2|Cont [19] & ( (\b2v_inst|u2|Cont [17] & (\b2v_inst|u2|Cont[16]~DUPLICATE_q  & (\b2v_inst|u2|Cont [14] & \b2v_inst|u2|Cont [18]))) ) ) )

	.dataa(!\b2v_inst|u2|Cont [17]),
	.datab(!\b2v_inst|u2|Cont[16]~DUPLICATE_q ),
	.datac(!\b2v_inst|u2|Cont [14]),
	.datad(!\b2v_inst|u2|Cont [18]),
	.datae(!\b2v_inst|u2|Cont [15]),
	.dataf(!\b2v_inst|u2|Cont [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~1 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N37
dffeas \b2v_inst|u2|Cont[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[13]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N6
cyclonev_lcell_comb \b2v_inst|u2|Equal0~2 (
// Equation(s):
// \b2v_inst|u2|Equal0~2_combout  = ( \b2v_inst|u2|Cont [10] & ( \b2v_inst|u2|Cont [8] & ( (\b2v_inst|u2|Cont [9] & (\b2v_inst|u2|Cont [11] & (\b2v_inst|u2|Cont [12] & \b2v_inst|u2|Cont[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u2|Cont [9]),
	.datab(!\b2v_inst|u2|Cont [11]),
	.datac(!\b2v_inst|u2|Cont [12]),
	.datad(!\b2v_inst|u2|Cont[13]~DUPLICATE_q ),
	.datae(!\b2v_inst|u2|Cont [10]),
	.dataf(!\b2v_inst|u2|Cont [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~2 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u2|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \b2v_inst|u2|Equal0~7 (
// Equation(s):
// \b2v_inst|u2|Equal0~7_combout  = ( \b2v_inst|u2|Equal0~1_combout  & ( \b2v_inst|u2|Equal0~2_combout  & ( (\b2v_inst|u2|Cont [20] & (\b2v_inst|u2|Cont [0] & (\b2v_inst|u2|Cont [1] & \b2v_inst|u2|Equal0~0_combout ))) ) ) )

	.dataa(!\b2v_inst|u2|Cont [20]),
	.datab(!\b2v_inst|u2|Cont [0]),
	.datac(!\b2v_inst|u2|Cont [1]),
	.datad(!\b2v_inst|u2|Equal0~0_combout ),
	.datae(!\b2v_inst|u2|Equal0~1_combout ),
	.dataf(!\b2v_inst|u2|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~7 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~7 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u2|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N48
cyclonev_lcell_comb \b2v_inst|u2|Equal0~8 (
// Equation(s):
// \b2v_inst|u2|Equal0~8_combout  = ( \b2v_inst|u2|Equal0~6_combout  & ( \b2v_inst|u2|Cont [24] & ( (!\b2v_inst|u2|Equal0~5_combout ) # (!\b2v_inst|u2|Equal0~7_combout ) ) ) ) # ( !\b2v_inst|u2|Equal0~6_combout  & ( \b2v_inst|u2|Cont [24] ) ) # ( 
// \b2v_inst|u2|Equal0~6_combout  & ( !\b2v_inst|u2|Cont [24] ) ) # ( !\b2v_inst|u2|Equal0~6_combout  & ( !\b2v_inst|u2|Cont [24] ) )

	.dataa(!\b2v_inst|u2|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Equal0~7_combout ),
	.datad(gnd),
	.datae(!\b2v_inst|u2|Equal0~6_combout ),
	.dataf(!\b2v_inst|u2|Cont [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~8 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~8 .lut_mask = 64'hFFFFFFFFFFFFFAFA;
defparam \b2v_inst|u2|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N2
dffeas \b2v_inst|u2|Cont[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[21]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N48
cyclonev_lcell_comb \b2v_inst|u2|Equal0~6 (
// Equation(s):
// \b2v_inst|u2|Equal0~6_combout  = ( !\b2v_inst|u2|Cont [22] & ( (!\b2v_inst|u2|Cont [23] & !\b2v_inst|u2|Cont[21]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [23]),
	.datac(!\b2v_inst|u2|Cont[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\b2v_inst|u2|Cont [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~6 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~6 .lut_mask = 64'hC0C00000C0C00000;
defparam \b2v_inst|u2|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N39
cyclonev_lcell_comb \b2v_inst|u2|Cont[0]~0 (
// Equation(s):
// \b2v_inst|u2|Cont[0]~0_combout  = ( \b2v_inst|u2|Cont [0] & ( \b2v_inst|u2|Equal0~7_combout  & ( (\b2v_inst|u2|Equal0~5_combout  & (\b2v_inst|u2|Equal0~6_combout  & \b2v_inst|u2|Cont [24])) ) ) ) # ( !\b2v_inst|u2|Cont [0] & ( 
// \b2v_inst|u2|Equal0~7_combout  ) ) # ( !\b2v_inst|u2|Cont [0] & ( !\b2v_inst|u2|Equal0~7_combout  ) )

	.dataa(!\b2v_inst|u2|Equal0~5_combout ),
	.datab(!\b2v_inst|u2|Equal0~6_combout ),
	.datac(!\b2v_inst|u2|Cont [24]),
	.datad(gnd),
	.datae(!\b2v_inst|u2|Cont [0]),
	.dataf(!\b2v_inst|u2|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Cont[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Cont[0]~0 .extended_lut = "off";
defparam \b2v_inst|u2|Cont[0]~0 .lut_mask = 64'hFFFF0000FFFF0101;
defparam \b2v_inst|u2|Cont[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N40
dffeas \b2v_inst|u2|Cont[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Cont[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[0] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N3
cyclonev_lcell_comb \b2v_inst|u2|Add0~33 (
// Equation(s):
// \b2v_inst|u2|Add0~33_sumout  = SUM(( \b2v_inst|u2|Cont [2] ) + ( GND ) + ( \b2v_inst|u2|Add0~10  ))
// \b2v_inst|u2|Add0~34  = CARRY(( \b2v_inst|u2|Cont [2] ) + ( GND ) + ( \b2v_inst|u2|Add0~10  ))

	.dataa(!\b2v_inst|u2|Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~33_sumout ),
	.cout(\b2v_inst|u2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~33 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N4
dffeas \b2v_inst|u2|Cont[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[2] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N6
cyclonev_lcell_comb \b2v_inst|u2|Add0~29 (
// Equation(s):
// \b2v_inst|u2|Add0~29_sumout  = SUM(( \b2v_inst|u2|Cont [3] ) + ( GND ) + ( \b2v_inst|u2|Add0~34  ))
// \b2v_inst|u2|Add0~30  = CARRY(( \b2v_inst|u2|Cont [3] ) + ( GND ) + ( \b2v_inst|u2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~29_sumout ),
	.cout(\b2v_inst|u2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~29 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N7
dffeas \b2v_inst|u2|Cont[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[3] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N9
cyclonev_lcell_comb \b2v_inst|u2|Add0~25 (
// Equation(s):
// \b2v_inst|u2|Add0~25_sumout  = SUM(( \b2v_inst|u2|Cont [4] ) + ( GND ) + ( \b2v_inst|u2|Add0~30  ))
// \b2v_inst|u2|Add0~26  = CARRY(( \b2v_inst|u2|Cont [4] ) + ( GND ) + ( \b2v_inst|u2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~25_sumout ),
	.cout(\b2v_inst|u2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~25 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N10
dffeas \b2v_inst|u2|Cont[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[4] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N12
cyclonev_lcell_comb \b2v_inst|u2|Add0~21 (
// Equation(s):
// \b2v_inst|u2|Add0~21_sumout  = SUM(( \b2v_inst|u2|Cont [5] ) + ( GND ) + ( \b2v_inst|u2|Add0~26  ))
// \b2v_inst|u2|Add0~22  = CARRY(( \b2v_inst|u2|Cont [5] ) + ( GND ) + ( \b2v_inst|u2|Add0~26  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~21_sumout ),
	.cout(\b2v_inst|u2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~21 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N13
dffeas \b2v_inst|u2|Cont[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[5] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N15
cyclonev_lcell_comb \b2v_inst|u2|Add0~17 (
// Equation(s):
// \b2v_inst|u2|Add0~17_sumout  = SUM(( \b2v_inst|u2|Cont [6] ) + ( GND ) + ( \b2v_inst|u2|Add0~22  ))
// \b2v_inst|u2|Add0~18  = CARRY(( \b2v_inst|u2|Cont [6] ) + ( GND ) + ( \b2v_inst|u2|Add0~22  ))

	.dataa(!\b2v_inst|u2|Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~17_sumout ),
	.cout(\b2v_inst|u2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~17 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N17
dffeas \b2v_inst|u2|Cont[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[6] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N18
cyclonev_lcell_comb \b2v_inst|u2|Add0~13 (
// Equation(s):
// \b2v_inst|u2|Add0~13_sumout  = SUM(( \b2v_inst|u2|Cont [7] ) + ( GND ) + ( \b2v_inst|u2|Add0~18  ))
// \b2v_inst|u2|Add0~14  = CARRY(( \b2v_inst|u2|Cont [7] ) + ( GND ) + ( \b2v_inst|u2|Add0~18  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~13_sumout ),
	.cout(\b2v_inst|u2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~13 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N19
dffeas \b2v_inst|u2|Cont[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[7] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N21
cyclonev_lcell_comb \b2v_inst|u2|Add0~81 (
// Equation(s):
// \b2v_inst|u2|Add0~81_sumout  = SUM(( \b2v_inst|u2|Cont [8] ) + ( GND ) + ( \b2v_inst|u2|Add0~14  ))
// \b2v_inst|u2|Add0~82  = CARRY(( \b2v_inst|u2|Cont [8] ) + ( GND ) + ( \b2v_inst|u2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~81_sumout ),
	.cout(\b2v_inst|u2|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~81 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N22
dffeas \b2v_inst|u2|Cont[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[8] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N24
cyclonev_lcell_comb \b2v_inst|u2|Add0~77 (
// Equation(s):
// \b2v_inst|u2|Add0~77_sumout  = SUM(( \b2v_inst|u2|Cont [9] ) + ( GND ) + ( \b2v_inst|u2|Add0~82  ))
// \b2v_inst|u2|Add0~78  = CARRY(( \b2v_inst|u2|Cont [9] ) + ( GND ) + ( \b2v_inst|u2|Add0~82  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~77_sumout ),
	.cout(\b2v_inst|u2|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~77 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u2|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N25
dffeas \b2v_inst|u2|Cont[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[9] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N27
cyclonev_lcell_comb \b2v_inst|u2|Add0~73 (
// Equation(s):
// \b2v_inst|u2|Add0~73_sumout  = SUM(( \b2v_inst|u2|Cont [10] ) + ( GND ) + ( \b2v_inst|u2|Add0~78  ))
// \b2v_inst|u2|Add0~74  = CARRY(( \b2v_inst|u2|Cont [10] ) + ( GND ) + ( \b2v_inst|u2|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~73_sumout ),
	.cout(\b2v_inst|u2|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~73 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N28
dffeas \b2v_inst|u2|Cont[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[10] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N30
cyclonev_lcell_comb \b2v_inst|u2|Add0~69 (
// Equation(s):
// \b2v_inst|u2|Add0~69_sumout  = SUM(( \b2v_inst|u2|Cont [11] ) + ( GND ) + ( \b2v_inst|u2|Add0~74  ))
// \b2v_inst|u2|Add0~70  = CARRY(( \b2v_inst|u2|Cont [11] ) + ( GND ) + ( \b2v_inst|u2|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~69_sumout ),
	.cout(\b2v_inst|u2|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~69 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N31
dffeas \b2v_inst|u2|Cont[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[11] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N33
cyclonev_lcell_comb \b2v_inst|u2|Add0~65 (
// Equation(s):
// \b2v_inst|u2|Add0~65_sumout  = SUM(( \b2v_inst|u2|Cont [12] ) + ( GND ) + ( \b2v_inst|u2|Add0~70  ))
// \b2v_inst|u2|Add0~66  = CARRY(( \b2v_inst|u2|Cont [12] ) + ( GND ) + ( \b2v_inst|u2|Add0~70  ))

	.dataa(!\b2v_inst|u2|Cont [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~65_sumout ),
	.cout(\b2v_inst|u2|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~65 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N35
dffeas \b2v_inst|u2|Cont[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[12] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N36
cyclonev_lcell_comb \b2v_inst|u2|Add0~61 (
// Equation(s):
// \b2v_inst|u2|Add0~61_sumout  = SUM(( \b2v_inst|u2|Cont [13] ) + ( GND ) + ( \b2v_inst|u2|Add0~66  ))
// \b2v_inst|u2|Add0~62  = CARRY(( \b2v_inst|u2|Cont [13] ) + ( GND ) + ( \b2v_inst|u2|Add0~66  ))

	.dataa(!\b2v_inst|u2|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~61_sumout ),
	.cout(\b2v_inst|u2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~61 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N38
dffeas \b2v_inst|u2|Cont[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[13] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N39
cyclonev_lcell_comb \b2v_inst|u2|Add0~57 (
// Equation(s):
// \b2v_inst|u2|Add0~57_sumout  = SUM(( \b2v_inst|u2|Cont [14] ) + ( GND ) + ( \b2v_inst|u2|Add0~62  ))
// \b2v_inst|u2|Add0~58  = CARRY(( \b2v_inst|u2|Cont [14] ) + ( GND ) + ( \b2v_inst|u2|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~57_sumout ),
	.cout(\b2v_inst|u2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~57 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N40
dffeas \b2v_inst|u2|Cont[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[14] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N42
cyclonev_lcell_comb \b2v_inst|u2|Add0~53 (
// Equation(s):
// \b2v_inst|u2|Add0~53_sumout  = SUM(( \b2v_inst|u2|Cont [15] ) + ( GND ) + ( \b2v_inst|u2|Add0~58  ))
// \b2v_inst|u2|Add0~54  = CARRY(( \b2v_inst|u2|Cont [15] ) + ( GND ) + ( \b2v_inst|u2|Add0~58  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~53_sumout ),
	.cout(\b2v_inst|u2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~53 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N44
dffeas \b2v_inst|u2|Cont[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[15] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N45
cyclonev_lcell_comb \b2v_inst|u2|Add0~49 (
// Equation(s):
// \b2v_inst|u2|Add0~49_sumout  = SUM(( \b2v_inst|u2|Cont [16] ) + ( GND ) + ( \b2v_inst|u2|Add0~54  ))
// \b2v_inst|u2|Add0~50  = CARRY(( \b2v_inst|u2|Cont [16] ) + ( GND ) + ( \b2v_inst|u2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~49_sumout ),
	.cout(\b2v_inst|u2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~49 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N46
dffeas \b2v_inst|u2|Cont[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[16] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N48
cyclonev_lcell_comb \b2v_inst|u2|Add0~45 (
// Equation(s):
// \b2v_inst|u2|Add0~45_sumout  = SUM(( \b2v_inst|u2|Cont [17] ) + ( GND ) + ( \b2v_inst|u2|Add0~50  ))
// \b2v_inst|u2|Add0~46  = CARRY(( \b2v_inst|u2|Cont [17] ) + ( GND ) + ( \b2v_inst|u2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~45_sumout ),
	.cout(\b2v_inst|u2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~45 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N50
dffeas \b2v_inst|u2|Cont[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[17] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N51
cyclonev_lcell_comb \b2v_inst|u2|Add0~41 (
// Equation(s):
// \b2v_inst|u2|Add0~41_sumout  = SUM(( \b2v_inst|u2|Cont [18] ) + ( GND ) + ( \b2v_inst|u2|Add0~46  ))
// \b2v_inst|u2|Add0~42  = CARRY(( \b2v_inst|u2|Cont [18] ) + ( GND ) + ( \b2v_inst|u2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~41_sumout ),
	.cout(\b2v_inst|u2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~41 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N52
dffeas \b2v_inst|u2|Cont[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[18] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N54
cyclonev_lcell_comb \b2v_inst|u2|Add0~37 (
// Equation(s):
// \b2v_inst|u2|Add0~37_sumout  = SUM(( \b2v_inst|u2|Cont [19] ) + ( GND ) + ( \b2v_inst|u2|Add0~42  ))
// \b2v_inst|u2|Add0~38  = CARRY(( \b2v_inst|u2|Cont [19] ) + ( GND ) + ( \b2v_inst|u2|Add0~42  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~37_sumout ),
	.cout(\b2v_inst|u2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~37 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N55
dffeas \b2v_inst|u2|Cont[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[19] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N57
cyclonev_lcell_comb \b2v_inst|u2|Add0~5 (
// Equation(s):
// \b2v_inst|u2|Add0~5_sumout  = SUM(( \b2v_inst|u2|Cont [20] ) + ( GND ) + ( \b2v_inst|u2|Add0~38  ))
// \b2v_inst|u2|Add0~6  = CARRY(( \b2v_inst|u2|Cont [20] ) + ( GND ) + ( \b2v_inst|u2|Add0~38  ))

	.dataa(!\b2v_inst|u2|Cont [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~5_sumout ),
	.cout(\b2v_inst|u2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~5 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N58
dffeas \b2v_inst|u2|Cont[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[20] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N0
cyclonev_lcell_comb \b2v_inst|u2|Add0~1 (
// Equation(s):
// \b2v_inst|u2|Add0~1_sumout  = SUM(( \b2v_inst|u2|Cont [21] ) + ( GND ) + ( \b2v_inst|u2|Add0~6  ))
// \b2v_inst|u2|Add0~2  = CARRY(( \b2v_inst|u2|Cont [21] ) + ( GND ) + ( \b2v_inst|u2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~1_sumout ),
	.cout(\b2v_inst|u2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~1 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N1
dffeas \b2v_inst|u2|Cont[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[21] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N3
cyclonev_lcell_comb \b2v_inst|u2|Add0~121 (
// Equation(s):
// \b2v_inst|u2|Add0~121_sumout  = SUM(( \b2v_inst|u2|Cont [22] ) + ( GND ) + ( \b2v_inst|u2|Add0~2  ))
// \b2v_inst|u2|Add0~122  = CARRY(( \b2v_inst|u2|Cont [22] ) + ( GND ) + ( \b2v_inst|u2|Add0~2  ))

	.dataa(!\b2v_inst|u2|Cont [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~121_sumout ),
	.cout(\b2v_inst|u2|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~121 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N5
dffeas \b2v_inst|u2|Cont[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[22] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N6
cyclonev_lcell_comb \b2v_inst|u2|Add0~117 (
// Equation(s):
// \b2v_inst|u2|Add0~117_sumout  = SUM(( \b2v_inst|u2|Cont [23] ) + ( GND ) + ( \b2v_inst|u2|Add0~122  ))
// \b2v_inst|u2|Add0~118  = CARRY(( \b2v_inst|u2|Cont [23] ) + ( GND ) + ( \b2v_inst|u2|Add0~122  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~117_sumout ),
	.cout(\b2v_inst|u2|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~117 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u2|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N8
dffeas \b2v_inst|u2|Cont[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[23] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N9
cyclonev_lcell_comb \b2v_inst|u2|Add0~113 (
// Equation(s):
// \b2v_inst|u2|Add0~113_sumout  = SUM(( \b2v_inst|u2|Cont [24] ) + ( GND ) + ( \b2v_inst|u2|Add0~118  ))
// \b2v_inst|u2|Add0~114  = CARRY(( \b2v_inst|u2|Cont [24] ) + ( GND ) + ( \b2v_inst|u2|Add0~118  ))

	.dataa(!\b2v_inst|u2|Cont [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~113_sumout ),
	.cout(\b2v_inst|u2|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~113 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N10
dffeas \b2v_inst|u2|Cont[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [24]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[24] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N12
cyclonev_lcell_comb \b2v_inst|u2|Add0~93 (
// Equation(s):
// \b2v_inst|u2|Add0~93_sumout  = SUM(( \b2v_inst|u2|Cont [25] ) + ( GND ) + ( \b2v_inst|u2|Add0~114  ))
// \b2v_inst|u2|Add0~94  = CARRY(( \b2v_inst|u2|Cont [25] ) + ( GND ) + ( \b2v_inst|u2|Add0~114  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~93_sumout ),
	.cout(\b2v_inst|u2|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~93 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u2|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N14
dffeas \b2v_inst|u2|Cont[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [25]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[25] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N15
cyclonev_lcell_comb \b2v_inst|u2|Add0~89 (
// Equation(s):
// \b2v_inst|u2|Add0~89_sumout  = SUM(( \b2v_inst|u2|Cont [26] ) + ( GND ) + ( \b2v_inst|u2|Add0~94  ))
// \b2v_inst|u2|Add0~90  = CARRY(( \b2v_inst|u2|Cont [26] ) + ( GND ) + ( \b2v_inst|u2|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~89_sumout ),
	.cout(\b2v_inst|u2|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~89 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N16
dffeas \b2v_inst|u2|Cont[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [26]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[26] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N18
cyclonev_lcell_comb \b2v_inst|u2|Add0~85 (
// Equation(s):
// \b2v_inst|u2|Add0~85_sumout  = SUM(( \b2v_inst|u2|Cont [27] ) + ( GND ) + ( \b2v_inst|u2|Add0~90  ))
// \b2v_inst|u2|Add0~86  = CARRY(( \b2v_inst|u2|Cont [27] ) + ( GND ) + ( \b2v_inst|u2|Add0~90  ))

	.dataa(!\b2v_inst|u2|Cont [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~85_sumout ),
	.cout(\b2v_inst|u2|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~85 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N20
dffeas \b2v_inst|u2|Cont[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [27]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[27] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N21
cyclonev_lcell_comb \b2v_inst|u2|Add0~109 (
// Equation(s):
// \b2v_inst|u2|Add0~109_sumout  = SUM(( \b2v_inst|u2|Cont [28] ) + ( GND ) + ( \b2v_inst|u2|Add0~86  ))
// \b2v_inst|u2|Add0~110  = CARRY(( \b2v_inst|u2|Cont [28] ) + ( GND ) + ( \b2v_inst|u2|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~109_sumout ),
	.cout(\b2v_inst|u2|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~109 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N22
dffeas \b2v_inst|u2|Cont[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [28]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[28] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N24
cyclonev_lcell_comb \b2v_inst|u2|Add0~105 (
// Equation(s):
// \b2v_inst|u2|Add0~105_sumout  = SUM(( \b2v_inst|u2|Cont [29] ) + ( GND ) + ( \b2v_inst|u2|Add0~110  ))
// \b2v_inst|u2|Add0~106  = CARRY(( \b2v_inst|u2|Cont [29] ) + ( GND ) + ( \b2v_inst|u2|Add0~110  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~105_sumout ),
	.cout(\b2v_inst|u2|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~105 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u2|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N25
dffeas \b2v_inst|u2|Cont[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [29]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[29] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N27
cyclonev_lcell_comb \b2v_inst|u2|Add0~101 (
// Equation(s):
// \b2v_inst|u2|Add0~101_sumout  = SUM(( \b2v_inst|u2|Cont [30] ) + ( GND ) + ( \b2v_inst|u2|Add0~106  ))
// \b2v_inst|u2|Add0~102  = CARRY(( \b2v_inst|u2|Cont [30] ) + ( GND ) + ( \b2v_inst|u2|Add0~106  ))

	.dataa(!\b2v_inst|u2|Cont [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~101_sumout ),
	.cout(\b2v_inst|u2|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~101 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u2|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N29
dffeas \b2v_inst|u2|Cont[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [30]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[30] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N30
cyclonev_lcell_comb \b2v_inst|u2|Add0~97 (
// Equation(s):
// \b2v_inst|u2|Add0~97_sumout  = SUM(( \b2v_inst|u2|Cont [31] ) + ( GND ) + ( \b2v_inst|u2|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u2|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u2|Add0~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Add0~97 .extended_lut = "off";
defparam \b2v_inst|u2|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u2|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N31
dffeas \b2v_inst|u2|Cont[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|Cont [31]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|Cont[31] .is_wysiwyg = "true";
defparam \b2v_inst|u2|Cont[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N42
cyclonev_lcell_comb \b2v_inst|u2|Equal0~4 (
// Equation(s):
// \b2v_inst|u2|Equal0~4_combout  = ( !\b2v_inst|u2|Cont [31] & ( (!\b2v_inst|u2|Cont [28] & (!\b2v_inst|u2|Cont [30] & !\b2v_inst|u2|Cont [29])) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [28]),
	.datac(!\b2v_inst|u2|Cont [30]),
	.datad(!\b2v_inst|u2|Cont [29]),
	.datae(gnd),
	.dataf(!\b2v_inst|u2|Cont [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~4 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~4 .lut_mask = 64'hC000C00000000000;
defparam \b2v_inst|u2|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N45
cyclonev_lcell_comb \b2v_inst|u2|Equal0~5 (
// Equation(s):
// \b2v_inst|u2|Equal0~5_combout  = ( \b2v_inst|u2|Equal0~4_combout  & ( (!\b2v_inst|u2|Cont [27] & (!\b2v_inst|u2|Cont [25] & !\b2v_inst|u2|Cont [26])) ) )

	.dataa(!\b2v_inst|u2|Cont [27]),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Cont [25]),
	.datad(!\b2v_inst|u2|Cont [26]),
	.datae(gnd),
	.dataf(!\b2v_inst|u2|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~5 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~5 .lut_mask = 64'h00000000A000A000;
defparam \b2v_inst|u2|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \b2v_inst|u2|oRST_2~0 (
// Equation(s):
// \b2v_inst|u2|oRST_2~0_combout  = ( \b2v_inst|u2|Equal0~6_combout  & ( \b2v_inst|u2|Equal0~7_combout  & ( ((!\b2v_inst|u2|Equal0~5_combout ) # (\b2v_inst|u2|Cont [24])) # (\b2v_inst|u2|oRST_2~q ) ) ) ) # ( !\b2v_inst|u2|Equal0~6_combout  & ( 
// \b2v_inst|u2|Equal0~7_combout  & ( ((!\b2v_inst|u2|Equal0~5_combout ) # (\b2v_inst|u2|Cont [24])) # (\b2v_inst|u2|oRST_2~q ) ) ) ) # ( \b2v_inst|u2|Equal0~6_combout  & ( !\b2v_inst|u2|Equal0~7_combout  & ( (!\b2v_inst|u2|Equal0~5_combout ) # 
// (\b2v_inst|u2|oRST_2~q ) ) ) ) # ( !\b2v_inst|u2|Equal0~6_combout  & ( !\b2v_inst|u2|Equal0~7_combout  & ( ((!\b2v_inst|u2|Equal0~5_combout ) # (\b2v_inst|u2|Cont [24])) # (\b2v_inst|u2|oRST_2~q ) ) ) )

	.dataa(!\b2v_inst|u2|oRST_2~q ),
	.datab(gnd),
	.datac(!\b2v_inst|u2|Equal0~5_combout ),
	.datad(!\b2v_inst|u2|Cont [24]),
	.datae(!\b2v_inst|u2|Equal0~6_combout ),
	.dataf(!\b2v_inst|u2|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|oRST_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|oRST_2~0 .extended_lut = "off";
defparam \b2v_inst|u2|oRST_2~0 .lut_mask = 64'hF5FFF5F5F5FFF5FF;
defparam \b2v_inst|u2|oRST_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N9
cyclonev_lcell_comb \b2v_inst|u2|oRST_2~feeder (
// Equation(s):
// \b2v_inst|u2|oRST_2~feeder_combout  = ( \b2v_inst|u2|oRST_2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u2|oRST_2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|oRST_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|oRST_2~feeder .extended_lut = "off";
defparam \b2v_inst|u2|oRST_2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u2|oRST_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N11
dffeas \b2v_inst|u2|oRST_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|oRST_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|oRST_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|oRST_2 .is_wysiwyg = "true";
defparam \b2v_inst|u2|oRST_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N17
dffeas \b2v_inst|u8|iexposure_adj_delay[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|iexposure_adj_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|iexposure_adj_delay[0] .is_wysiwyg = "true";
defparam \b2v_inst|u8|iexposure_adj_delay[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N1
dffeas \b2v_inst|u8|iexposure_adj_delay[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|iexposure_adj_delay [0]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|iexposure_adj_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|iexposure_adj_delay[1] .is_wysiwyg = "true";
defparam \b2v_inst|u8|iexposure_adj_delay[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N56
dffeas \b2v_inst|u8|iexposure_adj_delay[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|iexposure_adj_delay [1]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|iexposure_adj_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|iexposure_adj_delay[2] .is_wysiwyg = "true";
defparam \b2v_inst|u8|iexposure_adj_delay[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y11_N44
dffeas \b2v_inst|u8|iexposure_adj_delay[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|iexposure_adj_delay [2]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|iexposure_adj_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|iexposure_adj_delay[3] .is_wysiwyg = "true";
defparam \b2v_inst|u8|iexposure_adj_delay[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y11_N11
dffeas \b2v_inst|u8|combo_cnt[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~25_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N30
cyclonev_lcell_comb \b2v_inst|u8|Add2~49 (
// Equation(s):
// \b2v_inst|u8|Add2~49_sumout  = SUM(( \b2v_inst|u8|combo_cnt [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst|u8|Add2~50  = CARRY(( \b2v_inst|u8|combo_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~49_sumout ),
	.cout(\b2v_inst|u8|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~49 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~49 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst|u8|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N2
dffeas \b2v_inst|u8|combo_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~49_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[0] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N33
cyclonev_lcell_comb \b2v_inst|u8|Add2~53 (
// Equation(s):
// \b2v_inst|u8|Add2~53_sumout  = SUM(( \b2v_inst|u8|combo_cnt [1] ) + ( GND ) + ( \b2v_inst|u8|Add2~50  ))
// \b2v_inst|u8|Add2~54  = CARRY(( \b2v_inst|u8|combo_cnt [1] ) + ( GND ) + ( \b2v_inst|u8|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~53_sumout ),
	.cout(\b2v_inst|u8|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~53 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N17
dffeas \b2v_inst|u8|combo_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~53_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[1] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N36
cyclonev_lcell_comb \b2v_inst|u8|Add2~9 (
// Equation(s):
// \b2v_inst|u8|Add2~9_sumout  = SUM(( \b2v_inst|u8|combo_cnt [2] ) + ( GND ) + ( \b2v_inst|u8|Add2~54  ))
// \b2v_inst|u8|Add2~10  = CARRY(( \b2v_inst|u8|combo_cnt [2] ) + ( GND ) + ( \b2v_inst|u8|Add2~54  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|combo_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~9_sumout ),
	.cout(\b2v_inst|u8|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~9 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N47
dffeas \b2v_inst|u8|combo_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~9_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[2] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N39
cyclonev_lcell_comb \b2v_inst|u8|Add2~13 (
// Equation(s):
// \b2v_inst|u8|Add2~13_sumout  = SUM(( \b2v_inst|u8|combo_cnt [3] ) + ( GND ) + ( \b2v_inst|u8|Add2~10  ))
// \b2v_inst|u8|Add2~14  = CARRY(( \b2v_inst|u8|combo_cnt [3] ) + ( GND ) + ( \b2v_inst|u8|Add2~10  ))

	.dataa(!\b2v_inst|u8|combo_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~13_sumout ),
	.cout(\b2v_inst|u8|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~13 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N26
dffeas \b2v_inst|u8|combo_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~13_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[3] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N42
cyclonev_lcell_comb \b2v_inst|u8|Add2~17 (
// Equation(s):
// \b2v_inst|u8|Add2~17_sumout  = SUM(( \b2v_inst|u8|combo_cnt [4] ) + ( GND ) + ( \b2v_inst|u8|Add2~14  ))
// \b2v_inst|u8|Add2~18  = CARRY(( \b2v_inst|u8|combo_cnt [4] ) + ( GND ) + ( \b2v_inst|u8|Add2~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|combo_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~17_sumout ),
	.cout(\b2v_inst|u8|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~17 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N14
dffeas \b2v_inst|u8|combo_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~17_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[4] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N45
cyclonev_lcell_comb \b2v_inst|u8|Add2~21 (
// Equation(s):
// \b2v_inst|u8|Add2~21_sumout  = SUM(( \b2v_inst|u8|combo_cnt [5] ) + ( GND ) + ( \b2v_inst|u8|Add2~18  ))
// \b2v_inst|u8|Add2~22  = CARRY(( \b2v_inst|u8|combo_cnt [5] ) + ( GND ) + ( \b2v_inst|u8|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~21_sumout ),
	.cout(\b2v_inst|u8|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~21 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N8
dffeas \b2v_inst|u8|combo_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~21_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[5] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N48
cyclonev_lcell_comb \b2v_inst|u8|Add2~25 (
// Equation(s):
// \b2v_inst|u8|Add2~25_sumout  = SUM(( \b2v_inst|u8|combo_cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|Add2~22  ))
// \b2v_inst|u8|Add2~26  = CARRY(( \b2v_inst|u8|combo_cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|Add2~22  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|combo_cnt[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~25_sumout ),
	.cout(\b2v_inst|u8|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~25 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N10
dffeas \b2v_inst|u8|combo_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~25_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[6] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N51
cyclonev_lcell_comb \b2v_inst|u8|Add2~29 (
// Equation(s):
// \b2v_inst|u8|Add2~29_sumout  = SUM(( \b2v_inst|u8|combo_cnt [7] ) + ( GND ) + ( \b2v_inst|u8|Add2~26  ))
// \b2v_inst|u8|Add2~30  = CARRY(( \b2v_inst|u8|combo_cnt [7] ) + ( GND ) + ( \b2v_inst|u8|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~29_sumout ),
	.cout(\b2v_inst|u8|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~29 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N28
dffeas \b2v_inst|u8|combo_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~29_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[7] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N27
cyclonev_lcell_comb \b2v_inst|u8|Equal4~0 (
// Equation(s):
// \b2v_inst|u8|Equal4~0_combout  = ( \b2v_inst|u8|combo_cnt [7] & ( \b2v_inst|u8|combo_cnt [5] & ( (\b2v_inst|u8|combo_cnt [6] & (\b2v_inst|u8|combo_cnt [4] & (\b2v_inst|u8|combo_cnt [2] & \b2v_inst|u8|combo_cnt [3]))) ) ) )

	.dataa(!\b2v_inst|u8|combo_cnt [6]),
	.datab(!\b2v_inst|u8|combo_cnt [4]),
	.datac(!\b2v_inst|u8|combo_cnt [2]),
	.datad(!\b2v_inst|u8|combo_cnt [3]),
	.datae(!\b2v_inst|u8|combo_cnt [7]),
	.dataf(!\b2v_inst|u8|combo_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Equal4~0 .extended_lut = "off";
defparam \b2v_inst|u8|Equal4~0 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u8|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N54
cyclonev_lcell_comb \b2v_inst|u8|Add2~5 (
// Equation(s):
// \b2v_inst|u8|Add2~5_sumout  = SUM(( \b2v_inst|u8|combo_cnt [8] ) + ( GND ) + ( \b2v_inst|u8|Add2~30  ))
// \b2v_inst|u8|Add2~6  = CARRY(( \b2v_inst|u8|combo_cnt [8] ) + ( GND ) + ( \b2v_inst|u8|Add2~30  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|combo_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~5_sumout ),
	.cout(\b2v_inst|u8|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~5 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N59
dffeas \b2v_inst|u8|combo_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~5_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[8] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N57
cyclonev_lcell_comb \b2v_inst|u8|Add2~45 (
// Equation(s):
// \b2v_inst|u8|Add2~45_sumout  = SUM(( \b2v_inst|u8|combo_cnt [9] ) + ( GND ) + ( \b2v_inst|u8|Add2~6  ))
// \b2v_inst|u8|Add2~46  = CARRY(( \b2v_inst|u8|combo_cnt [9] ) + ( GND ) + ( \b2v_inst|u8|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~45_sumout ),
	.cout(\b2v_inst|u8|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~45 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N4
dffeas \b2v_inst|u8|combo_cnt[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~45_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[9] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N0
cyclonev_lcell_comb \b2v_inst|u8|Add2~41 (
// Equation(s):
// \b2v_inst|u8|Add2~41_sumout  = SUM(( \b2v_inst|u8|combo_cnt [10] ) + ( GND ) + ( \b2v_inst|u8|Add2~46  ))
// \b2v_inst|u8|Add2~42  = CARRY(( \b2v_inst|u8|combo_cnt [10] ) + ( GND ) + ( \b2v_inst|u8|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~41_sumout ),
	.cout(\b2v_inst|u8|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~41 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N56
dffeas \b2v_inst|u8|combo_cnt[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~41_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[10] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N3
cyclonev_lcell_comb \b2v_inst|u8|Add2~81 (
// Equation(s):
// \b2v_inst|u8|Add2~81_sumout  = SUM(( \b2v_inst|u8|combo_cnt [11] ) + ( GND ) + ( \b2v_inst|u8|Add2~42  ))
// \b2v_inst|u8|Add2~82  = CARRY(( \b2v_inst|u8|combo_cnt [11] ) + ( GND ) + ( \b2v_inst|u8|Add2~42  ))

	.dataa(!\b2v_inst|u8|combo_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~81_sumout ),
	.cout(\b2v_inst|u8|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~81 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~81 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N5
dffeas \b2v_inst|u8|combo_cnt[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[11] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N6
cyclonev_lcell_comb \b2v_inst|u8|Add2~85 (
// Equation(s):
// \b2v_inst|u8|Add2~85_sumout  = SUM(( \b2v_inst|u8|combo_cnt [12] ) + ( GND ) + ( \b2v_inst|u8|Add2~82  ))
// \b2v_inst|u8|Add2~86  = CARRY(( \b2v_inst|u8|combo_cnt [12] ) + ( GND ) + ( \b2v_inst|u8|Add2~82  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|combo_cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~85_sumout ),
	.cout(\b2v_inst|u8|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~85 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~85 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N19
dffeas \b2v_inst|u8|combo_cnt[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~85_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[12] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \b2v_inst|u8|Add2~89 (
// Equation(s):
// \b2v_inst|u8|Add2~89_sumout  = SUM(( \b2v_inst|u8|combo_cnt [13] ) + ( GND ) + ( \b2v_inst|u8|Add2~86  ))
// \b2v_inst|u8|Add2~90  = CARRY(( \b2v_inst|u8|combo_cnt [13] ) + ( GND ) + ( \b2v_inst|u8|Add2~86  ))

	.dataa(!\b2v_inst|u8|combo_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~89_sumout ),
	.cout(\b2v_inst|u8|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~89 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~89 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N10
dffeas \b2v_inst|u8|combo_cnt[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[13] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N12
cyclonev_lcell_comb \b2v_inst|u8|Add2~93 (
// Equation(s):
// \b2v_inst|u8|Add2~93_sumout  = SUM(( \b2v_inst|u8|combo_cnt [14] ) + ( GND ) + ( \b2v_inst|u8|Add2~90  ))
// \b2v_inst|u8|Add2~94  = CARRY(( \b2v_inst|u8|combo_cnt [14] ) + ( GND ) + ( \b2v_inst|u8|Add2~90  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|combo_cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~93_sumout ),
	.cout(\b2v_inst|u8|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~93 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~93 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N44
dffeas \b2v_inst|u8|combo_cnt[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~93_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[14] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N15
cyclonev_lcell_comb \b2v_inst|u8|Add2~97 (
// Equation(s):
// \b2v_inst|u8|Add2~97_sumout  = SUM(( \b2v_inst|u8|combo_cnt [15] ) + ( GND ) + ( \b2v_inst|u8|Add2~94  ))
// \b2v_inst|u8|Add2~98  = CARRY(( \b2v_inst|u8|combo_cnt [15] ) + ( GND ) + ( \b2v_inst|u8|Add2~94  ))

	.dataa(!\b2v_inst|u8|combo_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~97_sumout ),
	.cout(\b2v_inst|u8|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~97 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~97 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N16
dffeas \b2v_inst|u8|combo_cnt[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[15] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N18
cyclonev_lcell_comb \b2v_inst|u8|Equal4~3 (
// Equation(s):
// \b2v_inst|u8|Equal4~3_combout  = ( \b2v_inst|u8|combo_cnt [13] & ( (\b2v_inst|u8|combo_cnt [14] & (\b2v_inst|u8|combo_cnt [15] & (\b2v_inst|u8|combo_cnt [11] & \b2v_inst|u8|combo_cnt [12]))) ) )

	.dataa(!\b2v_inst|u8|combo_cnt [14]),
	.datab(!\b2v_inst|u8|combo_cnt [15]),
	.datac(!\b2v_inst|u8|combo_cnt [11]),
	.datad(!\b2v_inst|u8|combo_cnt [12]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|combo_cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Equal4~3 .extended_lut = "off";
defparam \b2v_inst|u8|Equal4~3 .lut_mask = 64'h0000000000010001;
defparam \b2v_inst|u8|Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N18
cyclonev_lcell_comb \b2v_inst|u8|Add2~1 (
// Equation(s):
// \b2v_inst|u8|Add2~1_sumout  = SUM(( \b2v_inst|u8|combo_cnt [16] ) + ( GND ) + ( \b2v_inst|u8|Add2~98  ))
// \b2v_inst|u8|Add2~2  = CARRY(( \b2v_inst|u8|combo_cnt [16] ) + ( GND ) + ( \b2v_inst|u8|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~1_sumout ),
	.cout(\b2v_inst|u8|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~1 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N32
dffeas \b2v_inst|u8|combo_cnt[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~1_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[16] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N21
cyclonev_lcell_comb \b2v_inst|u8|Add2~33 (
// Equation(s):
// \b2v_inst|u8|Add2~33_sumout  = SUM(( \b2v_inst|u8|combo_cnt [17] ) + ( GND ) + ( \b2v_inst|u8|Add2~2  ))
// \b2v_inst|u8|Add2~34  = CARRY(( \b2v_inst|u8|combo_cnt [17] ) + ( GND ) + ( \b2v_inst|u8|Add2~2  ))

	.dataa(!\b2v_inst|u8|combo_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~33_sumout ),
	.cout(\b2v_inst|u8|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~33 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N23
dffeas \b2v_inst|u8|combo_cnt[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[17] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N24
cyclonev_lcell_comb \b2v_inst|u8|Add2~57 (
// Equation(s):
// \b2v_inst|u8|Add2~57_sumout  = SUM(( \b2v_inst|u8|combo_cnt [18] ) + ( GND ) + ( \b2v_inst|u8|Add2~34  ))
// \b2v_inst|u8|Add2~58  = CARRY(( \b2v_inst|u8|combo_cnt [18] ) + ( GND ) + ( \b2v_inst|u8|Add2~34  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|combo_cnt [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~57_sumout ),
	.cout(\b2v_inst|u8|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~57 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N14
dffeas \b2v_inst|u8|combo_cnt[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~57_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[18] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N27
cyclonev_lcell_comb \b2v_inst|u8|Add2~37 (
// Equation(s):
// \b2v_inst|u8|Add2~37_sumout  = SUM(( \b2v_inst|u8|combo_cnt [19] ) + ( GND ) + ( \b2v_inst|u8|Add2~58  ))
// \b2v_inst|u8|Add2~38  = CARRY(( \b2v_inst|u8|combo_cnt [19] ) + ( GND ) + ( \b2v_inst|u8|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~37_sumout ),
	.cout(\b2v_inst|u8|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~37 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N49
dffeas \b2v_inst|u8|combo_cnt[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~37_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[19] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N3
cyclonev_lcell_comb \b2v_inst|u8|Equal4~1 (
// Equation(s):
// \b2v_inst|u8|Equal4~1_combout  = ( \b2v_inst|u8|combo_cnt [9] & ( \b2v_inst|u8|combo_cnt [19] & ( (\b2v_inst|u8|combo_cnt [0] & (\b2v_inst|u8|combo_cnt [1] & (\b2v_inst|u8|combo_cnt [17] & \b2v_inst|u8|combo_cnt [10]))) ) ) )

	.dataa(!\b2v_inst|u8|combo_cnt [0]),
	.datab(!\b2v_inst|u8|combo_cnt [1]),
	.datac(!\b2v_inst|u8|combo_cnt [17]),
	.datad(!\b2v_inst|u8|combo_cnt [10]),
	.datae(!\b2v_inst|u8|combo_cnt [9]),
	.dataf(!\b2v_inst|u8|combo_cnt [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Equal4~1 .extended_lut = "off";
defparam \b2v_inst|u8|Equal4~1 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u8|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N30
cyclonev_lcell_comb \b2v_inst|u8|Add2~77 (
// Equation(s):
// \b2v_inst|u8|Add2~77_sumout  = SUM(( \b2v_inst|u8|combo_cnt[20]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|Add2~38  ))
// \b2v_inst|u8|Add2~78  = CARRY(( \b2v_inst|u8|combo_cnt[20]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|Add2~38  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|combo_cnt[20]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~77_sumout ),
	.cout(\b2v_inst|u8|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~77 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~77 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N57
cyclonev_lcell_comb \b2v_inst|u8|combo_cnt[20]~feeder (
// Equation(s):
// \b2v_inst|u8|combo_cnt[20]~feeder_combout  = ( \b2v_inst|u8|Add2~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|combo_cnt[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[20]~feeder .extended_lut = "off";
defparam \b2v_inst|u8|combo_cnt[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u8|combo_cnt[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N59
dffeas \b2v_inst|u8|combo_cnt[20]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|combo_cnt[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[20]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \b2v_inst|u8|Add2~73 (
// Equation(s):
// \b2v_inst|u8|Add2~73_sumout  = SUM(( \b2v_inst|u8|combo_cnt [21] ) + ( GND ) + ( \b2v_inst|u8|Add2~78  ))
// \b2v_inst|u8|Add2~74  = CARRY(( \b2v_inst|u8|combo_cnt [21] ) + ( GND ) + ( \b2v_inst|u8|Add2~78  ))

	.dataa(!\b2v_inst|u8|combo_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~73_sumout ),
	.cout(\b2v_inst|u8|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~73 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~73 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N35
dffeas \b2v_inst|u8|combo_cnt[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[21] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N40
dffeas \b2v_inst|u8|combo_cnt[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[23]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N36
cyclonev_lcell_comb \b2v_inst|u8|Add2~69 (
// Equation(s):
// \b2v_inst|u8|Add2~69_sumout  = SUM(( \b2v_inst|u8|combo_cnt [22] ) + ( GND ) + ( \b2v_inst|u8|Add2~74  ))
// \b2v_inst|u8|Add2~70  = CARRY(( \b2v_inst|u8|combo_cnt [22] ) + ( GND ) + ( \b2v_inst|u8|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|combo_cnt [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~69_sumout ),
	.cout(\b2v_inst|u8|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~69 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u8|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N29
dffeas \b2v_inst|u8|combo_cnt[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~69_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[22] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \b2v_inst|u8|Add2~65 (
// Equation(s):
// \b2v_inst|u8|Add2~65_sumout  = SUM(( \b2v_inst|u8|combo_cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|Add2~70  ))
// \b2v_inst|u8|Add2~66  = CARRY(( \b2v_inst|u8|combo_cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~65_sumout ),
	.cout(\b2v_inst|u8|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~65 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N41
dffeas \b2v_inst|u8|combo_cnt[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[23] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \b2v_inst|u8|Add2~61 (
// Equation(s):
// \b2v_inst|u8|Add2~61_sumout  = SUM(( \b2v_inst|u8|combo_cnt [24] ) + ( GND ) + ( \b2v_inst|u8|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|combo_cnt [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add2~61 .extended_lut = "off";
defparam \b2v_inst|u8|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N53
dffeas \b2v_inst|u8|combo_cnt[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add2~61_sumout ),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[24] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y10_N58
dffeas \b2v_inst|u8|combo_cnt[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|combo_cnt[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|combo_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|combo_cnt[20] .is_wysiwyg = "true";
defparam \b2v_inst|u8|combo_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N51
cyclonev_lcell_comb \b2v_inst|u8|Equal4~2 (
// Equation(s):
// \b2v_inst|u8|Equal4~2_combout  = ( !\b2v_inst|u8|combo_cnt [24] & ( \b2v_inst|u8|combo_cnt [20] & ( (!\b2v_inst|u8|combo_cnt [21] & (!\b2v_inst|u8|combo_cnt [23] & (\b2v_inst|u8|combo_cnt [18] & !\b2v_inst|u8|combo_cnt [22]))) ) ) )

	.dataa(!\b2v_inst|u8|combo_cnt [21]),
	.datab(!\b2v_inst|u8|combo_cnt [23]),
	.datac(!\b2v_inst|u8|combo_cnt [18]),
	.datad(!\b2v_inst|u8|combo_cnt [22]),
	.datae(!\b2v_inst|u8|combo_cnt [24]),
	.dataf(!\b2v_inst|u8|combo_cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Equal4~2 .extended_lut = "off";
defparam \b2v_inst|u8|Equal4~2 .lut_mask = 64'h0000000008000000;
defparam \b2v_inst|u8|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N6
cyclonev_lcell_comb \b2v_inst|u8|Equal4~4 (
// Equation(s):
// \b2v_inst|u8|Equal4~4_combout  = ( \b2v_inst|u8|Equal4~1_combout  & ( \b2v_inst|u8|Equal4~2_combout  & ( (\b2v_inst|u8|Equal4~0_combout  & (\b2v_inst|u8|combo_cnt [8] & (\b2v_inst|u8|Equal4~3_combout  & \b2v_inst|u8|combo_cnt [16]))) ) ) )

	.dataa(!\b2v_inst|u8|Equal4~0_combout ),
	.datab(!\b2v_inst|u8|combo_cnt [8]),
	.datac(!\b2v_inst|u8|Equal4~3_combout ),
	.datad(!\b2v_inst|u8|combo_cnt [16]),
	.datae(!\b2v_inst|u8|Equal4~1_combout ),
	.dataf(!\b2v_inst|u8|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Equal4~4 .extended_lut = "off";
defparam \b2v_inst|u8|Equal4~4 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u8|Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \b2v_inst|u8|i2c_reset (
// Equation(s):
// \b2v_inst|u8|i2c_reset~combout  = ( \b2v_inst|u8|Equal4~4_combout  ) # ( !\b2v_inst|u8|Equal4~4_combout  & ( (!\b2v_inst|u2|oRST_2~q ) # ((\b2v_inst|u8|iexposure_adj_delay [3] & !\b2v_inst|u8|iexposure_adj_delay [2])) ) )

	.dataa(!\b2v_inst|u8|iexposure_adj_delay [3]),
	.datab(gnd),
	.datac(!\b2v_inst|u2|oRST_2~q ),
	.datad(!\b2v_inst|u8|iexposure_adj_delay [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|i2c_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|i2c_reset .extended_lut = "off";
defparam \b2v_inst|u8|i2c_reset .lut_mask = 64'hF5F0F5F0FFFFFFFF;
defparam \b2v_inst|u8|i2c_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \b2v_inst|u8|LessThan2~0 (
// Equation(s):
// \b2v_inst|u8|LessThan2~0_combout  = ( !\b2v_inst|u8|mI2C_CLK_DIV [4] & ( (!\b2v_inst|u8|mI2C_CLK_DIV [2] & (!\b2v_inst|u8|mI2C_CLK_DIV [3] & !\b2v_inst|u8|mI2C_CLK_DIV [5])) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CLK_DIV [2]),
	.datac(!\b2v_inst|u8|mI2C_CLK_DIV [3]),
	.datad(!\b2v_inst|u8|mI2C_CLK_DIV [5]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mI2C_CLK_DIV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LessThan2~0 .extended_lut = "off";
defparam \b2v_inst|u8|LessThan2~0 .lut_mask = 64'hC000C00000000000;
defparam \b2v_inst|u8|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N27
cyclonev_lcell_comb \b2v_inst|u8|Add3~33 (
// Equation(s):
// \b2v_inst|u8|Add3~33_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [9] ) + ( GND ) + ( \b2v_inst|u8|Add3~22  ))
// \b2v_inst|u8|Add3~34  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [9] ) + ( GND ) + ( \b2v_inst|u8|Add3~22  ))

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~33_sumout ),
	.cout(\b2v_inst|u8|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~33 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~33 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \b2v_inst|u8|Add3~37 (
// Equation(s):
// \b2v_inst|u8|Add3~37_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [10] ) + ( GND ) + ( \b2v_inst|u8|Add3~34  ))
// \b2v_inst|u8|Add3~38  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [10] ) + ( GND ) + ( \b2v_inst|u8|Add3~34  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~37_sumout ),
	.cout(\b2v_inst|u8|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~37 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~37 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \b2v_inst|u8|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \b2v_inst|u8|Add3~1 (
// Equation(s):
// \b2v_inst|u8|Add3~1_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [11] ) + ( GND ) + ( \b2v_inst|u8|Add3~38  ))
// \b2v_inst|u8|Add3~2  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [11] ) + ( GND ) + ( \b2v_inst|u8|Add3~38  ))

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~1_sumout ),
	.cout(\b2v_inst|u8|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~1 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N35
dffeas \b2v_inst|u8|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \b2v_inst|u8|Add3~41 (
// Equation(s):
// \b2v_inst|u8|Add3~41_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [12] ) + ( GND ) + ( \b2v_inst|u8|Add3~2  ))
// \b2v_inst|u8|Add3~42  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [12] ) + ( GND ) + ( \b2v_inst|u8|Add3~2  ))

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~41_sumout ),
	.cout(\b2v_inst|u8|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~41 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~41 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N38
dffeas \b2v_inst|u8|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \b2v_inst|u8|Add3~45 (
// Equation(s):
// \b2v_inst|u8|Add3~45_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [13] ) + ( GND ) + ( \b2v_inst|u8|Add3~42  ))
// \b2v_inst|u8|Add3~46  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [13] ) + ( GND ) + ( \b2v_inst|u8|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|mI2C_CLK_DIV [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~45_sumout ),
	.cout(\b2v_inst|u8|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~45 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N40
dffeas \b2v_inst|u8|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \b2v_inst|u8|Add3~49 (
// Equation(s):
// \b2v_inst|u8|Add3~49_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [14] ) + ( GND ) + ( \b2v_inst|u8|Add3~46  ))
// \b2v_inst|u8|Add3~50  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [14] ) + ( GND ) + ( \b2v_inst|u8|Add3~46  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~49_sumout ),
	.cout(\b2v_inst|u8|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~49 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~49 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \b2v_inst|u8|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N45
cyclonev_lcell_comb \b2v_inst|u8|Add3~53 (
// Equation(s):
// \b2v_inst|u8|Add3~53_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [15] ) + ( GND ) + ( \b2v_inst|u8|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|mI2C_CLK_DIV [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~53 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N46
dffeas \b2v_inst|u8|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \b2v_inst|u8|LessThan2~3 (
// Equation(s):
// \b2v_inst|u8|LessThan2~3_combout  = ( !\b2v_inst|u8|mI2C_CLK_DIV [14] & ( (!\b2v_inst|u8|mI2C_CLK_DIV [12] & (!\b2v_inst|u8|mI2C_CLK_DIV [13] & !\b2v_inst|u8|mI2C_CLK_DIV [15])) ) )

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [12]),
	.datab(gnd),
	.datac(!\b2v_inst|u8|mI2C_CLK_DIV [13]),
	.datad(!\b2v_inst|u8|mI2C_CLK_DIV [15]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mI2C_CLK_DIV [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LessThan2~3 .extended_lut = "off";
defparam \b2v_inst|u8|LessThan2~3 .lut_mask = 64'hA000A00000000000;
defparam \b2v_inst|u8|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \b2v_inst|u8|LessThan2~1 (
// Equation(s):
// \b2v_inst|u8|LessThan2~1_combout  = ( \b2v_inst|u8|mI2C_CLK_DIV [6] & ( (\b2v_inst|u8|mI2C_CLK_DIV [8] & \b2v_inst|u8|mI2C_CLK_DIV [7]) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CLK_DIV [8]),
	.datac(!\b2v_inst|u8|mI2C_CLK_DIV [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mI2C_CLK_DIV [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LessThan2~1 .extended_lut = "off";
defparam \b2v_inst|u8|LessThan2~1 .lut_mask = 64'h0000000003030303;
defparam \b2v_inst|u8|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \b2v_inst|u8|LessThan2~4 (
// Equation(s):
// \b2v_inst|u8|LessThan2~4_combout  = ( \b2v_inst|u8|LessThan2~1_combout  & ( \b2v_inst|u8|mI2C_CLK_DIV [11] & ( (!\b2v_inst|u8|LessThan2~2_combout ) # ((!\b2v_inst|u8|LessThan2~0_combout ) # (!\b2v_inst|u8|LessThan2~3_combout )) ) ) ) # ( 
// !\b2v_inst|u8|LessThan2~1_combout  & ( \b2v_inst|u8|mI2C_CLK_DIV [11] & ( (!\b2v_inst|u8|LessThan2~2_combout ) # (!\b2v_inst|u8|LessThan2~3_combout ) ) ) ) # ( \b2v_inst|u8|LessThan2~1_combout  & ( !\b2v_inst|u8|mI2C_CLK_DIV [11] & ( 
// !\b2v_inst|u8|LessThan2~3_combout  ) ) ) # ( !\b2v_inst|u8|LessThan2~1_combout  & ( !\b2v_inst|u8|mI2C_CLK_DIV [11] & ( !\b2v_inst|u8|LessThan2~3_combout  ) ) )

	.dataa(!\b2v_inst|u8|LessThan2~2_combout ),
	.datab(!\b2v_inst|u8|LessThan2~0_combout ),
	.datac(!\b2v_inst|u8|LessThan2~3_combout ),
	.datad(gnd),
	.datae(!\b2v_inst|u8|LessThan2~1_combout ),
	.dataf(!\b2v_inst|u8|mI2C_CLK_DIV [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LessThan2~4 .extended_lut = "off";
defparam \b2v_inst|u8|LessThan2~4 .lut_mask = 64'hF0F0F0F0FAFAFEFE;
defparam \b2v_inst|u8|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N1
dffeas \b2v_inst|u8|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N3
cyclonev_lcell_comb \b2v_inst|u8|Add3~57 (
// Equation(s):
// \b2v_inst|u8|Add3~57_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [1] ) + ( GND ) + ( \b2v_inst|u8|Add3~62  ))
// \b2v_inst|u8|Add3~58  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [1] ) + ( GND ) + ( \b2v_inst|u8|Add3~62  ))

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~57_sumout ),
	.cout(\b2v_inst|u8|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~57 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~57 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N5
dffeas \b2v_inst|u8|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \b2v_inst|u8|Add3~9 (
// Equation(s):
// \b2v_inst|u8|Add3~9_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [2] ) + ( GND ) + ( \b2v_inst|u8|Add3~58  ))
// \b2v_inst|u8|Add3~10  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [2] ) + ( GND ) + ( \b2v_inst|u8|Add3~58  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CLK_DIV [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~9_sumout ),
	.cout(\b2v_inst|u8|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~9 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \b2v_inst|u8|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N9
cyclonev_lcell_comb \b2v_inst|u8|Add3~13 (
// Equation(s):
// \b2v_inst|u8|Add3~13_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [3] ) + ( GND ) + ( \b2v_inst|u8|Add3~10  ))
// \b2v_inst|u8|Add3~14  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [3] ) + ( GND ) + ( \b2v_inst|u8|Add3~10  ))

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~13_sumout ),
	.cout(\b2v_inst|u8|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~13 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N10
dffeas \b2v_inst|u8|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \b2v_inst|u8|Add3~17 (
// Equation(s):
// \b2v_inst|u8|Add3~17_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [4] ) + ( GND ) + ( \b2v_inst|u8|Add3~14  ))
// \b2v_inst|u8|Add3~18  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [4] ) + ( GND ) + ( \b2v_inst|u8|Add3~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~17_sumout ),
	.cout(\b2v_inst|u8|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~17 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~17 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \b2v_inst|u8|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \b2v_inst|u8|Add3~5 (
// Equation(s):
// \b2v_inst|u8|Add3~5_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [5] ) + ( GND ) + ( \b2v_inst|u8|Add3~18  ))
// \b2v_inst|u8|Add3~6  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [5] ) + ( GND ) + ( \b2v_inst|u8|Add3~18  ))

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~5_sumout ),
	.cout(\b2v_inst|u8|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~5 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N16
dffeas \b2v_inst|u8|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \b2v_inst|u8|Add3~29 (
// Equation(s):
// \b2v_inst|u8|Add3~29_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [6] ) + ( GND ) + ( \b2v_inst|u8|Add3~6  ))
// \b2v_inst|u8|Add3~30  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [6] ) + ( GND ) + ( \b2v_inst|u8|Add3~6  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CLK_DIV [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~29_sumout ),
	.cout(\b2v_inst|u8|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~29 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~29 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N19
dffeas \b2v_inst|u8|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \b2v_inst|u8|Add3~25 (
// Equation(s):
// \b2v_inst|u8|Add3~25_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [7] ) + ( GND ) + ( \b2v_inst|u8|Add3~30  ))
// \b2v_inst|u8|Add3~26  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [7] ) + ( GND ) + ( \b2v_inst|u8|Add3~30  ))

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~25_sumout ),
	.cout(\b2v_inst|u8|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~25 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~25 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u8|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N23
dffeas \b2v_inst|u8|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \b2v_inst|u8|Add3~21 (
// Equation(s):
// \b2v_inst|u8|Add3~21_sumout  = SUM(( \b2v_inst|u8|mI2C_CLK_DIV [8] ) + ( GND ) + ( \b2v_inst|u8|Add3~26  ))
// \b2v_inst|u8|Add3~22  = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV [8] ) + ( GND ) + ( \b2v_inst|u8|Add3~26  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CLK_DIV [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add3~21_sumout ),
	.cout(\b2v_inst|u8|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add3~21 .extended_lut = "off";
defparam \b2v_inst|u8|Add3~21 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u8|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N25
dffeas \b2v_inst|u8|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N29
dffeas \b2v_inst|u8|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \b2v_inst|u8|LessThan2~2 (
// Equation(s):
// \b2v_inst|u8|LessThan2~2_combout  = ( !\b2v_inst|u8|mI2C_CLK_DIV [10] & ( !\b2v_inst|u8|mI2C_CLK_DIV [9] ) )

	.dataa(!\b2v_inst|u8|mI2C_CLK_DIV [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mI2C_CLK_DIV [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LessThan2~2 .extended_lut = "off";
defparam \b2v_inst|u8|LessThan2~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \b2v_inst|u8|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \b2v_inst|u8|mI2C_CTRL_CLK~0 (
// Equation(s):
// \b2v_inst|u8|mI2C_CTRL_CLK~0_combout  = ( \b2v_inst|u8|LessThan2~0_combout  & ( \b2v_inst|u8|mI2C_CTRL_CLK~q  & ( (\b2v_inst|u8|LessThan2~3_combout  & ((!\b2v_inst|u8|mI2C_CLK_DIV [11]) # (\b2v_inst|u8|LessThan2~2_combout ))) ) ) ) # ( 
// !\b2v_inst|u8|LessThan2~0_combout  & ( \b2v_inst|u8|mI2C_CTRL_CLK~q  & ( (\b2v_inst|u8|LessThan2~3_combout  & ((!\b2v_inst|u8|mI2C_CLK_DIV [11]) # ((\b2v_inst|u8|LessThan2~2_combout  & !\b2v_inst|u8|LessThan2~1_combout )))) ) ) ) # ( 
// \b2v_inst|u8|LessThan2~0_combout  & ( !\b2v_inst|u8|mI2C_CTRL_CLK~q  & ( (!\b2v_inst|u8|LessThan2~3_combout ) # ((!\b2v_inst|u8|LessThan2~2_combout  & \b2v_inst|u8|mI2C_CLK_DIV [11])) ) ) ) # ( !\b2v_inst|u8|LessThan2~0_combout  & ( 
// !\b2v_inst|u8|mI2C_CTRL_CLK~q  & ( (!\b2v_inst|u8|LessThan2~3_combout ) # ((\b2v_inst|u8|mI2C_CLK_DIV [11] & ((!\b2v_inst|u8|LessThan2~2_combout ) # (\b2v_inst|u8|LessThan2~1_combout )))) ) ) )

	.dataa(!\b2v_inst|u8|LessThan2~2_combout ),
	.datab(!\b2v_inst|u8|LessThan2~1_combout ),
	.datac(!\b2v_inst|u8|LessThan2~3_combout ),
	.datad(!\b2v_inst|u8|mI2C_CLK_DIV [11]),
	.datae(!\b2v_inst|u8|LessThan2~0_combout ),
	.dataf(!\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|mI2C_CTRL_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CTRL_CLK~0 .extended_lut = "off";
defparam \b2v_inst|u8|mI2C_CTRL_CLK~0 .lut_mask = 64'hF0FBF0FA0F040F05;
defparam \b2v_inst|u8|mI2C_CTRL_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N41
dffeas \b2v_inst|u8|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_CTRL_CLK~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \b2v_inst|u8|LUT_INDEX[2]~3 (
// Equation(s):
// \b2v_inst|u8|LUT_INDEX[2]~3_combout  = ( \b2v_inst|u8|LUT_INDEX [1] & ( !\b2v_inst|u8|LUT_INDEX [2] $ (((!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ) # (!\b2v_inst|u8|LUT_INDEX[5]~1_combout ))) ) ) # ( !\b2v_inst|u8|LUT_INDEX [1] & ( \b2v_inst|u8|LUT_INDEX 
// [2] ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|LUT_INDEX[5]~1_combout ),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LUT_INDEX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[2]~3 .extended_lut = "off";
defparam \b2v_inst|u8|LUT_INDEX[2]~3 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \b2v_inst|u8|LUT_INDEX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N44
dffeas \b2v_inst|u8|LUT_INDEX[2] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|LUT_INDEX[2]~3_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \b2v_inst|u8|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \b2v_inst|u8|LUT_INDEX[3]~2 (
// Equation(s):
// \b2v_inst|u8|LUT_INDEX[3]~2_combout  = ( \b2v_inst|u8|LUT_INDEX [2] & ( !\b2v_inst|u8|LUT_INDEX [3] $ (((!\b2v_inst|u8|LUT_INDEX[5]~1_combout ) # ((!\b2v_inst|u8|LUT_INDEX [1]) # (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))) ) ) # ( !\b2v_inst|u8|LUT_INDEX 
// [2] & ( \b2v_inst|u8|LUT_INDEX [3] ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [3]),
	.datab(!\b2v_inst|u8|LUT_INDEX[5]~1_combout ),
	.datac(!\b2v_inst|u8|LUT_INDEX [1]),
	.datad(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LUT_INDEX[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[3]~2 .extended_lut = "off";
defparam \b2v_inst|u8|LUT_INDEX[3]~2 .lut_mask = 64'h5555555555565556;
defparam \b2v_inst|u8|LUT_INDEX[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N50
dffeas \b2v_inst|u8|LUT_INDEX[3] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|LUT_INDEX[3]~2_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \b2v_inst|u8|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N10
dffeas \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~6_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \b2v_inst|u8|u0|Add0~21 (
// Equation(s):
// \b2v_inst|u8|u0|Add0~21_sumout  = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \b2v_inst|u8|u0|Add0~22  = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|u0|Add0~21_sumout ),
	.cout(\b2v_inst|u8|u0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Add0~21 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \b2v_inst|u8|u0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \b2v_inst|u8|u0|SD_COUNTER~6 (
// Equation(s):
// \b2v_inst|u8|u0|SD_COUNTER~6_combout  = ( \b2v_inst|u8|u0|Add0~21_sumout  & ( !\b2v_inst|u8|mI2C_GO~q  ) ) # ( !\b2v_inst|u8|u0|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|mI2C_GO~q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD_COUNTER~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER~6 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD_COUNTER~6 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \b2v_inst|u8|u0|SD_COUNTER~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N11
dffeas \b2v_inst|u8|u0|SD_COUNTER[0] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~6_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \b2v_inst|u8|u0|Add0~25 (
// Equation(s):
// \b2v_inst|u8|u0|Add0~25_sumout  = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~22  ))
// \b2v_inst|u8|u0|Add0~26  = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|u0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|u0|Add0~25_sumout ),
	.cout(\b2v_inst|u8|u0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Add0~25 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Add0~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \b2v_inst|u8|u0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \b2v_inst|u8|u0|Add0~17 (
// Equation(s):
// \b2v_inst|u8|u0|Add0~17_sumout  = SUM(( !\b2v_inst|u8|u0|SD_COUNTER [2] ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~26  ))
// \b2v_inst|u8|u0|Add0~18  = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER [2] ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|u0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|u0|Add0~17_sumout ),
	.cout(\b2v_inst|u8|u0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Add0~17 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Add0~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \b2v_inst|u8|u0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \b2v_inst|u8|u0|SD_COUNTER~5 (
// Equation(s):
// \b2v_inst|u8|u0|SD_COUNTER~5_combout  = ( \b2v_inst|u8|u0|Add0~17_sumout  & ( !\b2v_inst|u8|mI2C_GO~q  ) ) # ( !\b2v_inst|u8|u0|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|mI2C_GO~q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD_COUNTER~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER~5 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD_COUNTER~5 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \b2v_inst|u8|u0|SD_COUNTER~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N2
dffeas \b2v_inst|u8|u0|SD_COUNTER[2] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~5_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \b2v_inst|u8|u0|Add0~13 (
// Equation(s):
// \b2v_inst|u8|u0|Add0~13_sumout  = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~18  ))
// \b2v_inst|u8|u0|Add0~14  = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|u0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|u0|Add0~13_sumout ),
	.cout(\b2v_inst|u8|u0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Add0~13 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Add0~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \b2v_inst|u8|u0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N30
cyclonev_lcell_comb \b2v_inst|u8|u0|SD_COUNTER~4 (
// Equation(s):
// \b2v_inst|u8|u0|SD_COUNTER~4_combout  = ( \b2v_inst|u8|u0|Add0~13_sumout  & ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q  ) ) # ( !\b2v_inst|u8|u0|Add0~13_sumout  )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_GO~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD_COUNTER~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER~4 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD_COUNTER~4 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \b2v_inst|u8|u0|SD_COUNTER~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N31
dffeas \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~4_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \b2v_inst|u8|u0|Add0~9 (
// Equation(s):
// \b2v_inst|u8|u0|Add0~9_sumout  = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~14  ))
// \b2v_inst|u8|u0|Add0~10  = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|u0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|u0|Add0~9_sumout ),
	.cout(\b2v_inst|u8|u0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Add0~9 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \b2v_inst|u8|u0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \b2v_inst|u8|u0|SD_COUNTER~3 (
// Equation(s):
// \b2v_inst|u8|u0|SD_COUNTER~3_combout  = ( \b2v_inst|u8|u0|Add0~9_sumout  & ( !\b2v_inst|u8|mI2C_GO~q  ) ) # ( !\b2v_inst|u8|u0|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|mI2C_GO~q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD_COUNTER~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER~3 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD_COUNTER~3 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \b2v_inst|u8|u0|SD_COUNTER~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N38
dffeas \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~3_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N4
dffeas \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~1_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N15
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK3~2 (
// Equation(s):
// \b2v_inst|u8|u0|ACK3~2_combout  = ( \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q  & ( !\b2v_inst|u8|u0|SD_COUNTER [6] & ( (!\b2v_inst|u8|u0|SD_COUNTER [2] & (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & !\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK3~2 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK3~2 .lut_mask = 64'h0000C00000000000;
defparam \b2v_inst|u8|u0|ACK3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK3~1 (
// Equation(s):
// \b2v_inst|u8|u0|ACK3~1_combout  = ( \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|SD_COUNTER [6] & (\b2v_inst|u8|u0|SD_COUNTER [5] & (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & \b2v_inst|u8|u0|SD_COUNTER [2]))) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK3~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK3~1 .lut_mask = 64'h0000000000020002;
defparam \b2v_inst|u8|u0|ACK3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK3~0 (
// Equation(s):
// \b2v_inst|u8|u0|ACK3~0_combout  = ( \b2v_inst|u8|u0|ACK3~2_combout  & ( \b2v_inst|u8|u0|ACK3~1_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER [0] & (((\b2v_inst|u8|u0|ACK3~q )))) # (\b2v_inst|u8|u0|SD_COUNTER [0] & (!\b2v_inst|u8|u0|SD_COUNTER [1] & 
// ((\I2C_SDAT~input_o )))) ) ) ) # ( !\b2v_inst|u8|u0|ACK3~2_combout  & ( \b2v_inst|u8|u0|ACK3~1_combout  & ( (\b2v_inst|u8|u0|ACK3~q  & ((!\b2v_inst|u8|u0|SD_COUNTER [1]) # (!\b2v_inst|u8|u0|SD_COUNTER [0]))) ) ) ) # ( \b2v_inst|u8|u0|ACK3~2_combout  & ( 
// !\b2v_inst|u8|u0|ACK3~1_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER [1] & ((!\b2v_inst|u8|u0|SD_COUNTER [0] & (\b2v_inst|u8|u0|ACK3~q )) # (\b2v_inst|u8|u0|SD_COUNTER [0] & ((\I2C_SDAT~input_o ))))) # (\b2v_inst|u8|u0|SD_COUNTER [1] & 
// (((\b2v_inst|u8|u0|ACK3~q )))) ) ) ) # ( !\b2v_inst|u8|u0|ACK3~2_combout  & ( !\b2v_inst|u8|u0|ACK3~1_combout  & ( \b2v_inst|u8|u0|ACK3~q  ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.datac(!\b2v_inst|u8|u0|ACK3~q ),
	.datad(!\I2C_SDAT~input_o ),
	.datae(!\b2v_inst|u8|u0|ACK3~2_combout ),
	.dataf(!\b2v_inst|u8|u0|ACK3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK3~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK3~0 .lut_mask = 64'h0F0F0D2F0E0E0C2E;
defparam \b2v_inst|u8|u0|ACK3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N47
dffeas \b2v_inst|u8|u0|ACK3 (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|u0|ACK3~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK3 .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N32
dffeas \b2v_inst|u8|u0|SD_COUNTER[3] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~4_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK2~1 (
// Equation(s):
// \b2v_inst|u8|u0|ACK2~1_combout  = ( \b2v_inst|u8|u0|SD_COUNTER [1] & ( \b2v_inst|u8|u0|SD_COUNTER [0] & ( (\b2v_inst|u8|u0|SD_COUNTER [2] & (\b2v_inst|u8|u0|SD_COUNTER [3] & (\b2v_inst|u8|u0|SD_COUNTER [5] & !\b2v_inst|u8|u0|SD_COUNTER [6]))) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK2~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK2~1 .lut_mask = 64'h0000000000000100;
defparam \b2v_inst|u8|u0|ACK2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK2~2 (
// Equation(s):
// \b2v_inst|u8|u0|ACK2~2_combout  = ( \b2v_inst|u8|u0|SD_COUNTER [5] & ( (\b2v_inst|u8|u0|SD_COUNTER [1] & (!\b2v_inst|u8|u0|SD_COUNTER [0] & (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & !\b2v_inst|u8|u0|SD_COUNTER [6]))) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK2~2 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK2~2 .lut_mask = 64'h0000000004000400;
defparam \b2v_inst|u8|u0|ACK2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK2~0 (
// Equation(s):
// \b2v_inst|u8|u0|ACK2~0_combout  = ( \b2v_inst|u8|u0|SD_COUNTER [2] & ( \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|ACK2~1_combout  & \b2v_inst|u8|u0|ACK2~q ) ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER [2] & ( 
// \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|ACK2~1_combout  & \b2v_inst|u8|u0|ACK2~q ) ) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER [2] & ( !\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  & ( \b2v_inst|u8|u0|ACK2~q  ) ) ) # ( 
// !\b2v_inst|u8|u0|SD_COUNTER [2] & ( !\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|ACK2~2_combout  & (\b2v_inst|u8|u0|ACK2~q )) # (\b2v_inst|u8|u0|ACK2~2_combout  & ((\I2C_SDAT~input_o ))) ) ) )

	.dataa(!\b2v_inst|u8|u0|ACK2~1_combout ),
	.datab(!\b2v_inst|u8|u0|ACK2~q ),
	.datac(!\I2C_SDAT~input_o ),
	.datad(!\b2v_inst|u8|u0|ACK2~2_combout ),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK2~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK2~0 .lut_mask = 64'h330F333322222222;
defparam \b2v_inst|u8|u0|ACK2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N17
dffeas \b2v_inst|u8|u0|ACK2 (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|u0|ACK2~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK2 .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N37
dffeas \b2v_inst|u8|u0|SD_COUNTER[4] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~3_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK1~1 (
// Equation(s):
// \b2v_inst|u8|u0|ACK1~1_combout  = ( \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q  & ( \b2v_inst|u8|u0|SD_COUNTER [4] & ( (!\b2v_inst|u8|u0|SD_COUNTER [6] & (\b2v_inst|u8|u0|SD_COUNTER [1] & (!\b2v_inst|u8|u0|SD_COUNTER [2] $ 
// (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK1~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK1~1 .lut_mask = 64'h0000000000000084;
defparam \b2v_inst|u8|u0|ACK1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[23]~0 (
// Equation(s):
// \b2v_inst|u8|u0|SD[23]~0_combout  = ( !\b2v_inst|u8|u0|SD_COUNTER [6] & ( \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[23]~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[23]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \b2v_inst|u8|u0|SD[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK1~0 (
// Equation(s):
// \b2v_inst|u8|u0|ACK1~0_combout  = ( \b2v_inst|u8|u0|SD_COUNTER [0] & ( \b2v_inst|u8|u0|SD[23]~0_combout  & ( (!\b2v_inst|u8|u0|ACK1~1_combout  & (((\b2v_inst|u8|u0|ACK1~q )))) # (\b2v_inst|u8|u0|ACK1~1_combout  & (\I2C_SDAT~input_o  & 
// ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q )))) ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER [0] & ( \b2v_inst|u8|u0|SD[23]~0_combout  & ( \b2v_inst|u8|u0|ACK1~q  ) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER [0] & ( !\b2v_inst|u8|u0|SD[23]~0_combout  & ( 
// (\b2v_inst|u8|u0|ACK1~q  & !\b2v_inst|u8|u0|ACK1~1_combout ) ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER [0] & ( !\b2v_inst|u8|u0|SD[23]~0_combout  & ( (\b2v_inst|u8|u0|ACK1~q  & !\b2v_inst|u8|u0|ACK1~1_combout ) ) ) )

	.dataa(!\I2C_SDAT~input_o ),
	.datab(!\b2v_inst|u8|u0|ACK1~q ),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|ACK1~1_combout ),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.dataf(!\b2v_inst|u8|u0|SD[23]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK1~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK1~0 .lut_mask = 64'h3300330033333350;
defparam \b2v_inst|u8|u0|ACK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N41
dffeas \b2v_inst|u8|u0|ACK1 (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|u0|ACK1~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK1 .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK4~1 (
// Equation(s):
// \b2v_inst|u8|u0|ACK4~1_combout  = ( \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\b2v_inst|u8|u0|SD_COUNTER [5] & (\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  & (\b2v_inst|u8|u0|SD_COUNTER [2] & !\b2v_inst|u8|u0|SD_COUNTER [6]))) ) ) # ( 
// !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|SD_COUNTER [5] & (\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  & (!\b2v_inst|u8|u0|SD_COUNTER [2] & !\b2v_inst|u8|u0|SD_COUNTER [6]))) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK4~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK4~1 .lut_mask = 64'h2000200001000100;
defparam \b2v_inst|u8|u0|ACK4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N18
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK4~2 (
// Equation(s):
// \b2v_inst|u8|u0|ACK4~2_combout  = ( \b2v_inst|u8|u0|ACK4~1_combout  & ( \b2v_inst|u8|u0|SD[23]~0_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER [0] & (((\b2v_inst|u8|u0|SD_COUNTER [3] & !\b2v_inst|u8|u0|SD_COUNTER [1])) # (\b2v_inst|u8|u0|ACK4~q ))) # 
// (\b2v_inst|u8|u0|SD_COUNTER [0] & (\b2v_inst|u8|u0|ACK4~q  & ((!\b2v_inst|u8|u0|SD_COUNTER [3]) # (!\b2v_inst|u8|u0|SD_COUNTER [1])))) ) ) ) # ( !\b2v_inst|u8|u0|ACK4~1_combout  & ( \b2v_inst|u8|u0|SD[23]~0_combout  & ( \b2v_inst|u8|u0|ACK4~q  ) ) ) # ( 
// \b2v_inst|u8|u0|ACK4~1_combout  & ( !\b2v_inst|u8|u0|SD[23]~0_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER [3] & \b2v_inst|u8|u0|ACK4~q ) ) ) ) # ( !\b2v_inst|u8|u0|ACK4~1_combout  & ( !\b2v_inst|u8|u0|SD[23]~0_combout  & ( \b2v_inst|u8|u0|ACK4~q  ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.datad(!\b2v_inst|u8|u0|ACK4~q ),
	.datae(!\b2v_inst|u8|u0|ACK4~1_combout ),
	.dataf(!\b2v_inst|u8|u0|SD[23]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK4~2 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK4~2 .lut_mask = 64'h00FF00CC00FF20FE;
defparam \b2v_inst|u8|u0|ACK4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK4~0 (
// Equation(s):
// \b2v_inst|u8|u0|ACK4~0_combout  = ( \b2v_inst|u8|u0|ACK4~2_combout  & ( \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & ( ((!\b2v_inst|u8|u0|ACK4~1_combout ) # ((\b2v_inst|u8|u0|SD_COUNTER [0]) # (\I2C_SDAT~input_o ))) # (\b2v_inst|u8|u0|SD_COUNTER [1]) ) ) 
// ) # ( \b2v_inst|u8|u0|ACK4~2_combout  & ( !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.datab(!\b2v_inst|u8|u0|ACK4~1_combout ),
	.datac(!\I2C_SDAT~input_o ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.datae(!\b2v_inst|u8|u0|ACK4~2_combout ),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK4~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK4~0 .lut_mask = 64'h0000FFFF0000DFFF;
defparam \b2v_inst|u8|u0|ACK4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N32
dffeas \b2v_inst|u8|u0|ACK4 (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|u0|ACK4~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|ACK4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK4 .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|ACK4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \b2v_inst|u8|u0|ACK (
// Equation(s):
// \b2v_inst|u8|u0|ACK~combout  = ( !\b2v_inst|u8|u0|ACK4~q  & ( (!\b2v_inst|u8|u0|ACK3~q  & (!\b2v_inst|u8|u0|ACK2~q  & !\b2v_inst|u8|u0|ACK1~q )) ) )

	.dataa(!\b2v_inst|u8|u0|ACK3~q ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|ACK2~q ),
	.datad(!\b2v_inst|u8|u0|ACK1~q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|ACK4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|ACK~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|ACK .extended_lut = "off";
defparam \b2v_inst|u8|u0|ACK .lut_mask = 64'hA000A00000000000;
defparam \b2v_inst|u8|u0|ACK .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N28
dffeas \b2v_inst|u8|mSetup_ST.0001~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Selector2~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mSetup_ST.0001~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mSetup_ST.0001~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|mSetup_ST.0001~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \b2v_inst|u8|Selector1~0 (
// Equation(s):
// \b2v_inst|u8|Selector1~0_combout  = ( \b2v_inst|u8|mSetup_ST.0001~q  & ( (!\b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q  & ((\b2v_inst|u8|u0|ACK~combout ) # (\b2v_inst|u8|u0|END~q ))) ) ) # ( !\b2v_inst|u8|mSetup_ST.0001~q  & ( 
// !\b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q  ) )

	.dataa(!\b2v_inst|u8|u0|END~q ),
	.datab(!\b2v_inst|u8|u0|ACK~combout ),
	.datac(!\b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mSetup_ST.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Selector1~0 .extended_lut = "off";
defparam \b2v_inst|u8|Selector1~0 .lut_mask = 64'hF0F0F0F070707070;
defparam \b2v_inst|u8|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N44
dffeas \b2v_inst|u8|mSetup_ST.0000 (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \b2v_inst|u8|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N57
cyclonev_lcell_comb \b2v_inst|u8|Selector2~0 (
// Equation(s):
// \b2v_inst|u8|Selector2~0_combout  = ( \b2v_inst|u8|mSetup_ST.0000~q  & ( (\b2v_inst|u8|mSetup_ST.0001~DUPLICATE_q  & \b2v_inst|u8|u0|END~q ) ) ) # ( !\b2v_inst|u8|mSetup_ST.0000~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|mSetup_ST.0001~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|END~q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mSetup_ST.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Selector2~0 .extended_lut = "off";
defparam \b2v_inst|u8|Selector2~0 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \b2v_inst|u8|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \b2v_inst|u8|mSetup_ST.0001 (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Selector2~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \b2v_inst|u8|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N45
cyclonev_lcell_comb \b2v_inst|u8|mSetup_ST~12 (
// Equation(s):
// \b2v_inst|u8|mSetup_ST~12_combout  = ( !\b2v_inst|u8|u0|END~q  & ( (\b2v_inst|u8|u0|ACK~combout  & \b2v_inst|u8|mSetup_ST.0001~q ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|u0|ACK~combout ),
	.datac(!\b2v_inst|u8|mSetup_ST.0001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|END~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|mSetup_ST~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|mSetup_ST~12 .extended_lut = "off";
defparam \b2v_inst|u8|mSetup_ST~12 .lut_mask = 64'h0303030300000000;
defparam \b2v_inst|u8|mSetup_ST~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N46
dffeas \b2v_inst|u8|mSetup_ST.0010~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mSetup_ST.0010~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|mSetup_ST.0010~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N39
cyclonev_lcell_comb \b2v_inst|u8|LUT_INDEX[4]~0 (
// Equation(s):
// \b2v_inst|u8|LUT_INDEX[4]~0_combout  = ( \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( \b2v_inst|u8|LUT_INDEX [1] & ( ((\b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q  & (\b2v_inst|u8|LUT_INDEX [2] & \b2v_inst|u8|LUT_INDEX [3]))) # (\b2v_inst|u8|LUT_INDEX [4]) ) ) 
// ) # ( !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( \b2v_inst|u8|LUT_INDEX [1] & ( \b2v_inst|u8|LUT_INDEX [4] ) ) ) # ( \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( !\b2v_inst|u8|LUT_INDEX [1] & ( \b2v_inst|u8|LUT_INDEX [4] ) ) ) # ( 
// !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( !\b2v_inst|u8|LUT_INDEX [1] & ( \b2v_inst|u8|LUT_INDEX [4] ) ) )

	.dataa(!\b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|LUT_INDEX [2]),
	.datac(!\b2v_inst|u8|LUT_INDEX [4]),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u8|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LUT_INDEX[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[4]~0 .extended_lut = "off";
defparam \b2v_inst|u8|LUT_INDEX[4]~0 .lut_mask = 64'h0F0F0F0F0F0F0F1F;
defparam \b2v_inst|u8|LUT_INDEX[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N35
dffeas \b2v_inst|u8|LUT_INDEX[4] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|LUT_INDEX[4]~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \b2v_inst|u8|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \b2v_inst|u8|LUT_INDEX[5]~1 (
// Equation(s):
// \b2v_inst|u8|LUT_INDEX[5]~1_combout  = ( \b2v_inst|u8|LUT_INDEX [1] & ( \b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [3]) # (!\b2v_inst|u8|LUT_INDEX [4]) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX [1] & ( 
// \b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [3]) # ((!\b2v_inst|u8|LUT_INDEX [4]) # ((!\b2v_inst|u8|LUT_INDEX [0] & !\b2v_inst|u8|LUT_INDEX [2]))) ) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [3]),
	.datab(!\b2v_inst|u8|LUT_INDEX [0]),
	.datac(!\b2v_inst|u8|LUT_INDEX [4]),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(!\b2v_inst|u8|LUT_INDEX [1]),
	.dataf(!\b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LUT_INDEX[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[5]~1 .extended_lut = "off";
defparam \b2v_inst|u8|LUT_INDEX[5]~1 .lut_mask = 64'h00000000FEFAFAFA;
defparam \b2v_inst|u8|LUT_INDEX[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N28
dffeas \b2v_inst|u8|LUT_INDEX[0] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|LUT_INDEX[0]~4_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|LUT_INDEX[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \b2v_inst|u8|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N51
cyclonev_lcell_comb \b2v_inst|u8|LUT_INDEX[0]~4 (
// Equation(s):
// \b2v_inst|u8|LUT_INDEX[0]~4_combout  = !\b2v_inst|u8|LUT_INDEX [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|LUT_INDEX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LUT_INDEX[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[0]~4 .extended_lut = "off";
defparam \b2v_inst|u8|LUT_INDEX[0]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \b2v_inst|u8|LUT_INDEX[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N29
dffeas \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|LUT_INDEX[0]~4_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|LUT_INDEX[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \b2v_inst|u8|Add4~0 (
// Equation(s):
// \b2v_inst|u8|Add4~0_combout  = !\b2v_inst|u8|LUT_INDEX [1] $ (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|LUT_INDEX [1]),
	.datad(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add4~0 .extended_lut = "off";
defparam \b2v_inst|u8|Add4~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \b2v_inst|u8|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N26
dffeas \b2v_inst|u8|LUT_INDEX[1] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Add4~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|LUT_INDEX[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \b2v_inst|u8|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \b2v_inst|u8|LessThan3~0 (
// Equation(s):
// \b2v_inst|u8|LessThan3~0_combout  = ( \b2v_inst|u8|LUT_INDEX [3] & ( (!\b2v_inst|u8|LUT_INDEX [4]) # ((!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [0] & !\b2v_inst|u8|LUT_INDEX [2]))) ) ) # ( !\b2v_inst|u8|LUT_INDEX [3] )

	.dataa(!\b2v_inst|u8|LUT_INDEX [1]),
	.datab(!\b2v_inst|u8|LUT_INDEX [0]),
	.datac(!\b2v_inst|u8|LUT_INDEX [2]),
	.datad(!\b2v_inst|u8|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|LessThan3~0 .extended_lut = "off";
defparam \b2v_inst|u8|LessThan3~0 .lut_mask = 64'hFFFFFFFFFF80FF80;
defparam \b2v_inst|u8|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N59
dffeas \b2v_inst|u8|mI2C_GO (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Selector0~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_GO .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N1
dffeas \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~5_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N0
cyclonev_lcell_comb \b2v_inst|u8|u0|LessThan2~0 (
// Equation(s):
// \b2v_inst|u8|u0|LessThan2~0_combout  = ( \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q  & ( !\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q  ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & ( 
// !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ) # ((!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q ) # ((!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ) # (!\b2v_inst|u8|u0|SD_COUNTER [1]))) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|LessThan2~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|LessThan2~0 .lut_mask = 64'hFFFEF0F000000000;
defparam \b2v_inst|u8|u0|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \b2v_inst|u8|u0|Add0~5 (
// Equation(s):
// \b2v_inst|u8|u0|Add0~5_sumout  = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~10  ))
// \b2v_inst|u8|u0|Add0~6  = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|u0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|u0|Add0~5_sumout ),
	.cout(\b2v_inst|u8|u0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Add0~5 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Add0~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \b2v_inst|u8|u0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \b2v_inst|u8|u0|Add0~1 (
// Equation(s):
// \b2v_inst|u8|u0|Add0~1_sumout  = SUM(( \b2v_inst|u8|u0|SD_COUNTER [6] ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|u0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|u0|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Add0~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u8|u0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \b2v_inst|u8|u0|SD_COUNTER~0 (
// Equation(s):
// \b2v_inst|u8|u0|SD_COUNTER~0_combout  = ( \b2v_inst|u8|u0|Add0~1_sumout  & ( (\b2v_inst|u8|mI2C_GO~q  & ((!\b2v_inst|u8|u0|LessThan2~0_combout ) # (\b2v_inst|u8|u0|SD_COUNTER [6]))) ) ) # ( !\b2v_inst|u8|u0|Add0~1_sumout  & ( (\b2v_inst|u8|u0|SD_COUNTER 
// [6] & \b2v_inst|u8|mI2C_GO~q ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datab(!\b2v_inst|u8|mI2C_GO~q ),
	.datac(gnd),
	.datad(!\b2v_inst|u8|u0|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD_COUNTER~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD_COUNTER~0 .lut_mask = 64'h1111111133113311;
defparam \b2v_inst|u8|u0|SD_COUNTER~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N11
dffeas \b2v_inst|u8|u0|SD_COUNTER[6] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|u0|SD_COUNTER~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[6] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N21
cyclonev_lcell_comb \b2v_inst|u8|u0|SD_COUNTER[5]~2 (
// Equation(s):
// \b2v_inst|u8|u0|SD_COUNTER[5]~2_combout  = ( \b2v_inst|u8|mI2C_GO~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|SD_COUNTER [6] & !\b2v_inst|u8|u0|LessThan2~0_combout ) ) ) # ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q  )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|u0|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[5]~2 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD_COUNTER[5]~2 .lut_mask = 64'hFFFFFFFFAA00AA00;
defparam \b2v_inst|u8|u0|SD_COUNTER[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N22
dffeas \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~7_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \b2v_inst|u8|u0|SD_COUNTER~7 (
// Equation(s):
// \b2v_inst|u8|u0|SD_COUNTER~7_combout  = ( \b2v_inst|u8|mI2C_GO~q  & ( !\b2v_inst|u8|u0|Add0~25_sumout  ) ) # ( !\b2v_inst|u8|mI2C_GO~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|u0|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mI2C_GO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD_COUNTER~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER~7 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD_COUNTER~7 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \b2v_inst|u8|u0|SD_COUNTER~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N23
dffeas \b2v_inst|u8|u0|SD_COUNTER[1] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~7_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \b2v_inst|u8|u0|Selector0~0 (
// Equation(s):
// \b2v_inst|u8|u0|Selector0~0_combout  = ( \b2v_inst|u8|u0|SD_COUNTER [0] & ( \b2v_inst|u8|u0|SD_COUNTER [4] & ( (!\b2v_inst|u8|u0|SD_COUNTER [6] & (\b2v_inst|u8|u0|SD_COUNTER [5] & \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q )) ) ) ) # ( 
// !\b2v_inst|u8|u0|SD_COUNTER [0] & ( \b2v_inst|u8|u0|SD_COUNTER [4] & ( (!\b2v_inst|u8|u0|SD_COUNTER [6] & (!\b2v_inst|u8|u0|SD_COUNTER [5] & !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Selector0~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Selector0~0 .lut_mask = 64'h00000000C000000C;
defparam \b2v_inst|u8|u0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N54
cyclonev_lcell_comb \b2v_inst|u8|u0|END~0 (
// Equation(s):
// \b2v_inst|u8|u0|END~0_combout  = ( \b2v_inst|u8|u0|Selector0~0_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER [1] & (\b2v_inst|u8|u0|END~q )) # (\b2v_inst|u8|u0|SD_COUNTER [1] & ((!\b2v_inst|u8|u0|SD_COUNTER [2] & (\b2v_inst|u8|u0|END~q )) # 
// (\b2v_inst|u8|u0|SD_COUNTER [2] & ((\b2v_inst|u8|u0|SD_COUNTER [5]))))) ) ) # ( !\b2v_inst|u8|u0|Selector0~0_combout  & ( \b2v_inst|u8|u0|END~q  ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.datab(!\b2v_inst|u8|u0|END~q ),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|END~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|END~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|END~0 .lut_mask = 64'h3333333333273327;
defparam \b2v_inst|u8|u0|END~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N56
dffeas \b2v_inst|u8|u0|END (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|u0|END~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|END .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|END .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N47
dffeas \b2v_inst|u8|mSetup_ST.0010 (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \b2v_inst|u8|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \b2v_inst|u8|Selector0~0 (
// Equation(s):
// \b2v_inst|u8|Selector0~0_combout  = ( \b2v_inst|u8|mSetup_ST.0001~DUPLICATE_q  & ( (\b2v_inst|u8|u0|END~q  & \b2v_inst|u8|mI2C_GO~DUPLICATE_q ) ) ) # ( !\b2v_inst|u8|mSetup_ST.0001~DUPLICATE_q  & ( (!\b2v_inst|u8|mSetup_ST.0010~q ) # 
// (\b2v_inst|u8|mI2C_GO~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|u0|END~q ),
	.datac(!\b2v_inst|u8|mI2C_GO~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|mSetup_ST.0010~q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mSetup_ST.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Selector0~0 .extended_lut = "off";
defparam \b2v_inst|u8|Selector0~0 .lut_mask = 64'hFF0FFF0F03030303;
defparam \b2v_inst|u8|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N58
dffeas \b2v_inst|u8|mI2C_GO~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Selector0~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_GO~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_GO~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_GO~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N3
cyclonev_lcell_comb \b2v_inst|u8|u0|SD_COUNTER~1 (
// Equation(s):
// \b2v_inst|u8|u0|SD_COUNTER~1_combout  = ( \b2v_inst|u8|u0|Add0~5_sumout  & ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q  ) ) # ( !\b2v_inst|u8|u0|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|mI2C_GO~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD_COUNTER~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD_COUNTER~1 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \b2v_inst|u8|u0|SD_COUNTER~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N5
dffeas \b2v_inst|u8|u0|SD_COUNTER[5] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD_COUNTER~1_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD_COUNTER[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \b2v_inst|u8|u0|I2C_SCLK~0 (
// Equation(s):
// \b2v_inst|u8|u0|I2C_SCLK~0_combout  = ( \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q  & ( !\b2v_inst|u8|u0|SD_COUNTER [5] $ (((\b2v_inst|u8|u0|SD_COUNTER [4] & \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ))) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q  
// & ( (!\b2v_inst|u8|u0|SD_COUNTER [5] & ((!\b2v_inst|u8|u0|SD_COUNTER [4]) # (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ))) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [4]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|I2C_SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|I2C_SCLK~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|I2C_SCLK~0 .lut_mask = 64'hAAA0AAA0AAA5AAA5;
defparam \b2v_inst|u8|u0|I2C_SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N53
dffeas \b2v_inst|u8|u0|SCLK (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|u0|SCLK~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SCLK .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N24
cyclonev_lcell_comb \b2v_inst|u8|u0|Selector1~0 (
// Equation(s):
// \b2v_inst|u8|u0|Selector1~0_combout  = ( \b2v_inst|u8|u0|SD_COUNTER [5] & ( \b2v_inst|u8|u0|SD_COUNTER [0] & ( (!\b2v_inst|u8|u0|SD_COUNTER [2] & (!\b2v_inst|u8|u0|SCLK~q )) # (\b2v_inst|u8|u0|SD_COUNTER [2] & ((!\b2v_inst|u8|u0|SD_COUNTER [3] & 
// (!\b2v_inst|u8|u0|SCLK~q )) # (\b2v_inst|u8|u0|SD_COUNTER [3] & ((\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ))))) ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER [5] & ( \b2v_inst|u8|u0|SD_COUNTER [0] & ( (!\b2v_inst|u8|u0|SCLK~q ) # 
// ((\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & (\b2v_inst|u8|u0|SD_COUNTER [2] & !\b2v_inst|u8|u0|SD_COUNTER [3]))) ) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER [5] & ( !\b2v_inst|u8|u0|SD_COUNTER [0] & ( !\b2v_inst|u8|u0|SCLK~q  ) ) ) # ( 
// !\b2v_inst|u8|u0|SD_COUNTER [5] & ( !\b2v_inst|u8|u0|SD_COUNTER [0] & ( (!\b2v_inst|u8|u0|SCLK~q  & (((!\b2v_inst|u8|u0|SD_COUNTER [3]) # (\b2v_inst|u8|u0|SD_COUNTER [2])) # (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u8|u0|SCLK~q ),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Selector1~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Selector1~0 .lut_mask = 64'hAA2AAAAAABAAAAA3;
defparam \b2v_inst|u8|u0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N9
cyclonev_lcell_comb \b2v_inst|u8|u0|SCLK~0 (
// Equation(s):
// \b2v_inst|u8|u0|SCLK~0_combout  = ( \b2v_inst|u8|u0|Selector1~0_combout  & ( (!\b2v_inst|u8|u0|SD[23]~0_combout  & \b2v_inst|u8|u0|SCLK~DUPLICATE_q ) ) ) # ( !\b2v_inst|u8|u0|Selector1~0_combout  & ( (\b2v_inst|u8|u0|SCLK~DUPLICATE_q ) # 
// (\b2v_inst|u8|u0|SD[23]~0_combout ) ) )

	.dataa(!\b2v_inst|u8|u0|SD[23]~0_combout ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SCLK~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SCLK~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SCLK~0 .lut_mask = 64'h5F5F5F5F0A0A0A0A;
defparam \b2v_inst|u8|u0|SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N52
dffeas \b2v_inst|u8|u0|SCLK~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|u0|SCLK~0_combout ),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SCLK~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SCLK~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SCLK~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \b2v_inst|u8|u0|I2C_SCLK~1 (
// Equation(s):
// \b2v_inst|u8|u0|I2C_SCLK~1_combout  = ( !\b2v_inst|u8|u0|SD_COUNTER [6] & ( \b2v_inst|u8|u0|SCLK~DUPLICATE_q  & ( (!\b2v_inst|u8|mI2C_CTRL_CLK~q  & !\b2v_inst|u8|u0|I2C_SCLK~0_combout ) ) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER [6] & ( 
// !\b2v_inst|u8|u0|SCLK~DUPLICATE_q  ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER [6] & ( !\b2v_inst|u8|u0|SCLK~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.datac(!\b2v_inst|u8|u0|I2C_SCLK~0_combout ),
	.datad(gnd),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.dataf(!\b2v_inst|u8|u0|SCLK~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|I2C_SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|I2C_SCLK~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|I2C_SCLK~1 .lut_mask = 64'hFFFFFFFFC0C00000;
defparam \b2v_inst|u8|u0|I2C_SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N50
dffeas \b2v_inst|u8|u0|SDO (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SDO~0_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SDO .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N30
cyclonev_lcell_comb \b2v_inst|u8|Mux2~0 (
// Equation(s):
// \b2v_inst|u8|Mux2~0_combout  = ( \b2v_inst|u8|LUT_INDEX [3] & ( (!\b2v_inst|u8|LUT_INDEX [4] & ((!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [2])) # (\b2v_inst|u8|LUT_INDEX [1] & (\b2v_inst|u8|LUT_INDEX [2] & 
// \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))) ) ) # ( !\b2v_inst|u8|LUT_INDEX [3] & ( (!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [2] & ((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ) # (\b2v_inst|u8|LUT_INDEX [4])))) # (\b2v_inst|u8|LUT_INDEX [1] & 
// (((\b2v_inst|u8|LUT_INDEX [2])))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [4]),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\b2v_inst|u8|LUT_INDEX [2]),
	.datad(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux2~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux2~0 .lut_mask = 64'h43C343C380828082;
defparam \b2v_inst|u8|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N43
dffeas \b2v_inst|u8|mSetup_ST.0000~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mSetup_ST.0000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mSetup_ST.0000~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|mSetup_ST.0000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N6
cyclonev_lcell_comb \b2v_inst|u8|mI2C_DATA[23]~0 (
// Equation(s):
// \b2v_inst|u8|mI2C_DATA[23]~0_combout  = ( !\b2v_inst|u8|Equal4~4_combout  & ( \b2v_inst|u2|oRST_2~q  & ( (!\b2v_inst|u8|mSetup_ST.0000~DUPLICATE_q  & (\b2v_inst|u8|LessThan3~0_combout  & ((!\b2v_inst|u8|iexposure_adj_delay [3]) # 
// (\b2v_inst|u8|iexposure_adj_delay [2])))) ) ) )

	.dataa(!\b2v_inst|u8|iexposure_adj_delay [3]),
	.datab(!\b2v_inst|u8|mSetup_ST.0000~DUPLICATE_q ),
	.datac(!\b2v_inst|u8|iexposure_adj_delay [2]),
	.datad(!\b2v_inst|u8|LessThan3~0_combout ),
	.datae(!\b2v_inst|u8|Equal4~4_combout ),
	.dataf(!\b2v_inst|u2|oRST_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[23]~0 .extended_lut = "off";
defparam \b2v_inst|u8|mI2C_DATA[23]~0 .lut_mask = 64'h00000000008C0000;
defparam \b2v_inst|u8|mI2C_DATA[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N31
dffeas \b2v_inst|u8|mI2C_DATA[21] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[21] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[23]~2 (
// Equation(s):
// \b2v_inst|u8|u0|SD[23]~2_combout  = ( \b2v_inst|u8|u0|SD_COUNTER [3] & ( (!\b2v_inst|u8|u0|SD_COUNTER [6] & (\b2v_inst|u8|u0|SD_COUNTER [5] & \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[23]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[23]~2 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[23]~2 .lut_mask = 64'h00000000000C000C;
defparam \b2v_inst|u8|u0|SD[23]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N21
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[23]~1 (
// Equation(s):
// \b2v_inst|u8|u0|SD[23]~1_combout  = ( \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\b2v_inst|u8|u0|SD_COUNTER [2] & !\b2v_inst|u8|u0|SD_COUNTER [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [0]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[23]~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[23]~1 .lut_mask = 64'h000000000F000F00;
defparam \b2v_inst|u8|u0|SD[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N12
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[23]~3 (
// Equation(s):
// \b2v_inst|u8|u0|SD[23]~3_combout  = ( \b2v_inst|u8|u0|SD[23]~1_combout  & ( !\b2v_inst|u8|Equal4~4_combout  & ( (\b2v_inst|u8|u0|SD[23]~2_combout  & (\b2v_inst|u2|oRST_2~q  & ((!\b2v_inst|u8|iexposure_adj_delay [3]) # (\b2v_inst|u8|iexposure_adj_delay 
// [2])))) ) ) )

	.dataa(!\b2v_inst|u8|iexposure_adj_delay [3]),
	.datab(!\b2v_inst|u8|iexposure_adj_delay [2]),
	.datac(!\b2v_inst|u8|u0|SD[23]~2_combout ),
	.datad(!\b2v_inst|u2|oRST_2~q ),
	.datae(!\b2v_inst|u8|u0|SD[23]~1_combout ),
	.dataf(!\b2v_inst|u8|Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[23]~3 .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[23]~3 .lut_mask = 64'h0000000B00000000;
defparam \b2v_inst|u8|u0|SD[23]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N44
dffeas \b2v_inst|u8|u0|SD[21] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[21] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N36
cyclonev_lcell_comb \b2v_inst|u8|Mux0~0 (
// Equation(s):
// \b2v_inst|u8|Mux0~0_combout  = (!\b2v_inst|u8|LUT_INDEX [3] & (\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [1] & !\b2v_inst|u8|LUT_INDEX [2]))) # (\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [4] & (\b2v_inst|u8|LUT_INDEX [1] & 
// \b2v_inst|u8|LUT_INDEX [2])))

	.dataa(!\b2v_inst|u8|LUT_INDEX [3]),
	.datab(!\b2v_inst|u8|LUT_INDEX [4]),
	.datac(!\b2v_inst|u8|LUT_INDEX [1]),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux0~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux0~0 .lut_mask = 64'h2004200420042004;
defparam \b2v_inst|u8|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N37
dffeas \b2v_inst|u8|mI2C_DATA[23] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[23] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N24
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[23]~feeder (
// Equation(s):
// \b2v_inst|u8|u0|SD[23]~feeder_combout  = \b2v_inst|u8|mI2C_DATA [23]

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_DATA [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[23]~feeder .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \b2v_inst|u8|u0|SD[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N26
dffeas \b2v_inst|u8|u0|SD[23] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[23] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N42
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~0 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~0_combout  = ( \b2v_inst|u8|u0|SD [21] & ( \b2v_inst|u8|u0|SD [23] & ( (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ) # (!\b2v_inst|u8|u0|SD_COUNTER [3]) ) ) ) # ( !\b2v_inst|u8|u0|SD [21] & ( \b2v_inst|u8|u0|SD [23] & ( 
// !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  $ (!\b2v_inst|u8|u0|SD_COUNTER [3]) ) ) ) # ( \b2v_inst|u8|u0|SD [21] & ( !\b2v_inst|u8|u0|SD [23] & ( !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  ) ) ) # ( !\b2v_inst|u8|u0|SD [21] & ( !\b2v_inst|u8|u0|SD [23] 
// & ( (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & \b2v_inst|u8|u0|SD_COUNTER [3]) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datad(gnd),
	.datae(!\b2v_inst|u8|u0|SD [21]),
	.dataf(!\b2v_inst|u8|u0|SD [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~0 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~0 .lut_mask = 64'h0A0AAAAA5A5AFAFA;
defparam \b2v_inst|u8|u0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N12
cyclonev_lcell_comb \b2v_inst|u8|Mux1~0 (
// Equation(s):
// \b2v_inst|u8|Mux1~0_combout  = (!\b2v_inst|u8|LUT_INDEX [2] & !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )

	.dataa(!\b2v_inst|u8|LUT_INDEX [2]),
	.datab(gnd),
	.datac(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux1~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux1~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \b2v_inst|u8|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N33
cyclonev_lcell_comb \b2v_inst|u8|Mux1~1 (
// Equation(s):
// \b2v_inst|u8|Mux1~1_combout  = ( \b2v_inst|u8|Mux1~0_combout  & ( (!\b2v_inst|u8|LUT_INDEX [1] & (\b2v_inst|u8|LUT_INDEX [4] & \b2v_inst|u8|LUT_INDEX [3])) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\b2v_inst|u8|LUT_INDEX [4]),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux1~1 .extended_lut = "off";
defparam \b2v_inst|u8|Mux1~1 .lut_mask = 64'h00000000000C000C;
defparam \b2v_inst|u8|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N34
dffeas \b2v_inst|u8|mI2C_DATA[22] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[22] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N8
dffeas \b2v_inst|u8|u0|SD[22] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[22] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N3
cyclonev_lcell_comb \b2v_inst|u8|Mux3~0 (
// Equation(s):
// \b2v_inst|u8|Mux3~0_combout  = ( \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [1] $ (!\b2v_inst|u8|LUT_INDEX [2]))) ) ) # ( !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (\b2v_inst|u8|LUT_INDEX [3] & 
// ((\b2v_inst|u8|LUT_INDEX [2]) # (\b2v_inst|u8|LUT_INDEX [1]))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [3]),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(gnd),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux3~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux3~0 .lut_mask = 64'h1155115511441144;
defparam \b2v_inst|u8|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N5
dffeas \b2v_inst|u8|mI2C_DATA[20] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LUT_INDEX [4]),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[20] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N14
dffeas \b2v_inst|u8|u0|SD[20] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[20] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N12
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~1 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~1_combout  = ( \b2v_inst|u8|u0|SD [20] & ( \b2v_inst|u8|u0|SD_COUNTER [3] ) ) # ( !\b2v_inst|u8|u0|SD [20] & ( \b2v_inst|u8|u0|SD_COUNTER [3] ) ) # ( \b2v_inst|u8|u0|SD [20] & ( !\b2v_inst|u8|u0|SD_COUNTER [3] & ( 
// (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ) # (\b2v_inst|u8|u0|SD [22]) ) ) ) # ( !\b2v_inst|u8|u0|SD [20] & ( !\b2v_inst|u8|u0|SD_COUNTER [3] & ( (\b2v_inst|u8|u0|SD [22] & \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|u0|SD [22]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\b2v_inst|u8|u0|SD [20]),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~1 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~1 .lut_mask = 64'h0303F3F3FFFFFFFF;
defparam \b2v_inst|u8|u0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N6
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~13 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~13_combout  = ( !\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q  & (((\b2v_inst|u8|u0|Mux0~1_combout )))) # (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q  & ((((!\b2v_inst|u8|u0|SD_COUNTER [3]) 
// # (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ))))) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q  & (\b2v_inst|u8|u0|Mux0~0_combout )) # (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q  & 
// (((\b2v_inst|u8|u0|SD_COUNTER [3] & ((!\b2v_inst|u8|u0|SDO~DUPLICATE_q ) # (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q )))))) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|u0|Mux0~0_combout ),
	.datac(!\b2v_inst|u8|u0|SDO~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(!\b2v_inst|u8|u0|Mux0~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~13 .extended_lut = "on";
defparam \b2v_inst|u8|u0|Mux0~13 .lut_mask = 64'h5F5F22725F0A2277;
defparam \b2v_inst|u8|u0|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N0
cyclonev_lcell_comb \b2v_inst|u8|Add1~53 (
// Equation(s):
// \b2v_inst|u8|Add1~53_sumout  = SUM(( \b2v_inst|u8|senosr_exposure [2] ) + ( VCC ) + ( !VCC ))
// \b2v_inst|u8|Add1~54  = CARRY(( \b2v_inst|u8|senosr_exposure [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|senosr_exposure [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~53_sumout ),
	.cout(\b2v_inst|u8|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~53 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst|u8|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N27
cyclonev_lcell_comb \b2v_inst|u8|Add1~5 (
// Equation(s):
// \b2v_inst|u8|Add1~5_sumout  = SUM(( \b2v_inst|u8|senosr_exposure [11] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~18  ))
// \b2v_inst|u8|Add1~6  = CARRY(( \b2v_inst|u8|senosr_exposure [11] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\b2v_inst|u8|senosr_exposure [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~5_sumout ),
	.cout(\b2v_inst|u8|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~5 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \b2v_inst|u8|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N30
cyclonev_lcell_comb \b2v_inst|u8|Add1~1 (
// Equation(s):
// \b2v_inst|u8|Add1~1_sumout  = SUM(( \b2v_inst|u8|senosr_exposure [12] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~6  ))
// \b2v_inst|u8|Add1~2  = CARRY(( \b2v_inst|u8|senosr_exposure [12] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~6  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\b2v_inst|u8|senosr_exposure [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~1_sumout ),
	.cout(\b2v_inst|u8|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~1 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \b2v_inst|u8|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N48
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~5 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~5_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~1_sumout  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~5 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~5 .lut_mask = 64'h0F0F0F0FAAAAAAAA;
defparam \b2v_inst|u8|senosr_exposure~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N57
cyclonev_lcell_comb \b2v_inst|u8|always1~2 (
// Equation(s):
// \b2v_inst|u8|always1~2_combout  = ( \b2v_inst|u8|iexposure_adj_delay [0] & ( \b2v_inst|u8|Equal4~4_combout  ) ) # ( !\b2v_inst|u8|iexposure_adj_delay [0] & ( \b2v_inst|u8|Equal4~4_combout  ) ) # ( \b2v_inst|u8|iexposure_adj_delay [0] & ( 
// !\b2v_inst|u8|Equal4~4_combout  & ( !\KEY[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\b2v_inst|u8|iexposure_adj_delay [0]),
	.dataf(!\b2v_inst|u8|Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|always1~2 .extended_lut = "off";
defparam \b2v_inst|u8|always1~2 .lut_mask = 64'h0000F0F0FFFFFFFF;
defparam \b2v_inst|u8|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N50
dffeas \b2v_inst|u8|senosr_exposure[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~5_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[12] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N33
cyclonev_lcell_comb \b2v_inst|u8|Add1~29 (
// Equation(s):
// \b2v_inst|u8|Add1~29_sumout  = SUM(( \b2v_inst|u8|senosr_exposure [13] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~2  ))
// \b2v_inst|u8|Add1~30  = CARRY(( \b2v_inst|u8|senosr_exposure [13] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~2  ))

	.dataa(!\b2v_inst|u8|senosr_exposure [13]),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~29_sumout ),
	.cout(\b2v_inst|u8|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~29 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~29 .lut_mask = 64'h0000CCCC00005555;
defparam \b2v_inst|u8|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N15
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~12 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~12_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~29_sumout  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~12 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~12 .lut_mask = 64'h0F0F0F0FAAAAAAAA;
defparam \b2v_inst|u8|senosr_exposure~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N17
dffeas \b2v_inst|u8|senosr_exposure[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~12_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[13] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N36
cyclonev_lcell_comb \b2v_inst|u8|Add1~25 (
// Equation(s):
// \b2v_inst|u8|Add1~25_sumout  = SUM(( \b2v_inst|u8|senosr_exposure [14] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~30  ))
// \b2v_inst|u8|Add1~26  = CARRY(( \b2v_inst|u8|senosr_exposure [14] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~30  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\b2v_inst|u8|senosr_exposure [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~25_sumout ),
	.cout(\b2v_inst|u8|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~25 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \b2v_inst|u8|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N45
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~11 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~11_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~25_sumout  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~11 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~11 .lut_mask = 64'h0F0F0F0FAAAAAAAA;
defparam \b2v_inst|u8|senosr_exposure~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N47
dffeas \b2v_inst|u8|senosr_exposure[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~11_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[14] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N39
cyclonev_lcell_comb \b2v_inst|u8|Add1~9 (
// Equation(s):
// \b2v_inst|u8|Add1~9_sumout  = SUM(( \b2v_inst|u8|senosr_exposure [15] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\b2v_inst|u8|senosr_exposure [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~9 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \b2v_inst|u8|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N42
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~7 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~7_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~9_sumout  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~7 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~7 .lut_mask = 64'h0F0F0F0FAAAAAAAA;
defparam \b2v_inst|u8|senosr_exposure~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N44
dffeas \b2v_inst|u8|senosr_exposure[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~7_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[15] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N0
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~3 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~3_combout  = ( \b2v_inst|u8|senosr_exposure [14] & ( \b2v_inst|u8|senosr_exposure [12] & ( (!\SW[0]~input_o  & (\b2v_inst|u8|senosr_exposure [13] & (\b2v_inst|u8|senosr_exposure [11] & \b2v_inst|u8|senosr_exposure [15]))) ) ) 
// )

	.dataa(!\SW[0]~input_o ),
	.datab(!\b2v_inst|u8|senosr_exposure [13]),
	.datac(!\b2v_inst|u8|senosr_exposure [11]),
	.datad(!\b2v_inst|u8|senosr_exposure [15]),
	.datae(!\b2v_inst|u8|senosr_exposure [14]),
	.dataf(!\b2v_inst|u8|senosr_exposure [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~3 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~3 .lut_mask = 64'h0000000000000002;
defparam \b2v_inst|u8|senosr_exposure~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N45
cyclonev_lcell_comb \b2v_inst|u8|always1~1 (
// Equation(s):
// \b2v_inst|u8|always1~1_combout  = ( !\b2v_inst|u8|senosr_exposure [5] & ( (\b2v_inst|u8|senosr_exposure [6] & ((!\b2v_inst|u8|senosr_exposure [2]) # ((!\b2v_inst|u8|senosr_exposure [4]) # (!\b2v_inst|u8|senosr_exposure [3])))) ) )

	.dataa(!\b2v_inst|u8|senosr_exposure [2]),
	.datab(!\b2v_inst|u8|senosr_exposure [4]),
	.datac(!\b2v_inst|u8|senosr_exposure [6]),
	.datad(!\b2v_inst|u8|senosr_exposure [3]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|always1~1 .extended_lut = "off";
defparam \b2v_inst|u8|always1~1 .lut_mask = 64'h0F0E0F0E00000000;
defparam \b2v_inst|u8|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N54
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~1 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~1_combout  = ( !\b2v_inst|u8|senosr_exposure [14] & ( !\b2v_inst|u8|senosr_exposure [12] & ( (\SW[0]~input_o  & (!\b2v_inst|u8|senosr_exposure [13] & (!\b2v_inst|u8|senosr_exposure [11] & !\b2v_inst|u8|senosr_exposure [15]))) 
// ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\b2v_inst|u8|senosr_exposure [13]),
	.datac(!\b2v_inst|u8|senosr_exposure [11]),
	.datad(!\b2v_inst|u8|senosr_exposure [15]),
	.datae(!\b2v_inst|u8|senosr_exposure [14]),
	.dataf(!\b2v_inst|u8|senosr_exposure [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~1 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~1 .lut_mask = 64'h4000000000000000;
defparam \b2v_inst|u8|senosr_exposure~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N42
cyclonev_lcell_comb \b2v_inst|u8|always1~0 (
// Equation(s):
// \b2v_inst|u8|always1~0_combout  = ( \b2v_inst|u8|senosr_exposure [5] & ( (!\b2v_inst|u8|senosr_exposure [6] & (((\b2v_inst|u8|senosr_exposure [3]) # (\b2v_inst|u8|senosr_exposure [4])) # (\b2v_inst|u8|senosr_exposure [2]))) ) )

	.dataa(!\b2v_inst|u8|senosr_exposure [2]),
	.datab(!\b2v_inst|u8|senosr_exposure [4]),
	.datac(!\b2v_inst|u8|senosr_exposure [3]),
	.datad(!\b2v_inst|u8|senosr_exposure [6]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|always1~0 .extended_lut = "off";
defparam \b2v_inst|u8|always1~0 .lut_mask = 64'h000000007F007F00;
defparam \b2v_inst|u8|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N27
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~0 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~0_combout  = ( \b2v_inst|u8|senosr_exposure [10] & ( (\b2v_inst|u8|senosr_exposure [8] & (\b2v_inst|u8|senosr_exposure [7] & \b2v_inst|u8|senosr_exposure [9])) ) )

	.dataa(!\b2v_inst|u8|senosr_exposure [8]),
	.datab(!\b2v_inst|u8|senosr_exposure [7]),
	.datac(gnd),
	.datad(!\b2v_inst|u8|senosr_exposure [9]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~0 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~0 .lut_mask = 64'h0000000000110011;
defparam \b2v_inst|u8|senosr_exposure~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N24
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~2 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~2_combout  = ( !\b2v_inst|u8|senosr_exposure [10] & ( (!\b2v_inst|u8|senosr_exposure [8] & (!\b2v_inst|u8|senosr_exposure [7] & !\b2v_inst|u8|senosr_exposure [9])) ) )

	.dataa(!\b2v_inst|u8|senosr_exposure [8]),
	.datab(!\b2v_inst|u8|senosr_exposure [7]),
	.datac(!\b2v_inst|u8|senosr_exposure [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~2 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~2 .lut_mask = 64'h8080808000000000;
defparam \b2v_inst|u8|senosr_exposure~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N30
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~4 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~4_combout  = ( \b2v_inst|u8|senosr_exposure~0_combout  & ( \b2v_inst|u8|senosr_exposure~2_combout  & ( (!\b2v_inst|u8|senosr_exposure~3_combout  & (((\b2v_inst|u8|senosr_exposure~1_combout  & !\b2v_inst|u8|always1~0_combout 
// )))) # (\b2v_inst|u8|senosr_exposure~3_combout  & ((!\b2v_inst|u8|always1~1_combout ) # ((\b2v_inst|u8|senosr_exposure~1_combout  & !\b2v_inst|u8|always1~0_combout )))) ) ) ) # ( !\b2v_inst|u8|senosr_exposure~0_combout  & ( 
// \b2v_inst|u8|senosr_exposure~2_combout  & ( (\b2v_inst|u8|senosr_exposure~3_combout  & !\b2v_inst|u8|always1~1_combout ) ) ) ) # ( \b2v_inst|u8|senosr_exposure~0_combout  & ( !\b2v_inst|u8|senosr_exposure~2_combout  & ( 
// (\b2v_inst|u8|senosr_exposure~1_combout  & !\b2v_inst|u8|always1~0_combout ) ) ) )

	.dataa(!\b2v_inst|u8|senosr_exposure~3_combout ),
	.datab(!\b2v_inst|u8|always1~1_combout ),
	.datac(!\b2v_inst|u8|senosr_exposure~1_combout ),
	.datad(!\b2v_inst|u8|always1~0_combout ),
	.datae(!\b2v_inst|u8|senosr_exposure~0_combout ),
	.dataf(!\b2v_inst|u8|senosr_exposure~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~4 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~4 .lut_mask = 64'h00000F0044444F44;
defparam \b2v_inst|u8|senosr_exposure~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N51
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~19 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~19_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~53_sumout  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\b2v_inst|u8|Add1~53_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~19 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~19 .lut_mask = 64'h00FF00FFCCCCCCCC;
defparam \b2v_inst|u8|senosr_exposure~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N53
dffeas \b2v_inst|u8|senosr_exposure[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~19_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[2] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N3
cyclonev_lcell_comb \b2v_inst|u8|Add1~45 (
// Equation(s):
// \b2v_inst|u8|Add1~45_sumout  = SUM(( \b2v_inst|u8|senosr_exposure [3] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~54  ))
// \b2v_inst|u8|Add1~46  = CARRY(( \b2v_inst|u8|senosr_exposure [3] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~54  ))

	.dataa(!\b2v_inst|u8|senosr_exposure [3]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~45_sumout ),
	.cout(\b2v_inst|u8|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~45 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~45 .lut_mask = 64'h0000F0F000005555;
defparam \b2v_inst|u8|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N54
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~17 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~17_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~45_sumout  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\b2v_inst|u8|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~17 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~17 .lut_mask = 64'h0F0F0F0FCCCCCCCC;
defparam \b2v_inst|u8|senosr_exposure~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N56
dffeas \b2v_inst|u8|senosr_exposure[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~17_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[3] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N6
cyclonev_lcell_comb \b2v_inst|u8|Add1~49 (
// Equation(s):
// \b2v_inst|u8|Add1~49_sumout  = SUM(( \SW[0]~input_o  ) + ( \b2v_inst|u8|senosr_exposure [4] ) + ( \b2v_inst|u8|Add1~46  ))
// \b2v_inst|u8|Add1~50  = CARRY(( \SW[0]~input_o  ) + ( \b2v_inst|u8|senosr_exposure [4] ) + ( \b2v_inst|u8|Add1~46  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure [4]),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~49_sumout ),
	.cout(\b2v_inst|u8|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~49 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~49 .lut_mask = 64'h0000FF0000003333;
defparam \b2v_inst|u8|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N6
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~18 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~18_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~49_sumout  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|Add1~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~18 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~18 .lut_mask = 64'h0F0F0F0FAAAAAAAA;
defparam \b2v_inst|u8|senosr_exposure~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N8
dffeas \b2v_inst|u8|senosr_exposure[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~18_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[4] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N9
cyclonev_lcell_comb \b2v_inst|u8|Add1~41 (
// Equation(s):
// \b2v_inst|u8|Add1~41_sumout  = SUM(( \b2v_inst|u8|senosr_exposure [5] ) + ( !\SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~50  ))
// \b2v_inst|u8|Add1~42  = CARRY(( \b2v_inst|u8|senosr_exposure [5] ) + ( !\SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~50  ))

	.dataa(!\b2v_inst|u8|senosr_exposure [5]),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~41_sumout ),
	.cout(\b2v_inst|u8|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~41 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~41 .lut_mask = 64'h0000333300005555;
defparam \b2v_inst|u8|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N48
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~16 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~16_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~41_sumout  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\b2v_inst|u8|Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~16 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~16 .lut_mask = 64'h0F0F0F0FCCCCCCCC;
defparam \b2v_inst|u8|senosr_exposure~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N50
dffeas \b2v_inst|u8|senosr_exposure[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~16_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[5] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N12
cyclonev_lcell_comb \b2v_inst|u8|Add1~37 (
// Equation(s):
// \b2v_inst|u8|Add1~37_sumout  = SUM(( !\b2v_inst|u8|senosr_exposure [6] ) + ( !\SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~42  ))
// \b2v_inst|u8|Add1~38  = CARRY(( !\b2v_inst|u8|senosr_exposure [6] ) + ( !\SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~42  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u8|senosr_exposure [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~37_sumout ),
	.cout(\b2v_inst|u8|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~37 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~37 .lut_mask = 64'h000000FF0000CCCC;
defparam \b2v_inst|u8|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N57
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~14 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~14_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( \SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( !\b2v_inst|u8|Add1~37_sumout  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\b2v_inst|u8|Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~14 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~14 .lut_mask = 64'hF0F0F0F033333333;
defparam \b2v_inst|u8|senosr_exposure~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N59
dffeas \b2v_inst|u8|senosr_exposure[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~14_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[6] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N15
cyclonev_lcell_comb \b2v_inst|u8|Add1~33 (
// Equation(s):
// \b2v_inst|u8|Add1~33_sumout  = SUM(( !\b2v_inst|u8|senosr_exposure [7] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~38  ))
// \b2v_inst|u8|Add1~34  = CARRY(( !\b2v_inst|u8|senosr_exposure [7] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~38  ))

	.dataa(!\b2v_inst|u8|senosr_exposure [7]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~33_sumout ),
	.cout(\b2v_inst|u8|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~33 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~33 .lut_mask = 64'h0000F0F00000AAAA;
defparam \b2v_inst|u8|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N9
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~13 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~13_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( \SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( !\b2v_inst|u8|Add1~33_sumout  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~13 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~13 .lut_mask = 64'hFF00FF0055555555;
defparam \b2v_inst|u8|senosr_exposure~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N11
dffeas \b2v_inst|u8|senosr_exposure[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~13_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[7] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N18
cyclonev_lcell_comb \b2v_inst|u8|Add1~13 (
// Equation(s):
// \b2v_inst|u8|Add1~13_sumout  = SUM(( !\b2v_inst|u8|senosr_exposure [8] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~34  ))
// \b2v_inst|u8|Add1~14  = CARRY(( !\b2v_inst|u8|senosr_exposure [8] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~34  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\b2v_inst|u8|senosr_exposure [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~13_sumout ),
	.cout(\b2v_inst|u8|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~13 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~13 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \b2v_inst|u8|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N12
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~8 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~8_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( \SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( !\b2v_inst|u8|Add1~13_sumout  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~8 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~8 .lut_mask = 64'hF0F0F0F055555555;
defparam \b2v_inst|u8|senosr_exposure~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N14
dffeas \b2v_inst|u8|senosr_exposure[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~8_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[8] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N21
cyclonev_lcell_comb \b2v_inst|u8|Add1~21 (
// Equation(s):
// \b2v_inst|u8|Add1~21_sumout  = SUM(( !\b2v_inst|u8|senosr_exposure [9] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~14  ))
// \b2v_inst|u8|Add1~22  = CARRY(( !\b2v_inst|u8|senosr_exposure [9] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~14  ))

	.dataa(!\b2v_inst|u8|senosr_exposure [9]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~21_sumout ),
	.cout(\b2v_inst|u8|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~21 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~21 .lut_mask = 64'h0000F0F00000AAAA;
defparam \b2v_inst|u8|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N36
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~10 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~10_combout  = ( \b2v_inst|u8|Add1~21_sumout  & ( \b2v_inst|u8|senosr_exposure~4_combout  & ( \SW[0]~input_o  ) ) ) # ( !\b2v_inst|u8|Add1~21_sumout  & ( \b2v_inst|u8|senosr_exposure~4_combout  & ( \SW[0]~input_o  ) ) ) # ( 
// !\b2v_inst|u8|Add1~21_sumout  & ( !\b2v_inst|u8|senosr_exposure~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\b2v_inst|u8|Add1~21_sumout ),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~10 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~10 .lut_mask = 64'hFFFF00000F0F0F0F;
defparam \b2v_inst|u8|senosr_exposure~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N38
dffeas \b2v_inst|u8|senosr_exposure[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~10_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[9] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N24
cyclonev_lcell_comb \b2v_inst|u8|Add1~17 (
// Equation(s):
// \b2v_inst|u8|Add1~17_sumout  = SUM(( !\b2v_inst|u8|senosr_exposure [10] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~22  ))
// \b2v_inst|u8|Add1~18  = CARRY(( !\b2v_inst|u8|senosr_exposure [10] ) + ( \SW[0]~input_o  ) + ( \b2v_inst|u8|Add1~22  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\b2v_inst|u8|senosr_exposure [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u8|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u8|Add1~17_sumout ),
	.cout(\b2v_inst|u8|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Add1~17 .extended_lut = "off";
defparam \b2v_inst|u8|Add1~17 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \b2v_inst|u8|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N18
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~9 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~9_combout  = ( \SW[0]~input_o  & ( \b2v_inst|u8|senosr_exposure~4_combout  ) ) # ( \SW[0]~input_o  & ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( !\b2v_inst|u8|Add1~17_sumout  ) ) ) # ( !\SW[0]~input_o  & ( 
// !\b2v_inst|u8|senosr_exposure~4_combout  & ( !\b2v_inst|u8|Add1~17_sumout  ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u8|Add1~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~9 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~9 .lut_mask = 64'hCCCCCCCC0000FFFF;
defparam \b2v_inst|u8|senosr_exposure~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N20
dffeas \b2v_inst|u8|senosr_exposure[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~9_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[10] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N51
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure~6 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure~6_combout  = ( \b2v_inst|u8|senosr_exposure~4_combout  & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure~4_combout  & ( \b2v_inst|u8|Add1~5_sumout  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u8|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure~6 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure~6 .lut_mask = 64'h00FF00FFAAAAAAAA;
defparam \b2v_inst|u8|senosr_exposure~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N53
dffeas \b2v_inst|u8|senosr_exposure[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure~6_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[11] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N48
cyclonev_lcell_comb \b2v_inst|u8|Mux12~8 (
// Equation(s):
// \b2v_inst|u8|Mux12~8_combout  = ( !\b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [2] & (\b2v_inst|u8|LUT_INDEX [1] & ((!\b2v_inst|u8|LUT_INDEX [3] & (\b2v_inst|u8|senosr_exposure [11] & !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )) # 
// (\b2v_inst|u8|LUT_INDEX [3] & ((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))))) ) ) # ( \b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [3] & (\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & (!\b2v_inst|u8|LUT_INDEX [1] & ((!\b2v_inst|u8|LUT_INDEX [2]) # 
// (!\SW[9]~input_o ))))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [2]),
	.datab(!\b2v_inst|u8|LUT_INDEX [3]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datae(!\b2v_inst|u8|LUT_INDEX [4]),
	.dataf(!\b2v_inst|u8|LUT_INDEX [1]),
	.datag(!\b2v_inst|u8|senosr_exposure [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux12~8 .extended_lut = "on";
defparam \b2v_inst|u8|Mux12~8 .lut_mask = 64'h000000C808220000;
defparam \b2v_inst|u8|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N10
dffeas \b2v_inst|u8|mI2C_DATA[11] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Mux12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N17
dffeas \b2v_inst|u8|u0|SD[11] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[11] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N39
cyclonev_lcell_comb \b2v_inst|u8|Mux4~0 (
// Equation(s):
// \b2v_inst|u8|Mux4~0_combout  = ( \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [4] & ((!\b2v_inst|u8|LUT_INDEX [3] & ((\b2v_inst|u8|LUT_INDEX [2]))) # (\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [1] & 
// !\b2v_inst|u8|LUT_INDEX [2])))) ) ) # ( !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [1] & (\b2v_inst|u8|LUT_INDEX [3] & ((!\b2v_inst|u8|LUT_INDEX [2])))) # (\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [4] & 
// ((!\b2v_inst|u8|LUT_INDEX [3]) # (\b2v_inst|u8|LUT_INDEX [2])))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [3]),
	.datab(!\b2v_inst|u8|LUT_INDEX [4]),
	.datac(!\b2v_inst|u8|LUT_INDEX [1]),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux4~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux4~0 .lut_mask = 64'h580C580C40884088;
defparam \b2v_inst|u8|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N40
dffeas \b2v_inst|u8|mI2C_DATA[19] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[19] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N47
dffeas \b2v_inst|u8|u0|SD[19] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[19] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N0
cyclonev_lcell_comb \b2v_inst|u8|Mux5~0 (
// Equation(s):
// \b2v_inst|u8|Mux5~0_combout  = ( \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [2] & (!\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [3] $ (!\b2v_inst|u8|LUT_INDEX [1])))) # (\b2v_inst|u8|LUT_INDEX [2] & 
// (!\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [1] $ (!\b2v_inst|u8|LUT_INDEX [4])))) ) ) # ( !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [3] $ 
// (!\b2v_inst|u8|LUT_INDEX [2])))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [3]),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\b2v_inst|u8|LUT_INDEX [4]),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux5~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux5~0 .lut_mask = 64'h4080408060286028;
defparam \b2v_inst|u8|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N2
dffeas \b2v_inst|u8|mI2C_DATA[18] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[18] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N56
dffeas \b2v_inst|u8|u0|SD[18] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[18] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N6
cyclonev_lcell_comb \b2v_inst|u8|Mux11~0 (
// Equation(s):
// \b2v_inst|u8|Mux11~0_combout  = ( \b2v_inst|u8|LUT_INDEX [1] & ( !\b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [2] & ((!\b2v_inst|u8|LUT_INDEX [0] & (!\b2v_inst|u8|LUT_INDEX [3] & \b2v_inst|u8|senosr_exposure [12])) # (\b2v_inst|u8|LUT_INDEX 
// [0] & (\b2v_inst|u8|LUT_INDEX [3])))) ) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [0]),
	.datab(!\b2v_inst|u8|LUT_INDEX [3]),
	.datac(!\b2v_inst|u8|senosr_exposure [12]),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(!\b2v_inst|u8|LUT_INDEX [1]),
	.dataf(!\b2v_inst|u8|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux11~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux11~0 .lut_mask = 64'h0000190000000000;
defparam \b2v_inst|u8|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N14
dffeas \b2v_inst|u8|mI2C_DATA[12] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N58
dffeas \b2v_inst|u8|u0|SD[12] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[12] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N54
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~2 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~2_combout  = ( \b2v_inst|u8|u0|SD [18] & ( \b2v_inst|u8|u0|SD [12] & ( (!\b2v_inst|u8|u0|SD_COUNTER [3] & (((\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q )) # (\b2v_inst|u8|u0|SD [11]))) # (\b2v_inst|u8|u0|SD_COUNTER [3] & 
// (((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ) # (\b2v_inst|u8|u0|SD [19])))) ) ) ) # ( !\b2v_inst|u8|u0|SD [18] & ( \b2v_inst|u8|u0|SD [12] & ( (!\b2v_inst|u8|u0|SD_COUNTER [3] & (((\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q )) # (\b2v_inst|u8|u0|SD 
// [11]))) # (\b2v_inst|u8|u0|SD_COUNTER [3] & (((\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & \b2v_inst|u8|u0|SD [19])))) ) ) ) # ( \b2v_inst|u8|u0|SD [18] & ( !\b2v_inst|u8|u0|SD [12] & ( (!\b2v_inst|u8|u0|SD_COUNTER [3] & (\b2v_inst|u8|u0|SD [11] & 
// (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ))) # (\b2v_inst|u8|u0|SD_COUNTER [3] & (((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ) # (\b2v_inst|u8|u0|SD [19])))) ) ) ) # ( !\b2v_inst|u8|u0|SD [18] & ( !\b2v_inst|u8|u0|SD [12] & ( 
// (!\b2v_inst|u8|u0|SD_COUNTER [3] & (\b2v_inst|u8|u0|SD [11] & (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ))) # (\b2v_inst|u8|u0|SD_COUNTER [3] & (((\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & \b2v_inst|u8|u0|SD [19])))) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datab(!\b2v_inst|u8|u0|SD [11]),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|u0|SD [19]),
	.datae(!\b2v_inst|u8|u0|SD [18]),
	.dataf(!\b2v_inst|u8|u0|SD [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~2 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \b2v_inst|u8|u0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N15
cyclonev_lcell_comb \b2v_inst|u8|Mux9~0 (
// Equation(s):
// \b2v_inst|u8|Mux9~0_combout  = ( \b2v_inst|u8|senosr_exposure [14] & ( (!\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [2] & (!\b2v_inst|u8|LUT_INDEX [1] $ (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))) ) ) # ( !\b2v_inst|u8|senosr_exposure [14] & ( 
// (!\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [1] & (\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & !\b2v_inst|u8|LUT_INDEX [2]))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [4]),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux9~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux9~0 .lut_mask = 64'h0800080028002800;
defparam \b2v_inst|u8|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N16
dffeas \b2v_inst|u8|mI2C_DATA[14] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LUT_INDEX [3]),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N39
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[14]~feeder (
// Equation(s):
// \b2v_inst|u8|u0|SD[14]~feeder_combout  = \b2v_inst|u8|mI2C_DATA [14]

	.dataa(!\b2v_inst|u8|mI2C_DATA [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[14]~feeder .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \b2v_inst|u8|u0|SD[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N41
dffeas \b2v_inst|u8|u0|SD[14] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[14] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N24
cyclonev_lcell_comb \b2v_inst|u8|Mux10~0 (
// Equation(s):
// \b2v_inst|u8|Mux10~0_combout  = ( !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( \b2v_inst|u8|senosr_exposure [13] & ( (!\b2v_inst|u8|LUT_INDEX [2] & (!\b2v_inst|u8|LUT_INDEX [4] & (\b2v_inst|u8|LUT_INDEX [1] & !\b2v_inst|u8|LUT_INDEX [3]))) ) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [2]),
	.datab(!\b2v_inst|u8|LUT_INDEX [4]),
	.datac(!\b2v_inst|u8|LUT_INDEX [1]),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u8|senosr_exposure [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux10~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux10~0 .lut_mask = 64'h0000000008000000;
defparam \b2v_inst|u8|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N26
dffeas \b2v_inst|u8|mI2C_DATA[13] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N32
dffeas \b2v_inst|u8|u0|SD[13] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[13] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N30
cyclonev_lcell_comb \b2v_inst|u8|Mux12~4 (
// Equation(s):
// \b2v_inst|u8|Mux12~4_combout  = ( !\b2v_inst|u8|LUT_INDEX [2] & ( (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & (\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [4] & ((!\b2v_inst|u8|senosr_exposure [6]) # (\b2v_inst|u8|LUT_INDEX [3]))))) # 
// (\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & (!\b2v_inst|u8|LUT_INDEX [1] & (((!\b2v_inst|u8|LUT_INDEX [3] & \b2v_inst|u8|LUT_INDEX [4]))))) ) ) # ( \b2v_inst|u8|LUT_INDEX [2] & ( (!\b2v_inst|u8|LUT_INDEX [1] & ((!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & 
// (!\SW[9]~input_o  & (!\b2v_inst|u8|LUT_INDEX [3] & \b2v_inst|u8|LUT_INDEX [4]))) # (\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ((!\b2v_inst|u8|LUT_INDEX [3] $ (!\b2v_inst|u8|LUT_INDEX [4])))))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(!\b2v_inst|u8|LUT_INDEX [2]),
	.dataf(!\b2v_inst|u8|LUT_INDEX [4]),
	.datag(!\b2v_inst|u8|senosr_exposure [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux12~4 .extended_lut = "on";
defparam \b2v_inst|u8|Mux12~4 .lut_mask = 64'h202200444400C400;
defparam \b2v_inst|u8|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N31
dffeas \b2v_inst|u8|mI2C_DATA[6] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N35
dffeas \b2v_inst|u8|u0|SD[6] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[6] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N36
cyclonev_lcell_comb \b2v_inst|u8|Mux16~0 (
// Equation(s):
// \b2v_inst|u8|Mux16~0_combout  = ( !\b2v_inst|u8|LUT_INDEX [2] & ( (!\b2v_inst|u8|LUT_INDEX [1] & (((\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  $ (!\b2v_inst|u8|LUT_INDEX [3])))))) # (\b2v_inst|u8|LUT_INDEX [1] & 
// (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & (!\b2v_inst|u8|senosr_exposure [7] & (!\b2v_inst|u8|LUT_INDEX [3] & !\b2v_inst|u8|LUT_INDEX [4])))) ) ) # ( \b2v_inst|u8|LUT_INDEX [2] & ( (!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [3] & 
// (\b2v_inst|u8|LUT_INDEX [4] & ((\SW[9]~input_o ) # (\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ))))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(!\b2v_inst|u8|LUT_INDEX [2]),
	.dataf(!\b2v_inst|u8|LUT_INDEX [4]),
	.datag(!\b2v_inst|u8|senosr_exposure [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux16~0 .extended_lut = "on";
defparam \b2v_inst|u8|Mux16~0 .lut_mask = 64'h2000000044884C00;
defparam \b2v_inst|u8|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N37
dffeas \b2v_inst|u8|mI2C_DATA[7] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N28
dffeas \b2v_inst|u8|u0|SD[7] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[7] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N33
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~5 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~5_combout  = ( \b2v_inst|u8|u0|SD [6] & ( \b2v_inst|u8|u0|SD [7] & ( (!\b2v_inst|u8|u0|SD_COUNTER [3]) # ((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ((\b2v_inst|u8|u0|SD [13]))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & 
// (\b2v_inst|u8|u0|SD [14]))) ) ) ) # ( !\b2v_inst|u8|u0|SD [6] & ( \b2v_inst|u8|u0|SD [7] & ( (!\b2v_inst|u8|u0|SD_COUNTER [3] & (((\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q )))) # (\b2v_inst|u8|u0|SD_COUNTER [3] & 
// ((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ((\b2v_inst|u8|u0|SD [13]))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & (\b2v_inst|u8|u0|SD [14])))) ) ) ) # ( \b2v_inst|u8|u0|SD [6] & ( !\b2v_inst|u8|u0|SD [7] & ( (!\b2v_inst|u8|u0|SD_COUNTER [3] & 
// (((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q )))) # (\b2v_inst|u8|u0|SD_COUNTER [3] & ((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ((\b2v_inst|u8|u0|SD [13]))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & (\b2v_inst|u8|u0|SD [14])))) ) ) ) # ( 
// !\b2v_inst|u8|u0|SD [6] & ( !\b2v_inst|u8|u0|SD [7] & ( (\b2v_inst|u8|u0|SD_COUNTER [3] & ((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ((\b2v_inst|u8|u0|SD [13]))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & (\b2v_inst|u8|u0|SD [14])))) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD [14]),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datac(!\b2v_inst|u8|u0|SD [13]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datae(!\b2v_inst|u8|u0|SD [6]),
	.dataf(!\b2v_inst|u8|u0|SD [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~5 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~5 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \b2v_inst|u8|u0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N15
cyclonev_lcell_comb \b2v_inst|u8|Mux7~0 (
// Equation(s):
// \b2v_inst|u8|Mux7~0_combout  = ( \b2v_inst|u8|LUT_INDEX [1] & ( (!\b2v_inst|u8|LUT_INDEX [2] & ((!\b2v_inst|u8|LUT_INDEX [0] & ((!\b2v_inst|u8|LUT_INDEX [3]))) # (\b2v_inst|u8|LUT_INDEX [0] & (!\b2v_inst|u8|LUT_INDEX [4])))) # (\b2v_inst|u8|LUT_INDEX [2] 
// & (!\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [0] $ (\b2v_inst|u8|LUT_INDEX [4])))) ) ) # ( !\b2v_inst|u8|LUT_INDEX [1] & ( (!\b2v_inst|u8|LUT_INDEX [0] & ((!\b2v_inst|u8|LUT_INDEX [3] & ((\b2v_inst|u8|LUT_INDEX [4]))) # 
// (\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [2])))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [2]),
	.datab(!\b2v_inst|u8|LUT_INDEX [0]),
	.datac(!\b2v_inst|u8|LUT_INDEX [4]),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux7~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux7~0 .lut_mask = 64'h0C880C88E920E920;
defparam \b2v_inst|u8|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N17
dffeas \b2v_inst|u8|mI2C_DATA[16] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[16] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N23
dffeas \b2v_inst|u8|u0|SD[16] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[16] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N42
cyclonev_lcell_comb \b2v_inst|u8|Mux6~0 (
// Equation(s):
// \b2v_inst|u8|Mux6~0_combout  = ( \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [4] $ (((!\b2v_inst|u8|LUT_INDEX [2]) # (\b2v_inst|u8|LUT_INDEX [1]))))) # (\b2v_inst|u8|LUT_INDEX [3] & 
// (!\b2v_inst|u8|LUT_INDEX [2] & (!\b2v_inst|u8|LUT_INDEX [4] & !\b2v_inst|u8|LUT_INDEX [1]))) ) ) # ( !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (\b2v_inst|u8|LUT_INDEX [2] & ((!\b2v_inst|u8|LUT_INDEX [3]) # ((!\b2v_inst|u8|LUT_INDEX [4] & 
// !\b2v_inst|u8|LUT_INDEX [1])))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [2]),
	.datab(!\b2v_inst|u8|LUT_INDEX [3]),
	.datac(!\b2v_inst|u8|LUT_INDEX [4]),
	.datad(!\b2v_inst|u8|LUT_INDEX [1]),
	.datae(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux6~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux6~0 .lut_mask = 64'h5444680C5444680C;
defparam \b2v_inst|u8|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N43
dffeas \b2v_inst|u8|mI2C_DATA[17] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[17] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N41
dffeas \b2v_inst|u8|u0|SD[17] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[17] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N12
cyclonev_lcell_comb \b2v_inst|u8|Mux14~0 (
// Equation(s):
// \b2v_inst|u8|Mux14~0_combout  = ( \b2v_inst|u8|senosr_exposure [9] & ( (\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  $ (!\b2v_inst|u8|LUT_INDEX [2])))) ) ) # ( !\b2v_inst|u8|senosr_exposure [9] & ( 
// (!\b2v_inst|u8|LUT_INDEX [4] & (\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & !\b2v_inst|u8|LUT_INDEX [2]))) # (\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  $ 
// (!\b2v_inst|u8|LUT_INDEX [2])))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [4]),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|senosr_exposure [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux14~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux14~0 .lut_mask = 64'h2440244004400440;
defparam \b2v_inst|u8|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N13
dffeas \b2v_inst|u8|mI2C_DATA[9] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst|u8|LUT_INDEX [3]),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N2
dffeas \b2v_inst|u8|u0|SD[9] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[9] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N12
cyclonev_lcell_comb \b2v_inst|u8|Mux13~0 (
// Equation(s):
// \b2v_inst|u8|Mux13~0_combout  = ( !\b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & (!\b2v_inst|u8|LUT_INDEX [2] & (!\b2v_inst|u8|senosr_exposure [10] & (!\b2v_inst|u8|LUT_INDEX [3] & \b2v_inst|u8|LUT_INDEX [1])))) ) ) # ( 
// \b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  $ (((!\b2v_inst|u8|LUT_INDEX [2]) # (\SW[9]~input_o )))))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|LUT_INDEX [2]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(!\b2v_inst|u8|LUT_INDEX [4]),
	.dataf(!\b2v_inst|u8|LUT_INDEX [1]),
	.datag(!\b2v_inst|u8|senosr_exposure [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux13~0 .extended_lut = "on";
defparam \b2v_inst|u8|Mux13~0 .lut_mask = 64'h0000650080000000;
defparam \b2v_inst|u8|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N52
dffeas \b2v_inst|u8|mI2C_DATA[10] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N4
dffeas \b2v_inst|u8|u0|SD[10] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[10] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N0
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~4 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~4_combout  = ( \b2v_inst|u8|u0|SD [9] & ( \b2v_inst|u8|u0|SD [10] & ( (!\b2v_inst|u8|u0|SD_COUNTER [3]) # ((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & (\b2v_inst|u8|u0|SD [16])) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & 
// ((\b2v_inst|u8|u0|SD [17])))) ) ) ) # ( !\b2v_inst|u8|u0|SD [9] & ( \b2v_inst|u8|u0|SD [10] & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & (\b2v_inst|u8|u0|SD_COUNTER [3] & (\b2v_inst|u8|u0|SD [16]))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & 
// ((!\b2v_inst|u8|u0|SD_COUNTER [3]) # ((\b2v_inst|u8|u0|SD [17])))) ) ) ) # ( \b2v_inst|u8|u0|SD [9] & ( !\b2v_inst|u8|u0|SD [10] & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ((!\b2v_inst|u8|u0|SD_COUNTER [3]) # ((\b2v_inst|u8|u0|SD [16])))) # 
// (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & (\b2v_inst|u8|u0|SD_COUNTER [3] & ((\b2v_inst|u8|u0|SD [17])))) ) ) ) # ( !\b2v_inst|u8|u0|SD [9] & ( !\b2v_inst|u8|u0|SD [10] & ( (\b2v_inst|u8|u0|SD_COUNTER [3] & ((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q 
//  & (\b2v_inst|u8|u0|SD [16])) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ((\b2v_inst|u8|u0|SD [17]))))) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datac(!\b2v_inst|u8|u0|SD [16]),
	.datad(!\b2v_inst|u8|u0|SD [17]),
	.datae(!\b2v_inst|u8|u0|SD [9]),
	.dataf(!\b2v_inst|u8|u0|SD [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~4 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \b2v_inst|u8|u0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N48
cyclonev_lcell_comb \b2v_inst|u8|Mux8~0 (
// Equation(s):
// \b2v_inst|u8|Mux8~0_combout  = ( \b2v_inst|u8|LUT_INDEX [2] & ( \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [4] & !\b2v_inst|u8|LUT_INDEX [1])) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX [2] & ( 
// \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [4] & !\b2v_inst|u8|LUT_INDEX [1])) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX [2] & ( !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [3] & 
// (!\b2v_inst|u8|LUT_INDEX [4] & (\b2v_inst|u8|LUT_INDEX [1] & \b2v_inst|u8|senosr_exposure [15]))) ) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [3]),
	.datab(!\b2v_inst|u8|LUT_INDEX [4]),
	.datac(!\b2v_inst|u8|LUT_INDEX [1]),
	.datad(!\b2v_inst|u8|senosr_exposure [15]),
	.datae(!\b2v_inst|u8|LUT_INDEX [2]),
	.dataf(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux8~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux8~0 .lut_mask = 64'h0008000080808080;
defparam \b2v_inst|u8|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N50
dffeas \b2v_inst|u8|mI2C_DATA[15] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N38
dffeas \b2v_inst|u8|u0|SD[15] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[15] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N54
cyclonev_lcell_comb \b2v_inst|u8|Mux15~0 (
// Equation(s):
// \b2v_inst|u8|Mux15~0_combout  = ( !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (!\b2v_inst|u8|LUT_INDEX [4] & (\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|senosr_exposure [8] & (!\b2v_inst|u8|LUT_INDEX [3] & !\b2v_inst|u8|LUT_INDEX [2])))) # 
// (\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [1] & ((!\b2v_inst|u8|LUT_INDEX [3] $ (!\b2v_inst|u8|LUT_INDEX [2]))))) ) ) # ( \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ( (\b2v_inst|u8|LUT_INDEX [4] & (!\b2v_inst|u8|LUT_INDEX [1] & 
// (!\b2v_inst|u8|LUT_INDEX [3] & ((!\SW[9]~input_o ) # (!\b2v_inst|u8|LUT_INDEX [2]))))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [4]),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u8|LUT_INDEX [2]),
	.datag(!\b2v_inst|u8|senosr_exposure [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux15~0 .extended_lut = "on";
defparam \b2v_inst|u8|Mux15~0 .lut_mask = 64'h2044440044004000;
defparam \b2v_inst|u8|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N55
dffeas \b2v_inst|u8|mI2C_DATA[8] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N19
dffeas \b2v_inst|u8|u0|SD[8] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[8] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N36
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~3 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~3_combout  = ( !\b2v_inst|u8|u0|SD [15] & ( \b2v_inst|u8|u0|SD [8] & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & \b2v_inst|u8|u0|SD_COUNTER [3]) ) ) ) # ( \b2v_inst|u8|u0|SD [15] & ( !\b2v_inst|u8|u0|SD [8] & ( 
// (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & !\b2v_inst|u8|u0|SD_COUNTER [3]) ) ) ) # ( !\b2v_inst|u8|u0|SD [15] & ( !\b2v_inst|u8|u0|SD [8] & ( !\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  $ (!\b2v_inst|u8|u0|SD_COUNTER [3]) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SD_COUNTER [3]),
	.datad(gnd),
	.datae(!\b2v_inst|u8|u0|SD [15]),
	.dataf(!\b2v_inst|u8|u0|SD [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~3 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~3 .lut_mask = 64'h5A5A50500A0A0000;
defparam \b2v_inst|u8|u0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N18
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~6 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~6_combout  = ( \b2v_inst|u8|u0|Mux0~4_combout  & ( \b2v_inst|u8|u0|Mux0~3_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & (((\b2v_inst|u8|u0|SD_COUNTER [2]) # (\b2v_inst|u8|u0|Mux0~5_combout )))) # 
// (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & (\b2v_inst|u8|u0|Mux0~2_combout  & ((\b2v_inst|u8|u0|SD_COUNTER [2])))) ) ) ) # ( !\b2v_inst|u8|u0|Mux0~4_combout  & ( \b2v_inst|u8|u0|Mux0~3_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & 
// (((\b2v_inst|u8|u0|Mux0~5_combout  & !\b2v_inst|u8|u0|SD_COUNTER [2])))) # (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & (\b2v_inst|u8|u0|Mux0~2_combout  & ((\b2v_inst|u8|u0|SD_COUNTER [2])))) ) ) ) # ( \b2v_inst|u8|u0|Mux0~4_combout  & ( 
// !\b2v_inst|u8|u0|Mux0~3_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & (((\b2v_inst|u8|u0|SD_COUNTER [2]) # (\b2v_inst|u8|u0|Mux0~5_combout )))) # (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & (((!\b2v_inst|u8|u0|SD_COUNTER [2])) # 
// (\b2v_inst|u8|u0|Mux0~2_combout ))) ) ) ) # ( !\b2v_inst|u8|u0|Mux0~4_combout  & ( !\b2v_inst|u8|u0|Mux0~3_combout  & ( (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & (((\b2v_inst|u8|u0|Mux0~5_combout  & !\b2v_inst|u8|u0|SD_COUNTER [2])))) # 
// (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & (((!\b2v_inst|u8|u0|SD_COUNTER [2])) # (\b2v_inst|u8|u0|Mux0~2_combout ))) ) ) )

	.dataa(!\b2v_inst|u8|u0|Mux0~2_combout ),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\b2v_inst|u8|u0|Mux0~5_combout ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.datae(!\b2v_inst|u8|u0|Mux0~4_combout ),
	.dataf(!\b2v_inst|u8|u0|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~6 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~6 .lut_mask = 64'h3F113FDD0C110CDD;
defparam \b2v_inst|u8|u0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N18
cyclonev_lcell_comb \b2v_inst|u8|Mux12~0 (
// Equation(s):
// \b2v_inst|u8|Mux12~0_combout  = ( !\b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [3] & (\b2v_inst|u8|LUT_INDEX [1] & ((!\b2v_inst|u8|LUT_INDEX [2] & (\b2v_inst|u8|senosr_exposure [2] & !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )) # 
// (\b2v_inst|u8|LUT_INDEX [2] & ((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))))) # (\b2v_inst|u8|LUT_INDEX [3] & (!\b2v_inst|u8|LUT_INDEX [2] & (!\b2v_inst|u8|LUT_INDEX [1] $ (((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))))) ) ) # ( \b2v_inst|u8|LUT_INDEX [4] & 
// ( (!\b2v_inst|u8|LUT_INDEX [3] & ((!\b2v_inst|u8|LUT_INDEX [2] & ((!\b2v_inst|u8|LUT_INDEX [1] & ((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ))) # (\b2v_inst|u8|LUT_INDEX [1] & (\SW[9]~input_o  & !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))) # 
// (\b2v_inst|u8|LUT_INDEX [2] & (!\b2v_inst|u8|LUT_INDEX [1])))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [2]),
	.datab(!\b2v_inst|u8|LUT_INDEX [1]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX [3]),
	.datae(!\b2v_inst|u8|LUT_INDEX [4]),
	.dataf(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(!\b2v_inst|u8|senosr_exposure [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux12~0 .extended_lut = "on";
defparam \b2v_inst|u8|Mux12~0 .lut_mask = 64'h028846001122CC00;
defparam \b2v_inst|u8|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N19
dffeas \b2v_inst|u8|mI2C_DATA[2] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \b2v_inst|u8|u0|SD[2] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[2] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N24
cyclonev_lcell_comb \b2v_inst|u8|Mux19~0 (
// Equation(s):
// \b2v_inst|u8|Mux19~0_combout  = ( !\b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [2] & (\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q  & ((\b2v_inst|u8|senosr_exposure [4]) # (\b2v_inst|u8|LUT_INDEX [3]))))) # 
// (\b2v_inst|u8|LUT_INDEX [2] & (((!\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [3] $ (\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))))) ) ) # ( \b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [3] & ((!\b2v_inst|u8|LUT_INDEX [1] & 
// (((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )) # (\b2v_inst|u8|LUT_INDEX [2]))) # (\b2v_inst|u8|LUT_INDEX [1] & (!\b2v_inst|u8|LUT_INDEX [2] $ ((!\SW[9]~input_o )))))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [2]),
	.datab(!\b2v_inst|u8|LUT_INDEX [3]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX [1]),
	.datae(!\b2v_inst|u8|LUT_INDEX [4]),
	.dataf(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(!\b2v_inst|u8|senosr_exposure [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux19~0 .extended_lut = "on";
defparam \b2v_inst|u8|Mux19~0 .lut_mask = 64'h442A44481100CC48;
defparam \b2v_inst|u8|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N25
dffeas \b2v_inst|u8|mI2C_DATA[4] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N12
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[4]~feeder (
// Equation(s):
// \b2v_inst|u8|u0|SD[4]~feeder_combout  = \b2v_inst|u8|mI2C_DATA [4]

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_DATA [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[4]~feeder .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \b2v_inst|u8|u0|SD[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N14
dffeas \b2v_inst|u8|u0|SD[4] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[4] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N57
cyclonev_lcell_comb \b2v_inst|u8|Mux20~0 (
// Equation(s):
// \b2v_inst|u8|Mux20~0_combout  = ( !\b2v_inst|u8|LUT_INDEX [2] & ( \b2v_inst|u8|LUT_INDEX [3] & ( (!\b2v_inst|u8|LUT_INDEX [1] & ((!\b2v_inst|u8|LUT_INDEX [0]) # (!\b2v_inst|u8|LUT_INDEX [4]))) ) ) ) # ( \b2v_inst|u8|LUT_INDEX [2] & ( 
// !\b2v_inst|u8|LUT_INDEX [3] & ( (!\b2v_inst|u8|LUT_INDEX [4] & ((!\b2v_inst|u8|LUT_INDEX [0]) # (\b2v_inst|u8|LUT_INDEX [1]))) # (\b2v_inst|u8|LUT_INDEX [4] & ((!\b2v_inst|u8|LUT_INDEX [1]))) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX [2] & ( 
// !\b2v_inst|u8|LUT_INDEX [3] & ( (!\b2v_inst|u8|LUT_INDEX [0] & (\b2v_inst|u8|senosr_exposure [3] & (!\b2v_inst|u8|LUT_INDEX [4] & \b2v_inst|u8|LUT_INDEX [1]))) # (\b2v_inst|u8|LUT_INDEX [0] & (((\b2v_inst|u8|LUT_INDEX [4] & !\b2v_inst|u8|LUT_INDEX [1])))) 
// ) ) )

	.dataa(!\b2v_inst|u8|senosr_exposure [3]),
	.datab(!\b2v_inst|u8|LUT_INDEX [0]),
	.datac(!\b2v_inst|u8|LUT_INDEX [4]),
	.datad(!\b2v_inst|u8|LUT_INDEX [1]),
	.datae(!\b2v_inst|u8|LUT_INDEX [2]),
	.dataf(!\b2v_inst|u8|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux20~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux20~0 .lut_mask = 64'h0340CFF0FC000000;
defparam \b2v_inst|u8|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N8
dffeas \b2v_inst|u8|mI2C_DATA[3] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N3
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[3]~feeder (
// Equation(s):
// \b2v_inst|u8|u0|SD[3]~feeder_combout  = \b2v_inst|u8|mI2C_DATA [3]

	.dataa(gnd),
	.datab(!\b2v_inst|u8|mI2C_DATA [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[3]~feeder .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \b2v_inst|u8|u0|SD[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N4
dffeas \b2v_inst|u8|u0|SD[3] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[3] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N18
cyclonev_lcell_comb \b2v_inst|u8|Mux18~0 (
// Equation(s):
// \b2v_inst|u8|Mux18~0_combout  = ( \b2v_inst|u8|LUT_INDEX [3] & ( \b2v_inst|u8|Mux1~0_combout  & ( (\b2v_inst|u8|LUT_INDEX [4] & !\b2v_inst|u8|LUT_INDEX [1]) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX [3] & ( \b2v_inst|u8|Mux1~0_combout  & ( (\b2v_inst|u8|LUT_INDEX 
// [1] & ((!\b2v_inst|u8|LUT_INDEX [4] & ((\b2v_inst|u8|senosr_exposure [5]))) # (\b2v_inst|u8|LUT_INDEX [4] & (\SW[9]~input_o )))) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX [3] & ( !\b2v_inst|u8|Mux1~0_combout  & ( (\b2v_inst|u8|LUT_INDEX [4] & 
// !\b2v_inst|u8|LUT_INDEX [1]) ) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [4]),
	.datab(!\SW[9]~input_o ),
	.datac(!\b2v_inst|u8|senosr_exposure [5]),
	.datad(!\b2v_inst|u8|LUT_INDEX [1]),
	.datae(!\b2v_inst|u8|LUT_INDEX [3]),
	.dataf(!\b2v_inst|u8|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux18~0 .extended_lut = "off";
defparam \b2v_inst|u8|Mux18~0 .lut_mask = 64'h55000000001B5500;
defparam \b2v_inst|u8|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N20
dffeas \b2v_inst|u8|mI2C_DATA[5] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N27
cyclonev_lcell_comb \b2v_inst|u8|u0|SD[5]~feeder (
// Equation(s):
// \b2v_inst|u8|u0|SD[5]~feeder_combout  = ( \b2v_inst|u8|mI2C_DATA [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u8|mI2C_DATA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SD[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[5]~feeder .extended_lut = "off";
defparam \b2v_inst|u8|u0|SD[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u8|u0|SD[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N29
dffeas \b2v_inst|u8|u0|SD[5] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SD[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[5] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~8 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~8_combout  = ( \b2v_inst|u8|u0|SD [3] & ( \b2v_inst|u8|u0|SD [5] & ( ((!\b2v_inst|u8|u0|SD_COUNTER [1] & (\b2v_inst|u8|u0|SD [2])) # (\b2v_inst|u8|u0|SD_COUNTER [1] & ((\b2v_inst|u8|u0|SD [4])))) # 
// (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ) ) ) ) # ( !\b2v_inst|u8|u0|SD [3] & ( \b2v_inst|u8|u0|SD [5] & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ((!\b2v_inst|u8|u0|SD_COUNTER [1] & (\b2v_inst|u8|u0|SD [2])) # (\b2v_inst|u8|u0|SD_COUNTER [1] & 
// ((\b2v_inst|u8|u0|SD [4]))))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & (((\b2v_inst|u8|u0|SD_COUNTER [1])))) ) ) ) # ( \b2v_inst|u8|u0|SD [3] & ( !\b2v_inst|u8|u0|SD [5] & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & 
// ((!\b2v_inst|u8|u0|SD_COUNTER [1] & (\b2v_inst|u8|u0|SD [2])) # (\b2v_inst|u8|u0|SD_COUNTER [1] & ((\b2v_inst|u8|u0|SD [4]))))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & (((!\b2v_inst|u8|u0|SD_COUNTER [1])))) ) ) ) # ( !\b2v_inst|u8|u0|SD [3] & ( 
// !\b2v_inst|u8|u0|SD [5] & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  & ((!\b2v_inst|u8|u0|SD_COUNTER [1] & (\b2v_inst|u8|u0|SD [2])) # (\b2v_inst|u8|u0|SD_COUNTER [1] & ((\b2v_inst|u8|u0|SD [4]))))) ) ) )

	.dataa(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|u0|SD [2]),
	.datac(!\b2v_inst|u8|u0|SD [4]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [1]),
	.datae(!\b2v_inst|u8|u0|SD [3]),
	.dataf(!\b2v_inst|u8|u0|SD [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~8 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~8 .lut_mask = 64'h220A770A225F775F;
defparam \b2v_inst|u8|u0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N45
cyclonev_lcell_comb \b2v_inst|u8|senosr_exposure[0]~15 (
// Equation(s):
// \b2v_inst|u8|senosr_exposure[0]~15_combout  = ( \b2v_inst|u8|senosr_exposure [0] & ( \SW[0]~input_o  & ( (!\b2v_inst|u8|senosr_exposure~4_combout ) # ((!\b2v_inst|u8|Equal4~4_combout  & ((!\b2v_inst|u8|iexposure_adj_delay [0]) # (\KEY[1]~input_o )))) ) ) 
// ) # ( \b2v_inst|u8|senosr_exposure [0] & ( !\SW[0]~input_o  ) ) # ( !\b2v_inst|u8|senosr_exposure [0] & ( !\SW[0]~input_o  & ( (\b2v_inst|u8|senosr_exposure~4_combout  & (((!\KEY[1]~input_o  & \b2v_inst|u8|iexposure_adj_delay [0])) # 
// (\b2v_inst|u8|Equal4~4_combout ))) ) ) )

	.dataa(!\b2v_inst|u8|senosr_exposure~4_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\b2v_inst|u8|iexposure_adj_delay [0]),
	.datad(!\b2v_inst|u8|Equal4~4_combout ),
	.datae(!\b2v_inst|u8|senosr_exposure [0]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|senosr_exposure[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[0]~15 .extended_lut = "off";
defparam \b2v_inst|u8|senosr_exposure[0]~15 .lut_mask = 64'h0455FFFF0000FBAA;
defparam \b2v_inst|u8|senosr_exposure[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N47
dffeas \b2v_inst|u8|senosr_exposure[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u8|senosr_exposure[0]~15_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|senosr_exposure [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|senosr_exposure[0] .is_wysiwyg = "true";
defparam \b2v_inst|u8|senosr_exposure[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N42
cyclonev_lcell_comb \b2v_inst|u8|Mux22~0 (
// Equation(s):
// \b2v_inst|u8|Mux22~0_combout  = ( !\b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [3] & (\b2v_inst|u8|LUT_INDEX [1] & (((\b2v_inst|u8|senosr_exposure [0] & !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )) # (\b2v_inst|u8|LUT_INDEX [2])))) # 
// (\b2v_inst|u8|LUT_INDEX [3] & (((!\b2v_inst|u8|LUT_INDEX [1]) # ((!\b2v_inst|u8|LUT_INDEX [2] & \b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ))))) ) ) # ( \b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [3] & ((!\b2v_inst|u8|LUT_INDEX [2] & 
// ((!\b2v_inst|u8|LUT_INDEX [1] & ((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ))) # (\b2v_inst|u8|LUT_INDEX [1] & (\SW[9]~input_o  & !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q )))) # (\b2v_inst|u8|LUT_INDEX [2] & (((!\b2v_inst|u8|LUT_INDEX [1])))))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [2]),
	.datab(!\b2v_inst|u8|LUT_INDEX [3]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX [1]),
	.datae(!\b2v_inst|u8|LUT_INDEX [4]),
	.dataf(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(!\b2v_inst|u8|senosr_exposure [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux22~0 .extended_lut = "on";
defparam \b2v_inst|u8|Mux22~0 .lut_mask = 64'h334C44083366CC00;
defparam \b2v_inst|u8|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N44
dffeas \b2v_inst|u8|mI2C_DATA[1] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N8
dffeas \b2v_inst|u8|u0|SD[1] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[1] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N0
cyclonev_lcell_comb \b2v_inst|u8|Mux23~0 (
// Equation(s):
// \b2v_inst|u8|Mux23~0_combout  = ( !\b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [2] & (((\b2v_inst|u8|LUT_INDEX [1] & (\b2v_inst|u8|senosr_exposure [0] & !\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ))) # (\b2v_inst|u8|LUT_INDEX [3]))) # 
// (\b2v_inst|u8|LUT_INDEX [2] & (!\b2v_inst|u8|LUT_INDEX [3] $ (((!\b2v_inst|u8|LUT_INDEX [1] & ((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ))))))) ) ) # ( \b2v_inst|u8|LUT_INDEX [4] & ( (!\b2v_inst|u8|LUT_INDEX [3] & ((!\b2v_inst|u8|LUT_INDEX [1] & 
// (((\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ) # (\b2v_inst|u8|LUT_INDEX [2])))) # (\b2v_inst|u8|LUT_INDEX [1] & (!\SW[9]~input_o  & (\b2v_inst|u8|LUT_INDEX [2]))))) ) )

	.dataa(!\b2v_inst|u8|LUT_INDEX [1]),
	.datab(!\b2v_inst|u8|LUT_INDEX [3]),
	.datac(!\SW[9]~input_o ),
	.datad(!\b2v_inst|u8|LUT_INDEX [2]),
	.datae(!\b2v_inst|u8|LUT_INDEX [4]),
	.dataf(!\b2v_inst|u8|LUT_INDEX[0]~DUPLICATE_q ),
	.datag(!\b2v_inst|u8|senosr_exposure [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|Mux23~0 .extended_lut = "on";
defparam \b2v_inst|u8|Mux23~0 .lut_mask = 64'h37CC00C8336688C8;
defparam \b2v_inst|u8|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N2
dffeas \b2v_inst|u8|mI2C_DATA[0] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u8|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \b2v_inst|u8|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \b2v_inst|u8|u0|SD[0] (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\b2v_inst|u8|mI2C_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst|u8|u0|SD[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SD[0] .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N9
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~7 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~7_combout  = ( \b2v_inst|u8|u0|SD [0] & ( \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ) # (\b2v_inst|u8|u0|SD [1]) ) ) ) # ( !\b2v_inst|u8|u0|SD [0] & ( 
// \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\b2v_inst|u8|u0|SD [1] & \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ) ) ) ) # ( \b2v_inst|u8|u0|SD [0] & ( !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & ( \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  ) ) ) # ( 
// !\b2v_inst|u8|u0|SD [0] & ( !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & ( \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u8|u0|SD [1]),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datae(!\b2v_inst|u8|u0|SD [0]),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~7 .extended_lut = "off";
defparam \b2v_inst|u8|u0|Mux0~7 .lut_mask = 64'h00FF00FF000FFF0F;
defparam \b2v_inst|u8|u0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \b2v_inst|u8|u0|Mux0~9 (
// Equation(s):
// \b2v_inst|u8|u0|Mux0~9_combout  = ( !\b2v_inst|u8|u0|SD_COUNTER [2] & ( (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & (!\b2v_inst|u8|u0|SDO~DUPLICATE_q )) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & (((\b2v_inst|u8|u0|Mux0~7_combout )))) ) ) # ( 
// \b2v_inst|u8|u0|SD_COUNTER [2] & ( (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & ((!\b2v_inst|u8|u0|SDO~DUPLICATE_q ) # (((\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q  & !\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ))))) # 
// (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q  & (((\b2v_inst|u8|u0|Mux0~8_combout )))) ) )

	.dataa(!\b2v_inst|u8|u0|SDO~DUPLICATE_q ),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datac(!\b2v_inst|u8|u0|Mux0~8_combout ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER [2]),
	.dataf(!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q ),
	.datag(!\b2v_inst|u8|u0|Mux0~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|Mux0~9 .extended_lut = "on";
defparam \b2v_inst|u8|u0|Mux0~9 .lut_mask = 64'h8B8B8BCF8B8B8B8B;
defparam \b2v_inst|u8|u0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N48
cyclonev_lcell_comb \b2v_inst|u8|u0|SDO~0 (
// Equation(s):
// \b2v_inst|u8|u0|SDO~0_combout  = ( !\b2v_inst|u8|u0|SD_COUNTER [5] & ( (!\b2v_inst|u8|u0|SD_COUNTER [4] & (\b2v_inst|u8|u0|SDO~q )) # (\b2v_inst|u8|u0|SD_COUNTER [4] & ((!\b2v_inst|u8|u0|SD_COUNTER [6] & (((!\b2v_inst|u8|u0|Mux0~9_combout )))) # 
// (\b2v_inst|u8|u0|SD_COUNTER [6] & (\b2v_inst|u8|u0|SDO~q )))) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER [5] & ( (!\b2v_inst|u8|u0|SD_COUNTER [6] & (((!\b2v_inst|u8|u0|SD_COUNTER [4] & ((!\b2v_inst|u8|u0|Mux0~6_combout ))) # (\b2v_inst|u8|u0|SD_COUNTER [4] & 
// (!\b2v_inst|u8|u0|Mux0~13_combout ))))) # (\b2v_inst|u8|u0|SD_COUNTER [6] & (\b2v_inst|u8|u0|SDO~q )) ) )

	.dataa(!\b2v_inst|u8|u0|SDO~q ),
	.datab(!\b2v_inst|u8|u0|SD_COUNTER [4]),
	.datac(!\b2v_inst|u8|u0|Mux0~13_combout ),
	.datad(!\b2v_inst|u8|u0|SD_COUNTER [6]),
	.datae(!\b2v_inst|u8|u0|SD_COUNTER [5]),
	.dataf(!\b2v_inst|u8|u0|Mux0~6_combout ),
	.datag(!\b2v_inst|u8|u0|Mux0~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u8|u0|SDO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u8|u0|SDO~0 .extended_lut = "on";
defparam \b2v_inst|u8|u0|SDO~0 .lut_mask = 64'h7455FC5574553055;
defparam \b2v_inst|u8|u0|SDO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N49
dffeas \b2v_inst|u8|u0|SDO~DUPLICATE (
	.clk(\b2v_inst|u8|mI2C_CTRL_CLK~q ),
	.d(\b2v_inst|u8|u0|SDO~0_combout ),
	.asdata(vcc),
	.clrn(!\b2v_inst|u8|i2c_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u8|u0|SDO~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u8|u0|SDO~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u8|u0|SDO~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N57
cyclonev_lcell_comb \b2v_inst|u2|oRST_1~0 (
// Equation(s):
// \b2v_inst|u2|oRST_1~0_combout  = ( !\b2v_inst|u2|Cont [24] & ( !\b2v_inst|u2|Cont [23] & ( (!\b2v_inst|u2|Cont [22] & !\b2v_inst|u2|oRST_1~q ) ) ) )

	.dataa(!\b2v_inst|u2|Cont [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u2|oRST_1~q ),
	.datae(!\b2v_inst|u2|Cont [24]),
	.dataf(!\b2v_inst|u2|Cont [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|oRST_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|oRST_1~0 .extended_lut = "off";
defparam \b2v_inst|u2|oRST_1~0 .lut_mask = 64'hAA00000000000000;
defparam \b2v_inst|u2|oRST_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \b2v_inst|u2|Equal0~3 (
// Equation(s):
// \b2v_inst|u2|Equal0~3_combout  = ( \b2v_inst|u2|Equal0~0_combout  & ( \b2v_inst|u2|Equal0~2_combout  & ( (\b2v_inst|u2|Cont [0] & (\b2v_inst|u2|Cont [1] & \b2v_inst|u2|Equal0~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u2|Cont [0]),
	.datac(!\b2v_inst|u2|Cont [1]),
	.datad(!\b2v_inst|u2|Equal0~1_combout ),
	.datae(!\b2v_inst|u2|Equal0~0_combout ),
	.dataf(!\b2v_inst|u2|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|Equal0~3 .extended_lut = "off";
defparam \b2v_inst|u2|Equal0~3 .lut_mask = 64'h0000000000000003;
defparam \b2v_inst|u2|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N36
cyclonev_lcell_comb \b2v_inst|u2|oRST_1~1 (
// Equation(s):
// \b2v_inst|u2|oRST_1~1_combout  = ( \b2v_inst|u2|Equal0~5_combout  & ( \b2v_inst|u2|Cont [20] & ( (!\b2v_inst|u2|oRST_1~0_combout ) # (\b2v_inst|u2|Cont[21]~DUPLICATE_q ) ) ) ) # ( !\b2v_inst|u2|Equal0~5_combout  & ( \b2v_inst|u2|Cont [20] ) ) # ( 
// \b2v_inst|u2|Equal0~5_combout  & ( !\b2v_inst|u2|Cont [20] & ( (!\b2v_inst|u2|oRST_1~0_combout ) # ((\b2v_inst|u2|Cont[21]~DUPLICATE_q  & \b2v_inst|u2|Equal0~3_combout )) ) ) ) # ( !\b2v_inst|u2|Equal0~5_combout  & ( !\b2v_inst|u2|Cont [20] ) )

	.dataa(!\b2v_inst|u2|Cont[21]~DUPLICATE_q ),
	.datab(!\b2v_inst|u2|oRST_1~0_combout ),
	.datac(!\b2v_inst|u2|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\b2v_inst|u2|Equal0~5_combout ),
	.dataf(!\b2v_inst|u2|Cont [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u2|oRST_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u2|oRST_1~1 .extended_lut = "off";
defparam \b2v_inst|u2|oRST_1~1 .lut_mask = 64'hFFFFCDCDFFFFDDDD;
defparam \b2v_inst|u2|oRST_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N38
dffeas \b2v_inst|u2|oRST_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst|u2|oRST_1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u2|oRST_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u2|oRST_1 .is_wysiwyg = "true";
defparam \b2v_inst|u2|oRST_1 .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\b2v_inst9|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\b2v_inst9|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \b2v_inst2|Add1~21 (
// Equation(s):
// \b2v_inst2|Add1~21_sumout  = SUM(( \b2v_inst2|comptY [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst2|Add1~22  = CARRY(( \b2v_inst2|comptY [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~21_sumout ),
	.cout(\b2v_inst2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~21 .extended_lut = "off";
defparam \b2v_inst2|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \b2v_inst2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N9
cyclonev_lcell_comb \b2v_inst2|Add1~9 (
// Equation(s):
// \b2v_inst2|Add1~9_sumout  = SUM(( \b2v_inst2|comptY [3] ) + ( GND ) + ( \b2v_inst2|Add1~14  ))
// \b2v_inst2|Add1~10  = CARRY(( \b2v_inst2|comptY [3] ) + ( GND ) + ( \b2v_inst2|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~9_sumout ),
	.cout(\b2v_inst2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~9 .extended_lut = "off";
defparam \b2v_inst2|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \b2v_inst2|Add1~5 (
// Equation(s):
// \b2v_inst2|Add1~5_sumout  = SUM(( \b2v_inst2|comptY [4] ) + ( GND ) + ( \b2v_inst2|Add1~10  ))
// \b2v_inst2|Add1~6  = CARRY(( \b2v_inst2|comptY [4] ) + ( GND ) + ( \b2v_inst2|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~5_sumout ),
	.cout(\b2v_inst2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~5 .extended_lut = "off";
defparam \b2v_inst2|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N30
cyclonev_lcell_comb \b2v_inst2|Add0~37 (
// Equation(s):
// \b2v_inst2|Add0~37_sumout  = SUM(( \b2v_inst2|comptX [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst2|Add0~38  = CARRY(( \b2v_inst2|comptX [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~37_sumout ),
	.cout(\b2v_inst2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~37 .extended_lut = "off";
defparam \b2v_inst2|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \b2v_inst2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N36
cyclonev_lcell_comb \b2v_inst2|Add0~33 (
// Equation(s):
// \b2v_inst2|Add0~33_sumout  = SUM(( \b2v_inst2|comptX [2] ) + ( GND ) + ( \b2v_inst2|Add0~30  ))
// \b2v_inst2|Add0~34  = CARRY(( \b2v_inst2|comptX [2] ) + ( GND ) + ( \b2v_inst2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~33_sumout ),
	.cout(\b2v_inst2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~33 .extended_lut = "off";
defparam \b2v_inst2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N39
cyclonev_lcell_comb \b2v_inst2|Add0~25 (
// Equation(s):
// \b2v_inst2|Add0~25_sumout  = SUM(( \b2v_inst2|comptX [3] ) + ( GND ) + ( \b2v_inst2|Add0~34  ))
// \b2v_inst2|Add0~26  = CARRY(( \b2v_inst2|comptX [3] ) + ( GND ) + ( \b2v_inst2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~25_sumout ),
	.cout(\b2v_inst2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~25 .extended_lut = "off";
defparam \b2v_inst2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N40
dffeas \b2v_inst2|comptX[3] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[3] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N42
cyclonev_lcell_comb \b2v_inst2|Add0~21 (
// Equation(s):
// \b2v_inst2|Add0~21_sumout  = SUM(( \b2v_inst2|comptX [4] ) + ( GND ) + ( \b2v_inst2|Add0~26  ))
// \b2v_inst2|Add0~22  = CARRY(( \b2v_inst2|comptX [4] ) + ( GND ) + ( \b2v_inst2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~21_sumout ),
	.cout(\b2v_inst2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~21 .extended_lut = "off";
defparam \b2v_inst2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N43
dffeas \b2v_inst2|comptX[4] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[4] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N45
cyclonev_lcell_comb \b2v_inst2|Add0~17 (
// Equation(s):
// \b2v_inst2|Add0~17_sumout  = SUM(( \b2v_inst2|comptX [5] ) + ( GND ) + ( \b2v_inst2|Add0~22  ))
// \b2v_inst2|Add0~18  = CARRY(( \b2v_inst2|comptX [5] ) + ( GND ) + ( \b2v_inst2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~17_sumout ),
	.cout(\b2v_inst2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~17 .extended_lut = "off";
defparam \b2v_inst2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N47
dffeas \b2v_inst2|comptX[5] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[5] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N48
cyclonev_lcell_comb \b2v_inst2|Add0~13 (
// Equation(s):
// \b2v_inst2|Add0~13_sumout  = SUM(( \b2v_inst2|comptX [6] ) + ( GND ) + ( \b2v_inst2|Add0~18  ))
// \b2v_inst2|Add0~14  = CARRY(( \b2v_inst2|comptX [6] ) + ( GND ) + ( \b2v_inst2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~13_sumout ),
	.cout(\b2v_inst2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~13 .extended_lut = "off";
defparam \b2v_inst2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N50
dffeas \b2v_inst2|comptX[6] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[6] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N51
cyclonev_lcell_comb \b2v_inst2|Add0~9 (
// Equation(s):
// \b2v_inst2|Add0~9_sumout  = SUM(( \b2v_inst2|comptX [7] ) + ( GND ) + ( \b2v_inst2|Add0~14  ))
// \b2v_inst2|Add0~10  = CARRY(( \b2v_inst2|comptX [7] ) + ( GND ) + ( \b2v_inst2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~9_sumout ),
	.cout(\b2v_inst2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~9 .extended_lut = "off";
defparam \b2v_inst2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N52
dffeas \b2v_inst2|comptX[7] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[7] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N54
cyclonev_lcell_comb \b2v_inst2|Add0~1 (
// Equation(s):
// \b2v_inst2|Add0~1_sumout  = SUM(( \b2v_inst2|comptX [8] ) + ( GND ) + ( \b2v_inst2|Add0~10  ))
// \b2v_inst2|Add0~2  = CARRY(( \b2v_inst2|comptX [8] ) + ( GND ) + ( \b2v_inst2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~1_sumout ),
	.cout(\b2v_inst2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~1 .extended_lut = "off";
defparam \b2v_inst2|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N56
dffeas \b2v_inst2|comptX[8] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[8] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N57
cyclonev_lcell_comb \b2v_inst2|Add0~5 (
// Equation(s):
// \b2v_inst2|Add0~5_sumout  = SUM(( \b2v_inst2|comptX [9] ) + ( GND ) + ( \b2v_inst2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~5 .extended_lut = "off";
defparam \b2v_inst2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N58
dffeas \b2v_inst2|comptX[9] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[9] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N24
cyclonev_lcell_comb \b2v_inst2|process_0~0 (
// Equation(s):
// \b2v_inst2|process_0~0_combout  = ( \b2v_inst2|comptX [8] & ( \b2v_inst2|comptX [6] & ( (!\b2v_inst|u2|oRST_1~q ) # (\b2v_inst2|comptX [9]) ) ) ) # ( !\b2v_inst2|comptX [8] & ( \b2v_inst2|comptX [6] & ( !\b2v_inst|u2|oRST_1~q  ) ) ) # ( \b2v_inst2|comptX 
// [8] & ( !\b2v_inst2|comptX [6] & ( (!\b2v_inst|u2|oRST_1~q ) # ((\b2v_inst2|comptX [9] & ((\b2v_inst2|comptX [7]) # (\b2v_inst2|comptX [5])))) ) ) ) # ( !\b2v_inst2|comptX [8] & ( !\b2v_inst2|comptX [6] & ( !\b2v_inst|u2|oRST_1~q  ) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [5]),
	.datac(!\b2v_inst|u2|oRST_1~q ),
	.datad(!\b2v_inst2|comptX [7]),
	.datae(!\b2v_inst2|comptX [8]),
	.dataf(!\b2v_inst2|comptX [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|process_0~0 .extended_lut = "off";
defparam \b2v_inst2|process_0~0 .lut_mask = 64'hF0F0F1F5F0F0F5F5;
defparam \b2v_inst2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N31
dffeas \b2v_inst2|comptX[0] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[0] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N33
cyclonev_lcell_comb \b2v_inst2|Add0~29 (
// Equation(s):
// \b2v_inst2|Add0~29_sumout  = SUM(( \b2v_inst2|comptX [1] ) + ( GND ) + ( \b2v_inst2|Add0~38  ))
// \b2v_inst2|Add0~30  = CARRY(( \b2v_inst2|comptX [1] ) + ( GND ) + ( \b2v_inst2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add0~29_sumout ),
	.cout(\b2v_inst2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add0~29 .extended_lut = "off";
defparam \b2v_inst2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N35
dffeas \b2v_inst2|comptX[1] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[1] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N37
dffeas \b2v_inst2|comptX[2] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[2] .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N34
dffeas \b2v_inst2|comptX[1]~DUPLICATE (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[1]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N15
cyclonev_lcell_comb \b2v_inst2|Equal0~0 (
// Equation(s):
// \b2v_inst2|Equal0~0_combout  = ( !\b2v_inst2|comptX[1]~DUPLICATE_q  & ( !\b2v_inst2|comptX [3] & ( !\b2v_inst2|comptX [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [2]),
	.datae(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.dataf(!\b2v_inst2|comptX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Equal0~0 .extended_lut = "off";
defparam \b2v_inst2|Equal0~0 .lut_mask = 64'hFF00000000000000;
defparam \b2v_inst2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N39
cyclonev_lcell_comb \b2v_inst2|Equal0~1 (
// Equation(s):
// \b2v_inst2|Equal0~1_combout  = ( !\b2v_inst2|comptX [7] & ( (!\b2v_inst2|comptX [9] & (!\b2v_inst2|comptX [8] & (!\b2v_inst2|comptX [6] & !\b2v_inst2|comptX [0]))) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|comptX [6]),
	.datad(!\b2v_inst2|comptX [0]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Equal0~1 .extended_lut = "off";
defparam \b2v_inst2|Equal0~1 .lut_mask = 64'h8000800000000000;
defparam \b2v_inst2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
cyclonev_lcell_comb \b2v_inst2|Equal0~2 (
// Equation(s):
// \b2v_inst2|Equal0~2_combout  = ( !\b2v_inst2|comptX [5] & ( (\b2v_inst2|Equal0~0_combout  & (!\b2v_inst2|comptX [4] & \b2v_inst2|Equal0~1_combout )) ) )

	.dataa(!\b2v_inst2|Equal0~0_combout ),
	.datab(!\b2v_inst2|comptX [4]),
	.datac(!\b2v_inst2|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Equal0~2 .extended_lut = "off";
defparam \b2v_inst2|Equal0~2 .lut_mask = 64'h0404040400000000;
defparam \b2v_inst2|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N14
dffeas \b2v_inst2|comptY[4] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[4] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \b2v_inst2|Add1~37 (
// Equation(s):
// \b2v_inst2|Add1~37_sumout  = SUM(( \b2v_inst2|comptY [5] ) + ( GND ) + ( \b2v_inst2|Add1~6  ))
// \b2v_inst2|Add1~38  = CARRY(( \b2v_inst2|comptY [5] ) + ( GND ) + ( \b2v_inst2|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~37_sumout ),
	.cout(\b2v_inst2|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~37 .extended_lut = "off";
defparam \b2v_inst2|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \b2v_inst2|comptY[5] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[5] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \b2v_inst2|Add1~33 (
// Equation(s):
// \b2v_inst2|Add1~33_sumout  = SUM(( \b2v_inst2|comptY [6] ) + ( GND ) + ( \b2v_inst2|Add1~38  ))
// \b2v_inst2|Add1~34  = CARRY(( \b2v_inst2|comptY [6] ) + ( GND ) + ( \b2v_inst2|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~33_sumout ),
	.cout(\b2v_inst2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~33 .extended_lut = "off";
defparam \b2v_inst2|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N20
dffeas \b2v_inst2|comptY[6] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[6] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \b2v_inst2|Add1~25 (
// Equation(s):
// \b2v_inst2|Add1~25_sumout  = SUM(( \b2v_inst2|comptY [7] ) + ( GND ) + ( \b2v_inst2|Add1~34  ))
// \b2v_inst2|Add1~26  = CARRY(( \b2v_inst2|comptY [7] ) + ( GND ) + ( \b2v_inst2|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~25_sumout ),
	.cout(\b2v_inst2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~25 .extended_lut = "off";
defparam \b2v_inst2|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \b2v_inst2|comptY[7] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[7] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N26
dffeas \b2v_inst2|comptY[8] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[8] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \b2v_inst2|Add1~29 (
// Equation(s):
// \b2v_inst2|Add1~29_sumout  = SUM(( \b2v_inst2|comptY [8] ) + ( GND ) + ( \b2v_inst2|Add1~26  ))
// \b2v_inst2|Add1~30  = CARRY(( \b2v_inst2|comptY [8] ) + ( GND ) + ( \b2v_inst2|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~29_sumout ),
	.cout(\b2v_inst2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~29 .extended_lut = "off";
defparam \b2v_inst2|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \b2v_inst2|comptY[8]~DUPLICATE (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[8]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \b2v_inst2|IMGY_out~1 (
// Equation(s):
// \b2v_inst2|IMGY_out~1_combout  = ( !\b2v_inst2|comptY[8]~DUPLICATE_q  & ( (!\b2v_inst2|comptY [6] & (!\b2v_inst2|comptY [5] & !\b2v_inst2|comptY [7])) ) )

	.dataa(!\b2v_inst2|comptY [6]),
	.datab(gnd),
	.datac(!\b2v_inst2|comptY [5]),
	.datad(!\b2v_inst2|comptY [7]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptY[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|IMGY_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|IMGY_out~1 .extended_lut = "off";
defparam \b2v_inst2|IMGY_out~1 .lut_mask = 64'hA000A00000000000;
defparam \b2v_inst2|IMGY_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N27
cyclonev_lcell_comb \b2v_inst2|Add1~1 (
// Equation(s):
// \b2v_inst2|Add1~1_sumout  = SUM(( \b2v_inst2|comptY [9] ) + ( GND ) + ( \b2v_inst2|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~1 .extended_lut = "off";
defparam \b2v_inst2|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \b2v_inst2|comptY[9] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[9] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \b2v_inst2|process_0~1 (
// Equation(s):
// \b2v_inst2|process_0~1_combout  = ( \b2v_inst2|comptY [2] & ( \b2v_inst2|comptY [3] ) ) # ( !\b2v_inst2|comptY [2] & ( (\b2v_inst2|comptY [3] & ((\b2v_inst2|comptY [0]) # (\b2v_inst2|comptY [1]))) ) )

	.dataa(!\b2v_inst2|comptY [1]),
	.datab(!\b2v_inst2|comptY [3]),
	.datac(!\b2v_inst2|comptY [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|process_0~1 .extended_lut = "off";
defparam \b2v_inst2|process_0~1 .lut_mask = 64'h1313131333333333;
defparam \b2v_inst2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \b2v_inst2|process_0~2 (
// Equation(s):
// \b2v_inst2|process_0~2_combout  = ( \b2v_inst2|comptY [4] & ( (!\b2v_inst|u2|oRST_1~q ) # (\b2v_inst2|comptY [9]) ) ) # ( !\b2v_inst2|comptY [4] & ( (!\b2v_inst|u2|oRST_1~q ) # ((\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~1_combout ) # 
// (\b2v_inst2|process_0~1_combout )))) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|comptY [9]),
	.datac(!\b2v_inst|u2|oRST_1~q ),
	.datad(!\b2v_inst2|process_0~1_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptY [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|process_0~2 .extended_lut = "off";
defparam \b2v_inst2|process_0~2 .lut_mask = 64'hF2F3F2F3F3F3F3F3;
defparam \b2v_inst2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N2
dffeas \b2v_inst2|comptY[0] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[0] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \b2v_inst2|Add1~17 (
// Equation(s):
// \b2v_inst2|Add1~17_sumout  = SUM(( \b2v_inst2|comptY [1] ) + ( GND ) + ( \b2v_inst2|Add1~22  ))
// \b2v_inst2|Add1~18  = CARRY(( \b2v_inst2|comptY [1] ) + ( GND ) + ( \b2v_inst2|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~17_sumout ),
	.cout(\b2v_inst2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~17 .extended_lut = "off";
defparam \b2v_inst2|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \b2v_inst2|comptY[1] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[1] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \b2v_inst2|Add1~13 (
// Equation(s):
// \b2v_inst2|Add1~13_sumout  = SUM(( \b2v_inst2|comptY [2] ) + ( GND ) + ( \b2v_inst2|Add1~18  ))
// \b2v_inst2|Add1~14  = CARRY(( \b2v_inst2|comptY [2] ) + ( GND ) + ( \b2v_inst2|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptY [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add1~13_sumout ),
	.cout(\b2v_inst2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add1~13 .extended_lut = "off";
defparam \b2v_inst2|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N8
dffeas \b2v_inst2|comptY[2] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[2] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N11
dffeas \b2v_inst2|comptY[3] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~2_combout ),
	.sload(gnd),
	.ena(\b2v_inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptY[3] .is_wysiwyg = "true";
defparam \b2v_inst2|comptY[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \b2v_inst2|LessThan6~0 (
// Equation(s):
// \b2v_inst2|LessThan6~0_combout  = ( !\b2v_inst2|comptY [2] & ( (!\b2v_inst2|comptY [3] & !\b2v_inst2|comptY [1]) ) )

	.dataa(gnd),
	.datab(!\b2v_inst2|comptY [3]),
	.datac(!\b2v_inst2|comptY [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|LessThan6~0 .extended_lut = "off";
defparam \b2v_inst2|LessThan6~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \b2v_inst2|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N45
cyclonev_lcell_comb \b2v_inst2|LessThan6~1 (
// Equation(s):
// \b2v_inst2|LessThan6~1_combout  = ( \b2v_inst2|IMGY_out~1_combout  & ( (!\b2v_inst2|LessThan6~0_combout ) # ((\b2v_inst2|comptY [9]) # (\b2v_inst2|comptY [4])) ) ) # ( !\b2v_inst2|IMGY_out~1_combout  )

	.dataa(gnd),
	.datab(!\b2v_inst2|LessThan6~0_combout ),
	.datac(!\b2v_inst2|comptY [4]),
	.datad(!\b2v_inst2|comptY [9]),
	.datae(gnd),
	.dataf(!\b2v_inst2|IMGY_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|LessThan6~1 .extended_lut = "off";
defparam \b2v_inst2|LessThan6~1 .lut_mask = 64'hFFFFFFFFCFFFCFFF;
defparam \b2v_inst2|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N46
dffeas \b2v_inst2|VSYNC (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|LessThan6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|VSYNC .is_wysiwyg = "true";
defparam \b2v_inst2|VSYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N44
dffeas \b2v_inst2|comptX[4]~DUPLICATE (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst2|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|comptX[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|comptX[4]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst2|comptX[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N21
cyclonev_lcell_comb \b2v_inst2|LessThan2~0 (
// Equation(s):
// \b2v_inst2|LessThan2~0_combout  = ( \b2v_inst2|comptX[4]~DUPLICATE_q  & ( (!\b2v_inst2|comptX [5] & ((!\b2v_inst2|comptX [2]) # (!\b2v_inst2|comptX [3]))) ) ) # ( !\b2v_inst2|comptX[4]~DUPLICATE_q  & ( !\b2v_inst2|comptX [5] ) )

	.dataa(gnd),
	.datab(!\b2v_inst2|comptX [2]),
	.datac(!\b2v_inst2|comptX [3]),
	.datad(!\b2v_inst2|comptX [5]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|LessThan2~0 .extended_lut = "off";
defparam \b2v_inst2|LessThan2~0 .lut_mask = 64'hFF00FF00FC00FC00;
defparam \b2v_inst2|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \b2v_inst2|LessThan2~1 (
// Equation(s):
// \b2v_inst2|LessThan2~1_combout  = ( \b2v_inst2|comptX [7] ) # ( !\b2v_inst2|comptX [7] & ( (((!\b2v_inst2|LessThan2~0_combout  & \b2v_inst2|comptX [6])) # (\b2v_inst2|comptX [8])) # (\b2v_inst2|comptX [9]) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|LessThan2~0_combout ),
	.datad(!\b2v_inst2|comptX [6]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|LessThan2~1 .extended_lut = "off";
defparam \b2v_inst2|LessThan2~1 .lut_mask = 64'h77F777F7FFFFFFFF;
defparam \b2v_inst2|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N13
dffeas \b2v_inst2|HSYNC (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|LessThan2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst2|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst2|HSYNC .is_wysiwyg = "true";
defparam \b2v_inst2|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \b2v_inst2|IMGY_out~2 (
// Equation(s):
// \b2v_inst2|IMGY_out~2_combout  = ( \b2v_inst2|comptY [5] & ( (\b2v_inst2|comptY [6] & (\b2v_inst2|comptY [8] & \b2v_inst2|comptY [7])) ) )

	.dataa(!\b2v_inst2|comptY [6]),
	.datab(gnd),
	.datac(!\b2v_inst2|comptY [8]),
	.datad(!\b2v_inst2|comptY [7]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptY [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|IMGY_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|IMGY_out~2 .extended_lut = "off";
defparam \b2v_inst2|IMGY_out~2 .lut_mask = 64'h0000000000050005;
defparam \b2v_inst2|IMGY_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \b2v_inst2|IMGY_out~0 (
// Equation(s):
// \b2v_inst2|IMGY_out~0_combout  = ( \b2v_inst2|comptY [2] & ( (\b2v_inst2|comptY [1] & (\b2v_inst2|comptY [3] & (\b2v_inst2|comptY [4] & \b2v_inst2|comptY [0]))) ) )

	.dataa(!\b2v_inst2|comptY [1]),
	.datab(!\b2v_inst2|comptY [3]),
	.datac(!\b2v_inst2|comptY [4]),
	.datad(!\b2v_inst2|comptY [0]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|IMGY_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|IMGY_out~0 .extended_lut = "off";
defparam \b2v_inst2|IMGY_out~0 .lut_mask = 64'h0000000000010001;
defparam \b2v_inst2|IMGY_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \b2v_inst2|IMGY_out~3 (
// Equation(s):
// \b2v_inst2|IMGY_out~3_combout  = ( \b2v_inst2|IMGY_out~0_combout  & ( (!\b2v_inst2|comptY [9] & !\b2v_inst2|IMGY_out~2_combout ) ) ) # ( !\b2v_inst2|IMGY_out~0_combout  & ( (!\b2v_inst2|IMGY_out~1_combout  & !\b2v_inst2|comptY [9]) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|comptY [9]),
	.datac(!\b2v_inst2|IMGY_out~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|IMGY_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|IMGY_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|IMGY_out~3 .extended_lut = "off";
defparam \b2v_inst2|IMGY_out~3 .lut_mask = 64'h88888888C0C0C0C0;
defparam \b2v_inst2|IMGY_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N12
cyclonev_lcell_comb \b2v_inst2|LessThan4~0 (
// Equation(s):
// \b2v_inst2|LessThan4~0_combout  = ( \b2v_inst2|comptX [3] & ( !\b2v_inst2|comptX[4]~DUPLICATE_q  & ( (!\b2v_inst2|comptX [6] & (!\b2v_inst2|comptX [5] & (!\b2v_inst2|comptX [1] & !\b2v_inst2|comptX [2]))) ) ) ) # ( !\b2v_inst2|comptX [3] & ( 
// !\b2v_inst2|comptX[4]~DUPLICATE_q  & ( (!\b2v_inst2|comptX [6] & !\b2v_inst2|comptX [5]) ) ) )

	.dataa(!\b2v_inst2|comptX [6]),
	.datab(!\b2v_inst2|comptX [5]),
	.datac(!\b2v_inst2|comptX [1]),
	.datad(!\b2v_inst2|comptX [2]),
	.datae(!\b2v_inst2|comptX [3]),
	.dataf(!\b2v_inst2|comptX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|LessThan4~0 .extended_lut = "off";
defparam \b2v_inst2|LessThan4~0 .lut_mask = 64'h8888800000000000;
defparam \b2v_inst2|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \b2v_inst2|IMG~0 (
// Equation(s):
// \b2v_inst2|IMG~0_combout  = ( \b2v_inst2|comptX [8] & ( (\b2v_inst2|IMGY_out~3_combout  & (!\b2v_inst2|comptX [9] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [7])))) ) ) # ( !\b2v_inst2|comptX [8] & ( (\b2v_inst2|IMGY_out~3_combout  & 
// \b2v_inst2|comptX [9]) ) )

	.dataa(!\b2v_inst2|IMGY_out~3_combout ),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst2|comptX [9]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|IMG~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|IMG~0 .extended_lut = "off";
defparam \b2v_inst2|IMG~0 .lut_mask = 64'h0505050550105010;
defparam \b2v_inst2|IMG~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \b2v_inst11|Add2~37 (
// Equation(s):
// \b2v_inst11|Add2~37_sumout  = SUM(( \b2v_inst11|counter_1 [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst11|Add2~38  = CARRY(( \b2v_inst11|counter_1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~37_sumout ),
	.cout(\b2v_inst11|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~37 .extended_lut = "off";
defparam \b2v_inst11|Add2~37 .lut_mask = 64'h0000000000003333;
defparam \b2v_inst11|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \b2v_inst11|Equal2~3 (
// Equation(s):
// \b2v_inst11|Equal2~3_combout  = ( !\b2v_inst11|counter_1 [9] & ( !\b2v_inst11|counter_1 [7] & ( (\b2v_inst11|counter_1 [6] & (!\b2v_inst11|counter_1 [5] & (!\b2v_inst11|counter_1 [8] & !\b2v_inst11|counter_1 [10]))) ) ) )

	.dataa(!\b2v_inst11|counter_1 [6]),
	.datab(!\b2v_inst11|counter_1 [5]),
	.datac(!\b2v_inst11|counter_1 [8]),
	.datad(!\b2v_inst11|counter_1 [10]),
	.datae(!\b2v_inst11|counter_1 [9]),
	.dataf(!\b2v_inst11|counter_1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal2~3 .extended_lut = "off";
defparam \b2v_inst11|Equal2~3 .lut_mask = 64'h4000000000000000;
defparam \b2v_inst11|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N27
cyclonev_lcell_comb \b2v_inst11|Add2~1 (
// Equation(s):
// \b2v_inst11|Add2~1_sumout  = SUM(( \b2v_inst11|counter_1 [19] ) + ( GND ) + ( \b2v_inst11|Add2~6  ))
// \b2v_inst11|Add2~2  = CARRY(( \b2v_inst11|counter_1 [19] ) + ( GND ) + ( \b2v_inst11|Add2~6  ))

	.dataa(!\b2v_inst11|counter_1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~1_sumout ),
	.cout(\b2v_inst11|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~1 .extended_lut = "off";
defparam \b2v_inst11|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N30
cyclonev_lcell_comb \b2v_inst11|Add2~17 (
// Equation(s):
// \b2v_inst11|Add2~17_sumout  = SUM(( \b2v_inst11|counter_1 [20] ) + ( GND ) + ( \b2v_inst11|Add2~2  ))
// \b2v_inst11|Add2~18  = CARRY(( \b2v_inst11|counter_1 [20] ) + ( GND ) + ( \b2v_inst11|Add2~2  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_1 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~17_sumout ),
	.cout(\b2v_inst11|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~17 .extended_lut = "off";
defparam \b2v_inst11|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N32
dffeas \b2v_inst11|counter_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[20] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N33
cyclonev_lcell_comb \b2v_inst11|Add2~9 (
// Equation(s):
// \b2v_inst11|Add2~9_sumout  = SUM(( \b2v_inst11|counter_1 [21] ) + ( GND ) + ( \b2v_inst11|Add2~18  ))
// \b2v_inst11|Add2~10  = CARRY(( \b2v_inst11|counter_1 [21] ) + ( GND ) + ( \b2v_inst11|Add2~18  ))

	.dataa(!\b2v_inst11|counter_1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~9_sumout ),
	.cout(\b2v_inst11|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~9 .extended_lut = "off";
defparam \b2v_inst11|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N35
dffeas \b2v_inst11|counter_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[21] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \b2v_inst11|Add2~21 (
// Equation(s):
// \b2v_inst11|Add2~21_sumout  = SUM(( \b2v_inst11|counter_1 [22] ) + ( GND ) + ( \b2v_inst11|Add2~10  ))
// \b2v_inst11|Add2~22  = CARRY(( \b2v_inst11|counter_1 [22] ) + ( GND ) + ( \b2v_inst11|Add2~10  ))

	.dataa(!\b2v_inst11|counter_1 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~21_sumout ),
	.cout(\b2v_inst11|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~21 .extended_lut = "off";
defparam \b2v_inst11|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N38
dffeas \b2v_inst11|counter_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[22] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N39
cyclonev_lcell_comb \b2v_inst11|Add2~25 (
// Equation(s):
// \b2v_inst11|Add2~25_sumout  = SUM(( GND ) + ( \b2v_inst11|counter_1 [23] ) + ( \b2v_inst11|Add2~22  ))
// \b2v_inst11|Add2~26  = CARRY(( GND ) + ( \b2v_inst11|counter_1 [23] ) + ( \b2v_inst11|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst11|counter_1 [23]),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~25_sumout ),
	.cout(\b2v_inst11|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~25 .extended_lut = "off";
defparam \b2v_inst11|Add2~25 .lut_mask = 64'h0000FF0000000000;
defparam \b2v_inst11|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N41
dffeas \b2v_inst11|counter_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[23] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N42
cyclonev_lcell_comb \b2v_inst11|Add2~53 (
// Equation(s):
// \b2v_inst11|Add2~53_sumout  = SUM(( \b2v_inst11|counter_1 [24] ) + ( GND ) + ( \b2v_inst11|Add2~26  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_1 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~53 .extended_lut = "off";
defparam \b2v_inst11|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N44
dffeas \b2v_inst11|counter_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[24] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N54
cyclonev_lcell_comb \b2v_inst11|Equal2~2 (
// Equation(s):
// \b2v_inst11|Equal2~2_combout  = ( \b2v_inst11|counter_1 [11] & ( \b2v_inst11|counter_1 [24] & ( (\b2v_inst11|counter_1 [13] & (\b2v_inst11|counter_1 [12] & (!\b2v_inst11|counter_1 [15] & \b2v_inst11|counter_1 [14]))) ) ) )

	.dataa(!\b2v_inst11|counter_1 [13]),
	.datab(!\b2v_inst11|counter_1 [12]),
	.datac(!\b2v_inst11|counter_1 [15]),
	.datad(!\b2v_inst11|counter_1 [14]),
	.datae(!\b2v_inst11|counter_1 [11]),
	.dataf(!\b2v_inst11|counter_1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal2~2 .extended_lut = "off";
defparam \b2v_inst11|Equal2~2 .lut_mask = 64'h0000000000000010;
defparam \b2v_inst11|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \b2v_inst11|Equal2~0 (
// Equation(s):
// \b2v_inst11|Equal2~0_combout  = ( \b2v_inst11|counter_1 [16] & ( \b2v_inst11|counter_1 [18] & ( (\b2v_inst11|counter_1 [21] & (\b2v_inst11|counter_1 [20] & (\b2v_inst11|counter_1 [22] & !\b2v_inst11|counter_1 [23]))) ) ) )

	.dataa(!\b2v_inst11|counter_1 [21]),
	.datab(!\b2v_inst11|counter_1 [20]),
	.datac(!\b2v_inst11|counter_1 [22]),
	.datad(!\b2v_inst11|counter_1 [23]),
	.datae(!\b2v_inst11|counter_1 [16]),
	.dataf(!\b2v_inst11|counter_1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal2~0 .extended_lut = "off";
defparam \b2v_inst11|Equal2~0 .lut_mask = 64'h0000000000000100;
defparam \b2v_inst11|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \b2v_inst11|Equal2~1 (
// Equation(s):
// \b2v_inst11|Equal2~1_combout  = ( !\b2v_inst11|counter_1 [2] & ( !\b2v_inst11|counter_1 [4] & ( (!\b2v_inst11|counter_1 [3] & (!\b2v_inst11|counter_1 [0] & (!\b2v_inst11|counter_1 [1] & !\b2v_inst11|counter_1 [17]))) ) ) )

	.dataa(!\b2v_inst11|counter_1 [3]),
	.datab(!\b2v_inst11|counter_1 [0]),
	.datac(!\b2v_inst11|counter_1 [1]),
	.datad(!\b2v_inst11|counter_1 [17]),
	.datae(!\b2v_inst11|counter_1 [2]),
	.dataf(!\b2v_inst11|counter_1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal2~1 .extended_lut = "off";
defparam \b2v_inst11|Equal2~1 .lut_mask = 64'h8000000000000000;
defparam \b2v_inst11|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \b2v_inst11|counter_1[24]~0 (
// Equation(s):
// \b2v_inst11|counter_1[24]~0_combout  = ( \b2v_inst11|Equal2~0_combout  & ( \b2v_inst11|Equal2~1_combout  & ( ((\b2v_inst11|Equal2~3_combout  & (\b2v_inst11|counter_1 [19] & \b2v_inst11|Equal2~2_combout ))) # (\SW[9]~input_o ) ) ) ) # ( 
// !\b2v_inst11|Equal2~0_combout  & ( \b2v_inst11|Equal2~1_combout  & ( \SW[9]~input_o  ) ) ) # ( \b2v_inst11|Equal2~0_combout  & ( !\b2v_inst11|Equal2~1_combout  & ( \SW[9]~input_o  ) ) ) # ( !\b2v_inst11|Equal2~0_combout  & ( !\b2v_inst11|Equal2~1_combout  
// & ( \SW[9]~input_o  ) ) )

	.dataa(!\b2v_inst11|Equal2~3_combout ),
	.datab(!\b2v_inst11|counter_1 [19]),
	.datac(!\b2v_inst11|Equal2~2_combout ),
	.datad(!\SW[9]~input_o ),
	.datae(!\b2v_inst11|Equal2~0_combout ),
	.dataf(!\b2v_inst11|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|counter_1[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|counter_1[24]~0 .extended_lut = "off";
defparam \b2v_inst11|counter_1[24]~0 .lut_mask = 64'h00FF00FF00FF01FF;
defparam \b2v_inst11|counter_1[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N32
dffeas \b2v_inst11|counter_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[0] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N33
cyclonev_lcell_comb \b2v_inst11|Add2~41 (
// Equation(s):
// \b2v_inst11|Add2~41_sumout  = SUM(( \b2v_inst11|counter_1 [1] ) + ( GND ) + ( \b2v_inst11|Add2~38  ))
// \b2v_inst11|Add2~42  = CARRY(( \b2v_inst11|counter_1 [1] ) + ( GND ) + ( \b2v_inst11|Add2~38  ))

	.dataa(!\b2v_inst11|counter_1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~41_sumout ),
	.cout(\b2v_inst11|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~41 .extended_lut = "off";
defparam \b2v_inst11|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N35
dffeas \b2v_inst11|counter_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[1] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \b2v_inst11|Add2~45 (
// Equation(s):
// \b2v_inst11|Add2~45_sumout  = SUM(( \b2v_inst11|counter_1 [2] ) + ( GND ) + ( \b2v_inst11|Add2~42  ))
// \b2v_inst11|Add2~46  = CARRY(( \b2v_inst11|counter_1 [2] ) + ( GND ) + ( \b2v_inst11|Add2~42  ))

	.dataa(!\b2v_inst11|counter_1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~45_sumout ),
	.cout(\b2v_inst11|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~45 .extended_lut = "off";
defparam \b2v_inst11|Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N38
dffeas \b2v_inst11|counter_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[2] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \b2v_inst11|Add2~33 (
// Equation(s):
// \b2v_inst11|Add2~33_sumout  = SUM(( GND ) + ( \b2v_inst11|counter_1 [3] ) + ( \b2v_inst11|Add2~46  ))
// \b2v_inst11|Add2~34  = CARRY(( GND ) + ( \b2v_inst11|counter_1 [3] ) + ( \b2v_inst11|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst11|counter_1 [3]),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~33_sumout ),
	.cout(\b2v_inst11|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~33 .extended_lut = "off";
defparam \b2v_inst11|Add2~33 .lut_mask = 64'h0000FF0000000000;
defparam \b2v_inst11|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N41
dffeas \b2v_inst11|counter_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[3] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \b2v_inst11|Add2~29 (
// Equation(s):
// \b2v_inst11|Add2~29_sumout  = SUM(( GND ) + ( \b2v_inst11|counter_1 [4] ) + ( \b2v_inst11|Add2~34  ))
// \b2v_inst11|Add2~30  = CARRY(( GND ) + ( \b2v_inst11|counter_1 [4] ) + ( \b2v_inst11|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst11|counter_1 [4]),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~29_sumout ),
	.cout(\b2v_inst11|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~29 .extended_lut = "off";
defparam \b2v_inst11|Add2~29 .lut_mask = 64'h0000FF0000000000;
defparam \b2v_inst11|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N44
dffeas \b2v_inst11|counter_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[4] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N45
cyclonev_lcell_comb \b2v_inst11|Add2~97 (
// Equation(s):
// \b2v_inst11|Add2~97_sumout  = SUM(( \b2v_inst11|counter_1 [5] ) + ( GND ) + ( \b2v_inst11|Add2~30  ))
// \b2v_inst11|Add2~98  = CARRY(( \b2v_inst11|counter_1 [5] ) + ( GND ) + ( \b2v_inst11|Add2~30  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_1 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~97_sumout ),
	.cout(\b2v_inst11|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~97 .extended_lut = "off";
defparam \b2v_inst11|Add2~97 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N47
dffeas \b2v_inst11|counter_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[5] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \b2v_inst11|Add2~93 (
// Equation(s):
// \b2v_inst11|Add2~93_sumout  = SUM(( \b2v_inst11|counter_1 [6] ) + ( GND ) + ( \b2v_inst11|Add2~98  ))
// \b2v_inst11|Add2~94  = CARRY(( \b2v_inst11|counter_1 [6] ) + ( GND ) + ( \b2v_inst11|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst11|counter_1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~93_sumout ),
	.cout(\b2v_inst11|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~93 .extended_lut = "off";
defparam \b2v_inst11|Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst11|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N50
dffeas \b2v_inst11|counter_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[6] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N51
cyclonev_lcell_comb \b2v_inst11|Add2~89 (
// Equation(s):
// \b2v_inst11|Add2~89_sumout  = SUM(( \b2v_inst11|counter_1 [7] ) + ( GND ) + ( \b2v_inst11|Add2~94  ))
// \b2v_inst11|Add2~90  = CARRY(( \b2v_inst11|counter_1 [7] ) + ( GND ) + ( \b2v_inst11|Add2~94  ))

	.dataa(!\b2v_inst11|counter_1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~89_sumout ),
	.cout(\b2v_inst11|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~89 .extended_lut = "off";
defparam \b2v_inst11|Add2~89 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N53
dffeas \b2v_inst11|counter_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[7] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \b2v_inst11|Add2~85 (
// Equation(s):
// \b2v_inst11|Add2~85_sumout  = SUM(( \b2v_inst11|counter_1 [8] ) + ( GND ) + ( \b2v_inst11|Add2~90  ))
// \b2v_inst11|Add2~86  = CARRY(( \b2v_inst11|counter_1 [8] ) + ( GND ) + ( \b2v_inst11|Add2~90  ))

	.dataa(!\b2v_inst11|counter_1 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~85_sumout ),
	.cout(\b2v_inst11|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~85 .extended_lut = "off";
defparam \b2v_inst11|Add2~85 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N56
dffeas \b2v_inst11|counter_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[8] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N57
cyclonev_lcell_comb \b2v_inst11|Add2~81 (
// Equation(s):
// \b2v_inst11|Add2~81_sumout  = SUM(( \b2v_inst11|counter_1 [9] ) + ( GND ) + ( \b2v_inst11|Add2~86  ))
// \b2v_inst11|Add2~82  = CARRY(( \b2v_inst11|counter_1 [9] ) + ( GND ) + ( \b2v_inst11|Add2~86  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_1 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~81_sumout ),
	.cout(\b2v_inst11|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~81 .extended_lut = "off";
defparam \b2v_inst11|Add2~81 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N59
dffeas \b2v_inst11|counter_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[9] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N0
cyclonev_lcell_comb \b2v_inst11|Add2~77 (
// Equation(s):
// \b2v_inst11|Add2~77_sumout  = SUM(( \b2v_inst11|counter_1 [10] ) + ( GND ) + ( \b2v_inst11|Add2~82  ))
// \b2v_inst11|Add2~78  = CARRY(( \b2v_inst11|counter_1 [10] ) + ( GND ) + ( \b2v_inst11|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst11|counter_1 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~77_sumout ),
	.cout(\b2v_inst11|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~77 .extended_lut = "off";
defparam \b2v_inst11|Add2~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst11|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N2
dffeas \b2v_inst11|counter_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[10] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N3
cyclonev_lcell_comb \b2v_inst11|Add2~73 (
// Equation(s):
// \b2v_inst11|Add2~73_sumout  = SUM(( \b2v_inst11|counter_1 [11] ) + ( GND ) + ( \b2v_inst11|Add2~78  ))
// \b2v_inst11|Add2~74  = CARRY(( \b2v_inst11|counter_1 [11] ) + ( GND ) + ( \b2v_inst11|Add2~78  ))

	.dataa(!\b2v_inst11|counter_1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~73_sumout ),
	.cout(\b2v_inst11|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~73 .extended_lut = "off";
defparam \b2v_inst11|Add2~73 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N5
dffeas \b2v_inst11|counter_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[11] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N6
cyclonev_lcell_comb \b2v_inst11|Add2~69 (
// Equation(s):
// \b2v_inst11|Add2~69_sumout  = SUM(( \b2v_inst11|counter_1 [12] ) + ( GND ) + ( \b2v_inst11|Add2~74  ))
// \b2v_inst11|Add2~70  = CARRY(( \b2v_inst11|counter_1 [12] ) + ( GND ) + ( \b2v_inst11|Add2~74  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_1 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~69_sumout ),
	.cout(\b2v_inst11|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~69 .extended_lut = "off";
defparam \b2v_inst11|Add2~69 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N8
dffeas \b2v_inst11|counter_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[12] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N9
cyclonev_lcell_comb \b2v_inst11|Add2~61 (
// Equation(s):
// \b2v_inst11|Add2~61_sumout  = SUM(( \b2v_inst11|counter_1 [13] ) + ( GND ) + ( \b2v_inst11|Add2~70  ))
// \b2v_inst11|Add2~62  = CARRY(( \b2v_inst11|counter_1 [13] ) + ( GND ) + ( \b2v_inst11|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst11|counter_1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~61_sumout ),
	.cout(\b2v_inst11|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~61 .extended_lut = "off";
defparam \b2v_inst11|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst11|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N11
dffeas \b2v_inst11|counter_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[13] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N12
cyclonev_lcell_comb \b2v_inst11|Add2~65 (
// Equation(s):
// \b2v_inst11|Add2~65_sumout  = SUM(( \b2v_inst11|counter_1 [14] ) + ( GND ) + ( \b2v_inst11|Add2~62  ))
// \b2v_inst11|Add2~66  = CARRY(( \b2v_inst11|counter_1 [14] ) + ( GND ) + ( \b2v_inst11|Add2~62  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_1 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~65_sumout ),
	.cout(\b2v_inst11|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~65 .extended_lut = "off";
defparam \b2v_inst11|Add2~65 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N14
dffeas \b2v_inst11|counter_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[14] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N15
cyclonev_lcell_comb \b2v_inst11|Add2~57 (
// Equation(s):
// \b2v_inst11|Add2~57_sumout  = SUM(( \b2v_inst11|counter_1 [15] ) + ( GND ) + ( \b2v_inst11|Add2~66  ))
// \b2v_inst11|Add2~58  = CARRY(( \b2v_inst11|counter_1 [15] ) + ( GND ) + ( \b2v_inst11|Add2~66  ))

	.dataa(!\b2v_inst11|counter_1 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~57_sumout ),
	.cout(\b2v_inst11|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~57 .extended_lut = "off";
defparam \b2v_inst11|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N17
dffeas \b2v_inst11|counter_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[15] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \b2v_inst11|Add2~13 (
// Equation(s):
// \b2v_inst11|Add2~13_sumout  = SUM(( \b2v_inst11|counter_1 [16] ) + ( GND ) + ( \b2v_inst11|Add2~58  ))
// \b2v_inst11|Add2~14  = CARRY(( \b2v_inst11|counter_1 [16] ) + ( GND ) + ( \b2v_inst11|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst11|counter_1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~13_sumout ),
	.cout(\b2v_inst11|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~13 .extended_lut = "off";
defparam \b2v_inst11|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst11|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N20
dffeas \b2v_inst11|counter_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[16] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N21
cyclonev_lcell_comb \b2v_inst11|Add2~49 (
// Equation(s):
// \b2v_inst11|Add2~49_sumout  = SUM(( \b2v_inst11|counter_1 [17] ) + ( GND ) + ( \b2v_inst11|Add2~14  ))
// \b2v_inst11|Add2~50  = CARRY(( \b2v_inst11|counter_1 [17] ) + ( GND ) + ( \b2v_inst11|Add2~14  ))

	.dataa(!\b2v_inst11|counter_1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~49_sumout ),
	.cout(\b2v_inst11|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~49 .extended_lut = "off";
defparam \b2v_inst11|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N23
dffeas \b2v_inst11|counter_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[17] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \b2v_inst11|Add2~5 (
// Equation(s):
// \b2v_inst11|Add2~5_sumout  = SUM(( \b2v_inst11|counter_1 [18] ) + ( GND ) + ( \b2v_inst11|Add2~50  ))
// \b2v_inst11|Add2~6  = CARRY(( \b2v_inst11|counter_1 [18] ) + ( GND ) + ( \b2v_inst11|Add2~50  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_1 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add2~5_sumout ),
	.cout(\b2v_inst11|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add2~5 .extended_lut = "off";
defparam \b2v_inst11|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N26
dffeas \b2v_inst11|counter_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[18] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N29
dffeas \b2v_inst11|counter_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_1[24]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_1[19] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \b2v_inst11|Equal2~4 (
// Equation(s):
// \b2v_inst11|Equal2~4_combout  = ( \b2v_inst11|Equal2~1_combout  & ( (\b2v_inst11|Equal2~3_combout  & (\b2v_inst11|Equal2~2_combout  & \b2v_inst11|Equal2~0_combout )) ) )

	.dataa(!\b2v_inst11|Equal2~3_combout ),
	.datab(gnd),
	.datac(!\b2v_inst11|Equal2~2_combout ),
	.datad(!\b2v_inst11|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst11|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal2~4 .extended_lut = "off";
defparam \b2v_inst11|Equal2~4 .lut_mask = 64'h0000000000050005;
defparam \b2v_inst11|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \b2v_inst11|CLK_1_s~0 (
// Equation(s):
// \b2v_inst11|CLK_1_s~0_combout  = ( \b2v_inst11|Equal2~4_combout  & ( !\b2v_inst11|CLK_1_s~q  $ (((!\b2v_inst11|counter_1 [19]) # (\SW[9]~input_o ))) ) ) # ( !\b2v_inst11|Equal2~4_combout  & ( \b2v_inst11|CLK_1_s~q  ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(!\b2v_inst11|counter_1 [19]),
	.datad(!\b2v_inst11|CLK_1_s~q ),
	.datae(gnd),
	.dataf(!\b2v_inst11|Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|CLK_1_s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|CLK_1_s~0 .extended_lut = "off";
defparam \b2v_inst11|CLK_1_s~0 .lut_mask = 64'h00FF00FF0CF30CF3;
defparam \b2v_inst11|CLK_1_s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N28
dffeas \b2v_inst11|CLK_1_s (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|CLK_1_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|CLK_1_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|CLK_1_s .is_wysiwyg = "true";
defparam \b2v_inst11|CLK_1_s .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \b2v_inst2|Y[4]~1 (
// Equation(s):
// \b2v_inst2|Y[4]~1_combout  = ( !\b2v_inst2|comptY [9] & ( \b2v_inst2|comptY [4] & ( (!\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~1_combout ))) # (\b2v_inst2|IMGY_out~0_combout  & (!\b2v_inst2|IMGY_out~2_combout )) ) ) ) # ( !\b2v_inst2|comptY 
// [9] & ( !\b2v_inst2|comptY [4] & ( (!\b2v_inst2|IMGY_out~0_combout  & (((!\b2v_inst2|IMGY_out~1_combout )))) # (\b2v_inst2|IMGY_out~0_combout  & (!\b2v_inst2|IMGY_out~2_combout  & ((!\b2v_inst2|IMGY_out~1_combout ) # (!\b2v_inst2|LessThan6~0_combout )))) 
// ) ) )

	.dataa(!\b2v_inst2|IMGY_out~0_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|IMGY_out~1_combout ),
	.datad(!\b2v_inst2|LessThan6~0_combout ),
	.datae(!\b2v_inst2|comptY [9]),
	.dataf(!\b2v_inst2|comptY [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[4]~1 .extended_lut = "off";
defparam \b2v_inst2|Y[4]~1 .lut_mask = 64'hE4E00000E4E40000;
defparam \b2v_inst2|Y[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \b2v_inst2|Add6~25 (
// Equation(s):
// \b2v_inst2|Add6~25_sumout  = SUM(( \b2v_inst2|comptY [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst2|Add6~26  = CARRY(( \b2v_inst2|comptY [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|comptY [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~25_sumout ),
	.cout(\b2v_inst2|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~25 .extended_lut = "off";
defparam \b2v_inst2|Add6~25 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst2|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \b2v_inst2|Add6~33 (
// Equation(s):
// \b2v_inst2|Add6~33_sumout  = SUM(( \b2v_inst2|comptY [1] ) + ( GND ) + ( \b2v_inst2|Add6~26  ))
// \b2v_inst2|Add6~34  = CARRY(( \b2v_inst2|comptY [1] ) + ( GND ) + ( \b2v_inst2|Add6~26  ))

	.dataa(!\b2v_inst2|comptY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~33_sumout ),
	.cout(\b2v_inst2|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~33 .extended_lut = "off";
defparam \b2v_inst2|Add6~33 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst2|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \b2v_inst2|Add6~1 (
// Equation(s):
// \b2v_inst2|Add6~1_sumout  = SUM(( \b2v_inst2|comptY [2] ) + ( GND ) + ( \b2v_inst2|Add6~34  ))
// \b2v_inst2|Add6~2  = CARRY(( \b2v_inst2|comptY [2] ) + ( GND ) + ( \b2v_inst2|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|comptY [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~1_sumout ),
	.cout(\b2v_inst2|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~1 .extended_lut = "off";
defparam \b2v_inst2|Add6~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst2|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \b2v_inst2|Add6~29 (
// Equation(s):
// \b2v_inst2|Add6~29_sumout  = SUM(( \b2v_inst2|comptY [3] ) + ( GND ) + ( \b2v_inst2|Add6~2  ))
// \b2v_inst2|Add6~30  = CARRY(( \b2v_inst2|comptY [3] ) + ( GND ) + ( \b2v_inst2|Add6~2  ))

	.dataa(!\b2v_inst2|comptY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~29_sumout ),
	.cout(\b2v_inst2|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~29 .extended_lut = "off";
defparam \b2v_inst2|Add6~29 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst2|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \b2v_inst2|Add6~13 (
// Equation(s):
// \b2v_inst2|Add6~13_sumout  = SUM(( \b2v_inst2|comptY [4] ) + ( GND ) + ( \b2v_inst2|Add6~30  ))
// \b2v_inst2|Add6~14  = CARRY(( \b2v_inst2|comptY [4] ) + ( GND ) + ( \b2v_inst2|Add6~30  ))

	.dataa(gnd),
	.datab(!\b2v_inst2|comptY [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~13_sumout ),
	.cout(\b2v_inst2|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~13 .extended_lut = "off";
defparam \b2v_inst2|Add6~13 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst2|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \b2v_inst2|Add6~5 (
// Equation(s):
// \b2v_inst2|Add6~5_sumout  = SUM(( \b2v_inst2|comptY [5] ) + ( VCC ) + ( \b2v_inst2|Add6~14  ))
// \b2v_inst2|Add6~6  = CARRY(( \b2v_inst2|comptY [5] ) + ( VCC ) + ( \b2v_inst2|Add6~14  ))

	.dataa(!\b2v_inst2|comptY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~5_sumout ),
	.cout(\b2v_inst2|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~5 .extended_lut = "off";
defparam \b2v_inst2|Add6~5 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst2|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \b2v_inst2|Add6~9 (
// Equation(s):
// \b2v_inst2|Add6~9_sumout  = SUM(( \b2v_inst2|comptY [6] ) + ( VCC ) + ( \b2v_inst2|Add6~6  ))
// \b2v_inst2|Add6~10  = CARRY(( \b2v_inst2|comptY [6] ) + ( VCC ) + ( \b2v_inst2|Add6~6  ))

	.dataa(gnd),
	.datab(!\b2v_inst2|comptY [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~9_sumout ),
	.cout(\b2v_inst2|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~9 .extended_lut = "off";
defparam \b2v_inst2|Add6~9 .lut_mask = 64'h0000000000003333;
defparam \b2v_inst2|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N51
cyclonev_lcell_comb \b2v_inst2|Add6~21 (
// Equation(s):
// \b2v_inst2|Add6~21_sumout  = SUM(( \b2v_inst2|comptY [7] ) + ( VCC ) + ( \b2v_inst2|Add6~10  ))
// \b2v_inst2|Add6~22  = CARRY(( \b2v_inst2|comptY [7] ) + ( VCC ) + ( \b2v_inst2|Add6~10  ))

	.dataa(!\b2v_inst2|comptY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~21_sumout ),
	.cout(\b2v_inst2|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~21 .extended_lut = "off";
defparam \b2v_inst2|Add6~21 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst2|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \b2v_inst2|Add6~17 (
// Equation(s):
// \b2v_inst2|Add6~17_sumout  = SUM(( \b2v_inst2|comptY[8]~DUPLICATE_q  ) + ( VCC ) + ( \b2v_inst2|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|comptY[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst2|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst2|Add6~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Add6~17 .extended_lut = "off";
defparam \b2v_inst2|Add6~17 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst2|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N57
cyclonev_lcell_comb \b2v_inst2|Y[0]~2 (
// Equation(s):
// \b2v_inst2|Y[0]~2_combout  = ( \b2v_inst2|Add6~25_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & (!\b2v_inst2|IMGY_out~1_combout )) # (\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~2_combout ))))) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|IMGY_out~0_combout ),
	.datad(!\b2v_inst2|comptY [9]),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[0]~2 .extended_lut = "off";
defparam \b2v_inst2|Y[0]~2 .lut_mask = 64'h00000000AC00AC00;
defparam \b2v_inst2|Y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \b2v_inst3|Equal1~1 (
// Equation(s):
// \b2v_inst3|Equal1~1_combout  = ( !\b2v_inst2|Y[0]~2_combout  & ( (!\b2v_inst2|Y[4]~1_combout ) # ((!\b2v_inst2|Add6~17_sumout  & !\b2v_inst2|Add6~21_sumout )) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|Y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Equal1~1 .extended_lut = "off";
defparam \b2v_inst3|Equal1~1 .lut_mask = 64'hEAEAEAEA00000000;
defparam \b2v_inst3|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \b2v_inst2|Y[2]~0 (
// Equation(s):
// \b2v_inst2|Y[2]~0_combout  = ( \b2v_inst2|IMGY_out~0_combout  & ( (!\b2v_inst2|IMGY_out~2_combout  & (\b2v_inst2|Add6~1_sumout  & !\b2v_inst2|comptY [9])) ) ) # ( !\b2v_inst2|IMGY_out~0_combout  & ( (!\b2v_inst2|IMGY_out~1_combout  & 
// (\b2v_inst2|Add6~1_sumout  & !\b2v_inst2|comptY [9])) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|Add6~1_sumout ),
	.datad(!\b2v_inst2|comptY [9]),
	.datae(gnd),
	.dataf(!\b2v_inst2|IMGY_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[2]~0 .extended_lut = "off";
defparam \b2v_inst2|Y[2]~0 .lut_mask = 64'h0A000A000C000C00;
defparam \b2v_inst2|Y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \b2v_inst3|Equal1~2 (
// Equation(s):
// \b2v_inst3|Equal1~2_combout  = ( \b2v_inst2|IMGY_out~0_combout  & ( \b2v_inst2|Add6~29_sumout  & ( (!\b2v_inst2|IMGY_out~2_combout  & !\b2v_inst2|comptY [9]) ) ) ) # ( !\b2v_inst2|IMGY_out~0_combout  & ( \b2v_inst2|Add6~29_sumout  & ( 
// (!\b2v_inst2|IMGY_out~1_combout  & !\b2v_inst2|comptY [9]) ) ) ) # ( \b2v_inst2|IMGY_out~0_combout  & ( !\b2v_inst2|Add6~29_sumout  & ( (!\b2v_inst2|IMGY_out~2_combout  & (!\b2v_inst2|comptY [9] & \b2v_inst2|Add6~33_sumout )) ) ) ) # ( 
// !\b2v_inst2|IMGY_out~0_combout  & ( !\b2v_inst2|Add6~29_sumout  & ( (!\b2v_inst2|IMGY_out~1_combout  & (!\b2v_inst2|comptY [9] & \b2v_inst2|Add6~33_sumout )) ) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|comptY [9]),
	.datad(!\b2v_inst2|Add6~33_sumout ),
	.datae(!\b2v_inst2|IMGY_out~0_combout ),
	.dataf(!\b2v_inst2|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Equal1~2 .extended_lut = "off";
defparam \b2v_inst3|Equal1~2 .lut_mask = 64'h00A000C0A0A0C0C0;
defparam \b2v_inst3|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \b2v_inst3|Equal1~0 (
// Equation(s):
// \b2v_inst3|Equal1~0_combout  = ( \b2v_inst2|Add6~9_sumout  & ( (!\b2v_inst2|Y[4]~1_combout  & ((!\b2v_inst2|IMGY_out~3_combout ) # (!\b2v_inst2|Add6~13_sumout ))) ) ) # ( !\b2v_inst2|Add6~9_sumout  & ( (!\b2v_inst2|Y[4]~1_combout  & 
// ((!\b2v_inst2|IMGY_out~3_combout ) # ((!\b2v_inst2|Add6~13_sumout )))) # (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~5_sumout  & ((!\b2v_inst2|IMGY_out~3_combout ) # (!\b2v_inst2|Add6~13_sumout )))) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~3_combout ),
	.datac(!\b2v_inst2|Add6~13_sumout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Equal1~0 .extended_lut = "off";
defparam \b2v_inst3|Equal1~0 .lut_mask = 64'hFCA8FCA8A8A8A8A8;
defparam \b2v_inst3|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N36
cyclonev_lcell_comb \b2v_inst3|newImage_out~0 (
// Equation(s):
// \b2v_inst3|newImage_out~0_combout  = ( \b2v_inst2|comptX [6] & ( \b2v_inst2|comptX [8] & ( \b2v_inst2|comptX [9] ) ) ) # ( !\b2v_inst2|comptX [6] & ( \b2v_inst2|comptX [8] & ( ((!\b2v_inst2|comptX [5] & !\b2v_inst2|comptX [7])) # (\b2v_inst2|comptX [9]) ) 
// ) ) # ( \b2v_inst2|comptX [6] & ( !\b2v_inst2|comptX [8] & ( (!\b2v_inst2|comptX [9] & ((!\b2v_inst2|comptX [7]) # (\b2v_inst2|LessThan4~0_combout ))) ) ) ) # ( !\b2v_inst2|comptX [6] & ( !\b2v_inst2|comptX [8] & ( (!\b2v_inst2|comptX [9] & 
// ((!\b2v_inst2|comptX [7]) # (\b2v_inst2|LessThan4~0_combout ))) ) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst2|comptX [9]),
	.datac(!\b2v_inst2|comptX [7]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(!\b2v_inst2|comptX [6]),
	.dataf(!\b2v_inst2|comptX [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|newImage_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|newImage_out~0 .extended_lut = "off";
defparam \b2v_inst3|newImage_out~0 .lut_mask = 64'hC0CCC0CCB3B33333;
defparam \b2v_inst3|newImage_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \b2v_inst2|X[1]~1 (
// Equation(s):
// \b2v_inst2|X[1]~1_combout  = ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  & ((!\b2v_inst2|comptX [9] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (!\b2v_inst2|comptX [8])))) ) ) # ( 
// !\b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  & (!\b2v_inst2|comptX [9] $ (!\b2v_inst2|comptX [8]))) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[1]~1 .extended_lut = "off";
defparam \b2v_inst2|X[1]~1 .lut_mask = 64'h060606060E060E06;
defparam \b2v_inst2|X[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N21
cyclonev_lcell_comb \b2v_inst3|nri[6]~0 (
// Equation(s):
// \b2v_inst3|nri[6]~0_combout  = ( \b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [2] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (((!\b2v_inst2|comptX 
// [8])))) ) ) ) # ( !\b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [2] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (((!\b2v_inst2|comptX [8])))) ) ) ) # ( 
// \b2v_inst2|comptX [4] & ( !\b2v_inst2|comptX [2] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (((!\b2v_inst2|comptX [8])))) ) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(!\b2v_inst2|comptX [4]),
	.dataf(!\b2v_inst2|comptX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~0 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~0 .lut_mask = 64'h00007A5A7A5A7A5A;
defparam \b2v_inst3|nri[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N15
cyclonev_lcell_comb \b2v_inst2|X[0]~0 (
// Equation(s):
// \b2v_inst2|X[0]~0_combout  = ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX [0] & ((!\b2v_inst2|comptX [9] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (!\b2v_inst2|comptX [8])))) ) ) # ( !\b2v_inst2|comptX 
// [7] & ( (\b2v_inst2|comptX [0] & (!\b2v_inst2|comptX [9] $ (!\b2v_inst2|comptX [8]))) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|comptX [0]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[0]~0 .extended_lut = "off";
defparam \b2v_inst2|X[0]~0 .lut_mask = 64'h060606060E060E06;
defparam \b2v_inst2|X[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N51
cyclonev_lcell_comb \b2v_inst2|X[3]~2 (
// Equation(s):
// \b2v_inst2|X[3]~2_combout  = ( \b2v_inst2|comptX [3] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (!\b2v_inst2|comptX [8])) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|comptX [7]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[3]~2 .extended_lut = "off";
defparam \b2v_inst2|X[3]~2 .lut_mask = 64'h000000006E666E66;
defparam \b2v_inst2|X[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \b2v_inst3|newImage_out~1 (
// Equation(s):
// \b2v_inst3|newImage_out~1_combout  = ( !\b2v_inst2|X[0]~0_combout  & ( !\b2v_inst2|X[3]~2_combout  & ( (\b2v_inst3|newImage_out~0_combout  & (!\b2v_inst2|X[1]~1_combout  & !\b2v_inst3|nri[6]~0_combout )) ) ) )

	.dataa(!\b2v_inst3|newImage_out~0_combout ),
	.datab(!\b2v_inst2|X[1]~1_combout ),
	.datac(!\b2v_inst3|nri[6]~0_combout ),
	.datad(gnd),
	.datae(!\b2v_inst2|X[0]~0_combout ),
	.dataf(!\b2v_inst2|X[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|newImage_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|newImage_out~1 .extended_lut = "off";
defparam \b2v_inst3|newImage_out~1 .lut_mask = 64'h4040000000000000;
defparam \b2v_inst3|newImage_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \b2v_inst3|newImage_out (
// Equation(s):
// \b2v_inst3|newImage_out~combout  = ( \b2v_inst3|Equal1~0_combout  & ( \b2v_inst3|newImage_out~1_combout  & ( (\b2v_inst3|Equal1~1_combout  & (!\b2v_inst2|Y[2]~0_combout  & !\b2v_inst3|Equal1~2_combout )) ) ) )

	.dataa(!\b2v_inst3|Equal1~1_combout ),
	.datab(!\b2v_inst2|Y[2]~0_combout ),
	.datac(!\b2v_inst3|Equal1~2_combout ),
	.datad(gnd),
	.datae(!\b2v_inst3|Equal1~0_combout ),
	.dataf(!\b2v_inst3|newImage_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|newImage_out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|newImage_out .extended_lut = "off";
defparam \b2v_inst3|newImage_out .lut_mask = 64'h0000000000004040;
defparam \b2v_inst3|newImage_out .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N0
cyclonev_lcell_comb \b2v_inst11|Add1~49 (
// Equation(s):
// \b2v_inst11|Add1~49_sumout  = SUM(( \b2v_inst11|counter_100 [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst11|Add1~50  = CARRY(( \b2v_inst11|counter_100 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\b2v_inst11|counter_100 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~49_sumout ),
	.cout(\b2v_inst11|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~49 .extended_lut = "off";
defparam \b2v_inst11|Add1~49 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst11|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \b2v_inst11|Add1~57 (
// Equation(s):
// \b2v_inst11|Add1~57_sumout  = SUM(( \b2v_inst11|counter_100 [2] ) + ( GND ) + ( \b2v_inst11|Add1~54  ))
// \b2v_inst11|Add1~58  = CARRY(( \b2v_inst11|counter_100 [2] ) + ( GND ) + ( \b2v_inst11|Add1~54  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_100 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~57_sumout ),
	.cout(\b2v_inst11|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~57 .extended_lut = "off";
defparam \b2v_inst11|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N9
cyclonev_lcell_comb \b2v_inst11|Add1~61 (
// Equation(s):
// \b2v_inst11|Add1~61_sumout  = SUM(( \b2v_inst11|counter_100 [3] ) + ( GND ) + ( \b2v_inst11|Add1~58  ))
// \b2v_inst11|Add1~62  = CARRY(( \b2v_inst11|counter_100 [3] ) + ( GND ) + ( \b2v_inst11|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst11|counter_100 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~61_sumout ),
	.cout(\b2v_inst11|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~61 .extended_lut = "off";
defparam \b2v_inst11|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst11|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N11
dffeas \b2v_inst11|counter_100[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[3] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb \b2v_inst11|Add1~65 (
// Equation(s):
// \b2v_inst11|Add1~65_sumout  = SUM(( \b2v_inst11|counter_100 [4] ) + ( GND ) + ( \b2v_inst11|Add1~62  ))
// \b2v_inst11|Add1~66  = CARRY(( \b2v_inst11|counter_100 [4] ) + ( GND ) + ( \b2v_inst11|Add1~62  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_100 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~65_sumout ),
	.cout(\b2v_inst11|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~65 .extended_lut = "off";
defparam \b2v_inst11|Add1~65 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N14
dffeas \b2v_inst11|counter_100[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[4] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N15
cyclonev_lcell_comb \b2v_inst11|Add1~69 (
// Equation(s):
// \b2v_inst11|Add1~69_sumout  = SUM(( \b2v_inst11|counter_100 [5] ) + ( GND ) + ( \b2v_inst11|Add1~66  ))
// \b2v_inst11|Add1~70  = CARRY(( \b2v_inst11|counter_100 [5] ) + ( GND ) + ( \b2v_inst11|Add1~66  ))

	.dataa(!\b2v_inst11|counter_100 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~69_sumout ),
	.cout(\b2v_inst11|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~69 .extended_lut = "off";
defparam \b2v_inst11|Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N17
dffeas \b2v_inst11|counter_100[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[5] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N18
cyclonev_lcell_comb \b2v_inst11|Add1~1 (
// Equation(s):
// \b2v_inst11|Add1~1_sumout  = SUM(( \b2v_inst11|counter_100 [6] ) + ( GND ) + ( \b2v_inst11|Add1~70  ))
// \b2v_inst11|Add1~2  = CARRY(( \b2v_inst11|counter_100 [6] ) + ( GND ) + ( \b2v_inst11|Add1~70  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_100 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~1_sumout ),
	.cout(\b2v_inst11|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~1 .extended_lut = "off";
defparam \b2v_inst11|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N20
dffeas \b2v_inst11|counter_100[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[6] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N21
cyclonev_lcell_comb \b2v_inst11|Add1~5 (
// Equation(s):
// \b2v_inst11|Add1~5_sumout  = SUM(( \b2v_inst11|counter_100 [7] ) + ( GND ) + ( \b2v_inst11|Add1~2  ))
// \b2v_inst11|Add1~6  = CARRY(( \b2v_inst11|counter_100 [7] ) + ( GND ) + ( \b2v_inst11|Add1~2  ))

	.dataa(!\b2v_inst11|counter_100 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~5_sumout ),
	.cout(\b2v_inst11|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~5 .extended_lut = "off";
defparam \b2v_inst11|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N23
dffeas \b2v_inst11|counter_100[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[7] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N24
cyclonev_lcell_comb \b2v_inst11|Add1~9 (
// Equation(s):
// \b2v_inst11|Add1~9_sumout  = SUM(( \b2v_inst11|counter_100 [8] ) + ( GND ) + ( \b2v_inst11|Add1~6  ))
// \b2v_inst11|Add1~10  = CARRY(( \b2v_inst11|counter_100 [8] ) + ( GND ) + ( \b2v_inst11|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst11|counter_100 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~9_sumout ),
	.cout(\b2v_inst11|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~9 .extended_lut = "off";
defparam \b2v_inst11|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst11|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N26
dffeas \b2v_inst11|counter_100[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[8] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N27
cyclonev_lcell_comb \b2v_inst11|Add1~13 (
// Equation(s):
// \b2v_inst11|Add1~13_sumout  = SUM(( \b2v_inst11|counter_100 [9] ) + ( GND ) + ( \b2v_inst11|Add1~10  ))
// \b2v_inst11|Add1~14  = CARRY(( \b2v_inst11|counter_100 [9] ) + ( GND ) + ( \b2v_inst11|Add1~10  ))

	.dataa(!\b2v_inst11|counter_100 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~13_sumout ),
	.cout(\b2v_inst11|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~13 .extended_lut = "off";
defparam \b2v_inst11|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N29
dffeas \b2v_inst11|counter_100[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[9] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N30
cyclonev_lcell_comb \b2v_inst11|Add1~17 (
// Equation(s):
// \b2v_inst11|Add1~17_sumout  = SUM(( \b2v_inst11|counter_100 [10] ) + ( GND ) + ( \b2v_inst11|Add1~14  ))
// \b2v_inst11|Add1~18  = CARRY(( \b2v_inst11|counter_100 [10] ) + ( GND ) + ( \b2v_inst11|Add1~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_100 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~17_sumout ),
	.cout(\b2v_inst11|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~17 .extended_lut = "off";
defparam \b2v_inst11|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N32
dffeas \b2v_inst11|counter_100[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[10] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N33
cyclonev_lcell_comb \b2v_inst11|Add1~21 (
// Equation(s):
// \b2v_inst11|Add1~21_sumout  = SUM(( \b2v_inst11|counter_100 [11] ) + ( GND ) + ( \b2v_inst11|Add1~18  ))
// \b2v_inst11|Add1~22  = CARRY(( \b2v_inst11|counter_100 [11] ) + ( GND ) + ( \b2v_inst11|Add1~18  ))

	.dataa(!\b2v_inst11|counter_100 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~21_sumout ),
	.cout(\b2v_inst11|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~21 .extended_lut = "off";
defparam \b2v_inst11|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N35
dffeas \b2v_inst11|counter_100[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[11] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N36
cyclonev_lcell_comb \b2v_inst11|Add1~33 (
// Equation(s):
// \b2v_inst11|Add1~33_sumout  = SUM(( \b2v_inst11|counter_100 [12] ) + ( GND ) + ( \b2v_inst11|Add1~22  ))
// \b2v_inst11|Add1~34  = CARRY(( \b2v_inst11|counter_100 [12] ) + ( GND ) + ( \b2v_inst11|Add1~22  ))

	.dataa(!\b2v_inst11|counter_100 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~33_sumout ),
	.cout(\b2v_inst11|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~33 .extended_lut = "off";
defparam \b2v_inst11|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N38
dffeas \b2v_inst11|counter_100[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[12] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N39
cyclonev_lcell_comb \b2v_inst11|Add1~25 (
// Equation(s):
// \b2v_inst11|Add1~25_sumout  = SUM(( GND ) + ( \b2v_inst11|counter_100 [13] ) + ( \b2v_inst11|Add1~34  ))
// \b2v_inst11|Add1~26  = CARRY(( GND ) + ( \b2v_inst11|counter_100 [13] ) + ( \b2v_inst11|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst11|counter_100 [13]),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~25_sumout ),
	.cout(\b2v_inst11|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~25 .extended_lut = "off";
defparam \b2v_inst11|Add1~25 .lut_mask = 64'h0000FF0000000000;
defparam \b2v_inst11|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N41
dffeas \b2v_inst11|counter_100[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[13] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N24
cyclonev_lcell_comb \b2v_inst11|Equal1~0 (
// Equation(s):
// \b2v_inst11|Equal1~0_combout  = ( !\b2v_inst11|counter_100 [9] & ( !\b2v_inst11|counter_100 [8] & ( (!\b2v_inst11|counter_100 [10] & (!\b2v_inst11|counter_100 [11] & (!\b2v_inst11|counter_100 [13] & \b2v_inst11|counter_100 [7]))) ) ) )

	.dataa(!\b2v_inst11|counter_100 [10]),
	.datab(!\b2v_inst11|counter_100 [11]),
	.datac(!\b2v_inst11|counter_100 [13]),
	.datad(!\b2v_inst11|counter_100 [7]),
	.datae(!\b2v_inst11|counter_100 [9]),
	.dataf(!\b2v_inst11|counter_100 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal1~0 .extended_lut = "off";
defparam \b2v_inst11|Equal1~0 .lut_mask = 64'h0080000000000000;
defparam \b2v_inst11|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N42
cyclonev_lcell_comb \b2v_inst11|Add1~45 (
// Equation(s):
// \b2v_inst11|Add1~45_sumout  = SUM(( GND ) + ( \b2v_inst11|counter_100 [14] ) + ( \b2v_inst11|Add1~26  ))
// \b2v_inst11|Add1~46  = CARRY(( GND ) + ( \b2v_inst11|counter_100 [14] ) + ( \b2v_inst11|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst11|counter_100 [14]),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~45_sumout ),
	.cout(\b2v_inst11|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~45 .extended_lut = "off";
defparam \b2v_inst11|Add1~45 .lut_mask = 64'h0000FF0000000000;
defparam \b2v_inst11|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N44
dffeas \b2v_inst11|counter_100[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[14] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N45
cyclonev_lcell_comb \b2v_inst11|Add1~41 (
// Equation(s):
// \b2v_inst11|Add1~41_sumout  = SUM(( \b2v_inst11|counter_100 [15] ) + ( GND ) + ( \b2v_inst11|Add1~46  ))
// \b2v_inst11|Add1~42  = CARRY(( \b2v_inst11|counter_100 [15] ) + ( GND ) + ( \b2v_inst11|Add1~46  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_100 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~41_sumout ),
	.cout(\b2v_inst11|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~41 .extended_lut = "off";
defparam \b2v_inst11|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N47
dffeas \b2v_inst11|counter_100[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[15] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N48
cyclonev_lcell_comb \b2v_inst11|Add1~37 (
// Equation(s):
// \b2v_inst11|Add1~37_sumout  = SUM(( \b2v_inst11|counter_100 [16] ) + ( GND ) + ( \b2v_inst11|Add1~42  ))
// \b2v_inst11|Add1~38  = CARRY(( \b2v_inst11|counter_100 [16] ) + ( GND ) + ( \b2v_inst11|Add1~42  ))

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_100 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~37_sumout ),
	.cout(\b2v_inst11|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~37 .extended_lut = "off";
defparam \b2v_inst11|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst11|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N50
dffeas \b2v_inst11|counter_100[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[16] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N51
cyclonev_lcell_comb \b2v_inst11|Add1~29 (
// Equation(s):
// \b2v_inst11|Add1~29_sumout  = SUM(( \b2v_inst11|counter_100 [17] ) + ( GND ) + ( \b2v_inst11|Add1~38  ))

	.dataa(!\b2v_inst11|counter_100 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~29 .extended_lut = "off";
defparam \b2v_inst11|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst11|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N53
dffeas \b2v_inst11|counter_100[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[17] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N51
cyclonev_lcell_comb \b2v_inst11|Equal1~1 (
// Equation(s):
// \b2v_inst11|Equal1~1_combout  = ( \b2v_inst11|counter_100 [14] & ( \b2v_inst11|counter_100 [12] & ( (\b2v_inst11|counter_100 [15] & (\b2v_inst11|counter_100 [16] & (\b2v_inst11|counter_100 [17] & !\b2v_inst11|counter_100 [0]))) ) ) )

	.dataa(!\b2v_inst11|counter_100 [15]),
	.datab(!\b2v_inst11|counter_100 [16]),
	.datac(!\b2v_inst11|counter_100 [17]),
	.datad(!\b2v_inst11|counter_100 [0]),
	.datae(!\b2v_inst11|counter_100 [14]),
	.dataf(!\b2v_inst11|counter_100 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal1~1 .extended_lut = "off";
defparam \b2v_inst11|Equal1~1 .lut_mask = 64'h0000000000000100;
defparam \b2v_inst11|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N42
cyclonev_lcell_comb \b2v_inst11|counter_100[17]~0 (
// Equation(s):
// \b2v_inst11|counter_100[17]~0_combout  = ( \b2v_inst11|Equal1~1_combout  & ( \b2v_inst11|Equal1~2_combout  & ( ((\b2v_inst11|Equal1~0_combout  & !\b2v_inst11|counter_100 [6])) # (\SW[9]~input_o ) ) ) ) # ( !\b2v_inst11|Equal1~1_combout  & ( 
// \b2v_inst11|Equal1~2_combout  & ( \SW[9]~input_o  ) ) ) # ( \b2v_inst11|Equal1~1_combout  & ( !\b2v_inst11|Equal1~2_combout  & ( \SW[9]~input_o  ) ) ) # ( !\b2v_inst11|Equal1~1_combout  & ( !\b2v_inst11|Equal1~2_combout  & ( \SW[9]~input_o  ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\b2v_inst11|Equal1~0_combout ),
	.datac(!\b2v_inst11|counter_100 [6]),
	.datad(gnd),
	.datae(!\b2v_inst11|Equal1~1_combout ),
	.dataf(!\b2v_inst11|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|counter_100[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|counter_100[17]~0 .extended_lut = "off";
defparam \b2v_inst11|counter_100[17]~0 .lut_mask = 64'h5555555555557575;
defparam \b2v_inst11|counter_100[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N2
dffeas \b2v_inst11|counter_100[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[0] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N3
cyclonev_lcell_comb \b2v_inst11|Add1~53 (
// Equation(s):
// \b2v_inst11|Add1~53_sumout  = SUM(( \b2v_inst11|counter_100 [1] ) + ( GND ) + ( \b2v_inst11|Add1~50  ))
// \b2v_inst11|Add1~54  = CARRY(( \b2v_inst11|counter_100 [1] ) + ( GND ) + ( \b2v_inst11|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_100 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add1~53_sumout ),
	.cout(\b2v_inst11|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add1~53 .extended_lut = "off";
defparam \b2v_inst11|Add1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N5
dffeas \b2v_inst11|counter_100[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[1] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N8
dffeas \b2v_inst11|counter_100[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_100[17]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_100 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_100[2] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_100[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N3
cyclonev_lcell_comb \b2v_inst11|Equal1~2 (
// Equation(s):
// \b2v_inst11|Equal1~2_combout  = ( !\b2v_inst11|counter_100 [5] & ( !\b2v_inst11|counter_100 [1] & ( (!\b2v_inst11|counter_100 [2] & (\b2v_inst11|counter_100 [4] & !\b2v_inst11|counter_100 [3])) ) ) )

	.dataa(!\b2v_inst11|counter_100 [2]),
	.datab(!\b2v_inst11|counter_100 [4]),
	.datac(!\b2v_inst11|counter_100 [3]),
	.datad(gnd),
	.datae(!\b2v_inst11|counter_100 [5]),
	.dataf(!\b2v_inst11|counter_100 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal1~2 .extended_lut = "off";
defparam \b2v_inst11|Equal1~2 .lut_mask = 64'h2020000000000000;
defparam \b2v_inst11|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N54
cyclonev_lcell_comb \b2v_inst11|CLK_100_s~0 (
// Equation(s):
// \b2v_inst11|CLK_100_s~0_combout  = ( \b2v_inst11|Equal1~1_combout  & ( \b2v_inst11|CLK_100_s~q  & ( ((!\b2v_inst11|Equal1~2_combout ) # ((!\b2v_inst11|Equal1~0_combout ) # (\b2v_inst11|counter_100 [6]))) # (\SW[9]~input_o ) ) ) ) # ( 
// !\b2v_inst11|Equal1~1_combout  & ( \b2v_inst11|CLK_100_s~q  ) ) # ( \b2v_inst11|Equal1~1_combout  & ( !\b2v_inst11|CLK_100_s~q  & ( (!\SW[9]~input_o  & (\b2v_inst11|Equal1~2_combout  & (!\b2v_inst11|counter_100 [6] & \b2v_inst11|Equal1~0_combout ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\b2v_inst11|Equal1~2_combout ),
	.datac(!\b2v_inst11|counter_100 [6]),
	.datad(!\b2v_inst11|Equal1~0_combout ),
	.datae(!\b2v_inst11|Equal1~1_combout ),
	.dataf(!\b2v_inst11|CLK_100_s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|CLK_100_s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|CLK_100_s~0 .extended_lut = "off";
defparam \b2v_inst11|CLK_100_s~0 .lut_mask = 64'h00000020FFFFFFDF;
defparam \b2v_inst11|CLK_100_s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N20
dffeas \b2v_inst11|CLK_100_s (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\b2v_inst11|CLK_100_s~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|CLK_100_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|CLK_100_s .is_wysiwyg = "true";
defparam \b2v_inst11|CLK_100_s .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_lcell_comb \b2v_inst11|Add0~37 (
// Equation(s):
// \b2v_inst11|Add0~37_sumout  = SUM(( \b2v_inst11|counter_38_4K [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst11|Add0~38  = CARRY(( \b2v_inst11|counter_38_4K [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~37_sumout ),
	.cout(\b2v_inst11|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~37 .extended_lut = "off";
defparam \b2v_inst11|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \b2v_inst11|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N51
cyclonev_lcell_comb \b2v_inst11|Equal0~1 (
// Equation(s):
// \b2v_inst11|Equal0~1_combout  = ( !\b2v_inst11|counter_38_4K [2] & ( (\b2v_inst11|counter_38_4K [1] & (\b2v_inst11|counter_38_4K [3] & \b2v_inst11|counter_38_4K [0])) ) )

	.dataa(!\b2v_inst11|counter_38_4K [1]),
	.datab(gnd),
	.datac(!\b2v_inst11|counter_38_4K [3]),
	.datad(!\b2v_inst11|counter_38_4K [0]),
	.datae(gnd),
	.dataf(!\b2v_inst11|counter_38_4K [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal0~1 .extended_lut = "off";
defparam \b2v_inst11|Equal0~1 .lut_mask = 64'h0005000500000000;
defparam \b2v_inst11|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N15
cyclonev_lcell_comb \b2v_inst11|Add0~1 (
// Equation(s):
// \b2v_inst11|Add0~1_sumout  = SUM(( \b2v_inst11|counter_38_4K [5] ) + ( GND ) + ( \b2v_inst11|Add0~6  ))
// \b2v_inst11|Add0~2  = CARRY(( \b2v_inst11|counter_38_4K [5] ) + ( GND ) + ( \b2v_inst11|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~1_sumout ),
	.cout(\b2v_inst11|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~1 .extended_lut = "off";
defparam \b2v_inst11|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N18
cyclonev_lcell_comb \b2v_inst11|Add0~21 (
// Equation(s):
// \b2v_inst11|Add0~21_sumout  = SUM(( \b2v_inst11|counter_38_4K [6] ) + ( GND ) + ( \b2v_inst11|Add0~2  ))
// \b2v_inst11|Add0~22  = CARRY(( \b2v_inst11|counter_38_4K [6] ) + ( GND ) + ( \b2v_inst11|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~21_sumout ),
	.cout(\b2v_inst11|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~21 .extended_lut = "off";
defparam \b2v_inst11|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N19
dffeas \b2v_inst11|counter_38_4K[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[6] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N21
cyclonev_lcell_comb \b2v_inst11|Add0~17 (
// Equation(s):
// \b2v_inst11|Add0~17_sumout  = SUM(( \b2v_inst11|counter_38_4K [7] ) + ( GND ) + ( \b2v_inst11|Add0~22  ))
// \b2v_inst11|Add0~18  = CARRY(( \b2v_inst11|counter_38_4K [7] ) + ( GND ) + ( \b2v_inst11|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~17_sumout ),
	.cout(\b2v_inst11|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~17 .extended_lut = "off";
defparam \b2v_inst11|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N22
dffeas \b2v_inst11|counter_38_4K[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[7] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N24
cyclonev_lcell_comb \b2v_inst11|Add0~13 (
// Equation(s):
// \b2v_inst11|Add0~13_sumout  = SUM(( \b2v_inst11|counter_38_4K [8] ) + ( GND ) + ( \b2v_inst11|Add0~18  ))
// \b2v_inst11|Add0~14  = CARRY(( \b2v_inst11|counter_38_4K [8] ) + ( GND ) + ( \b2v_inst11|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~13_sumout ),
	.cout(\b2v_inst11|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~13 .extended_lut = "off";
defparam \b2v_inst11|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N26
dffeas \b2v_inst11|counter_38_4K[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[8] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N27
cyclonev_lcell_comb \b2v_inst11|Add0~9 (
// Equation(s):
// \b2v_inst11|Add0~9_sumout  = SUM(( \b2v_inst11|counter_38_4K [9] ) + ( GND ) + ( \b2v_inst11|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~9 .extended_lut = "off";
defparam \b2v_inst11|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N28
dffeas \b2v_inst11|counter_38_4K[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[9] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \b2v_inst11|Equal0~0 (
// Equation(s):
// \b2v_inst11|Equal0~0_combout  = ( \b2v_inst11|counter_38_4K [9] & ( (\b2v_inst11|counter_38_4K [7] & (!\b2v_inst11|counter_38_4K [8] & !\b2v_inst11|counter_38_4K [6])) ) )

	.dataa(gnd),
	.datab(!\b2v_inst11|counter_38_4K [7]),
	.datac(!\b2v_inst11|counter_38_4K [8]),
	.datad(!\b2v_inst11|counter_38_4K [6]),
	.datae(gnd),
	.dataf(!\b2v_inst11|counter_38_4K [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Equal0~0 .extended_lut = "off";
defparam \b2v_inst11|Equal0~0 .lut_mask = 64'h0000000030003000;
defparam \b2v_inst11|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \b2v_inst11|counter_38_4K[9]~0 (
// Equation(s):
// \b2v_inst11|counter_38_4K[9]~0_combout  = ( \SW[9]~input_o  & ( \b2v_inst11|counter_38_4K [5] ) ) # ( \SW[9]~input_o  & ( !\b2v_inst11|counter_38_4K [5] ) ) # ( !\SW[9]~input_o  & ( !\b2v_inst11|counter_38_4K [5] & ( (\b2v_inst11|Equal0~1_combout  & 
// (!\b2v_inst11|counter_38_4K [4] & \b2v_inst11|Equal0~0_combout )) ) ) )

	.dataa(!\b2v_inst11|Equal0~1_combout ),
	.datab(!\b2v_inst11|counter_38_4K [4]),
	.datac(!\b2v_inst11|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\b2v_inst11|counter_38_4K [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[9]~0 .extended_lut = "off";
defparam \b2v_inst11|counter_38_4K[9]~0 .lut_mask = 64'h0404FFFF0000FFFF;
defparam \b2v_inst11|counter_38_4K[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N2
dffeas \b2v_inst11|counter_38_4K[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[0] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N3
cyclonev_lcell_comb \b2v_inst11|Add0~33 (
// Equation(s):
// \b2v_inst11|Add0~33_sumout  = SUM(( \b2v_inst11|counter_38_4K [1] ) + ( GND ) + ( \b2v_inst11|Add0~38  ))
// \b2v_inst11|Add0~34  = CARRY(( \b2v_inst11|counter_38_4K [1] ) + ( GND ) + ( \b2v_inst11|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~33_sumout ),
	.cout(\b2v_inst11|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~33 .extended_lut = "off";
defparam \b2v_inst11|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N5
dffeas \b2v_inst11|counter_38_4K[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[1] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_lcell_comb \b2v_inst11|Add0~29 (
// Equation(s):
// \b2v_inst11|Add0~29_sumout  = SUM(( \b2v_inst11|counter_38_4K [2] ) + ( GND ) + ( \b2v_inst11|Add0~34  ))
// \b2v_inst11|Add0~30  = CARRY(( \b2v_inst11|counter_38_4K [2] ) + ( GND ) + ( \b2v_inst11|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~29_sumout ),
	.cout(\b2v_inst11|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~29 .extended_lut = "off";
defparam \b2v_inst11|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N8
dffeas \b2v_inst11|counter_38_4K[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[2] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N9
cyclonev_lcell_comb \b2v_inst11|Add0~25 (
// Equation(s):
// \b2v_inst11|Add0~25_sumout  = SUM(( \b2v_inst11|counter_38_4K [3] ) + ( GND ) + ( \b2v_inst11|Add0~30  ))
// \b2v_inst11|Add0~26  = CARRY(( \b2v_inst11|counter_38_4K [3] ) + ( GND ) + ( \b2v_inst11|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~25_sumout ),
	.cout(\b2v_inst11|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~25 .extended_lut = "off";
defparam \b2v_inst11|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N11
dffeas \b2v_inst11|counter_38_4K[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[3] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N12
cyclonev_lcell_comb \b2v_inst11|Add0~5 (
// Equation(s):
// \b2v_inst11|Add0~5_sumout  = SUM(( \b2v_inst11|counter_38_4K [4] ) + ( GND ) + ( \b2v_inst11|Add0~26  ))
// \b2v_inst11|Add0~6  = CARRY(( \b2v_inst11|counter_38_4K [4] ) + ( GND ) + ( \b2v_inst11|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst11|counter_38_4K [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst11|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst11|Add0~5_sumout ),
	.cout(\b2v_inst11|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|Add0~5 .extended_lut = "off";
defparam \b2v_inst11|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst11|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N14
dffeas \b2v_inst11|counter_38_4K[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[4] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N17
dffeas \b2v_inst11|counter_38_4K[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst11|counter_38_4K[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|counter_38_4K [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|counter_38_4K[5] .is_wysiwyg = "true";
defparam \b2v_inst11|counter_38_4K[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_lcell_comb \b2v_inst11|CLK_38_4K_s~0 (
// Equation(s):
// \b2v_inst11|CLK_38_4K_s~0_combout  = ( \b2v_inst11|CLK_38_4K_s~q  & ( \b2v_inst11|Equal0~0_combout  & ( (((!\b2v_inst11|Equal0~1_combout ) # (\b2v_inst11|counter_38_4K [4])) # (\b2v_inst11|counter_38_4K [5])) # (\SW[9]~input_o ) ) ) ) # ( 
// !\b2v_inst11|CLK_38_4K_s~q  & ( \b2v_inst11|Equal0~0_combout  & ( (!\SW[9]~input_o  & (!\b2v_inst11|counter_38_4K [5] & (\b2v_inst11|Equal0~1_combout  & !\b2v_inst11|counter_38_4K [4]))) ) ) ) # ( \b2v_inst11|CLK_38_4K_s~q  & ( 
// !\b2v_inst11|Equal0~0_combout  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\b2v_inst11|counter_38_4K [5]),
	.datac(!\b2v_inst11|Equal0~1_combout ),
	.datad(!\b2v_inst11|counter_38_4K [4]),
	.datae(!\b2v_inst11|CLK_38_4K_s~q ),
	.dataf(!\b2v_inst11|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst11|CLK_38_4K_s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst11|CLK_38_4K_s~0 .extended_lut = "off";
defparam \b2v_inst11|CLK_38_4K_s~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \b2v_inst11|CLK_38_4K_s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N56
dffeas \b2v_inst11|CLK_38_4K_s (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst11|CLK_38_4K_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst11|CLK_38_4K_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst11|CLK_38_4K_s .is_wysiwyg = "true";
defparam \b2v_inst11|CLK_38_4K_s .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N0
cyclonev_lcell_comb \b2v_inst13|Add0~1 (
// Equation(s):
// \b2v_inst13|Add0~1_sumout  = SUM(( \b2v_inst13|counter_mili [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst13|Add0~2  = CARRY(( \b2v_inst13|counter_mili [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_mili [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add0~1_sumout ),
	.cout(\b2v_inst13|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add0~1 .extended_lut = "off";
defparam \b2v_inst13|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \b2v_inst13|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N3
cyclonev_lcell_comb \b2v_inst13|Add0~5 (
// Equation(s):
// \b2v_inst13|Add0~5_sumout  = SUM(( \b2v_inst13|counter_mili [1] ) + ( GND ) + ( \b2v_inst13|Add0~2  ))
// \b2v_inst13|Add0~6  = CARRY(( \b2v_inst13|counter_mili [1] ) + ( GND ) + ( \b2v_inst13|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_mili [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add0~5_sumout ),
	.cout(\b2v_inst13|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add0~5 .extended_lut = "off";
defparam \b2v_inst13|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst13|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N6
cyclonev_lcell_comb \b2v_inst13|Add0~9 (
// Equation(s):
// \b2v_inst13|Add0~9_sumout  = SUM(( \b2v_inst13|counter_mili [2] ) + ( GND ) + ( \b2v_inst13|Add0~6  ))
// \b2v_inst13|Add0~10  = CARRY(( \b2v_inst13|counter_mili [2] ) + ( GND ) + ( \b2v_inst13|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_mili [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add0~9_sumout ),
	.cout(\b2v_inst13|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add0~9 .extended_lut = "off";
defparam \b2v_inst13|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst13|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N50
dffeas \b2v_inst13|counter_mili[2] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_mili[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_mili [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_mili[2] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_mili[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N9
cyclonev_lcell_comb \b2v_inst13|Add0~13 (
// Equation(s):
// \b2v_inst13|Add0~13_sumout  = SUM(( \b2v_inst13|counter_mili [3] ) + ( GND ) + ( \b2v_inst13|Add0~10  ))
// \b2v_inst13|Add0~14  = CARRY(( \b2v_inst13|counter_mili [3] ) + ( GND ) + ( \b2v_inst13|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_mili [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add0~13_sumout ),
	.cout(\b2v_inst13|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add0~13 .extended_lut = "off";
defparam \b2v_inst13|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst13|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N11
dffeas \b2v_inst13|counter_mili[3] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_mili[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_mili [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_mili[3] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_mili[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N12
cyclonev_lcell_comb \b2v_inst13|Add0~25 (
// Equation(s):
// \b2v_inst13|Add0~25_sumout  = SUM(( \b2v_inst13|counter_mili [4] ) + ( GND ) + ( \b2v_inst13|Add0~14  ))
// \b2v_inst13|Add0~26  = CARRY(( \b2v_inst13|counter_mili [4] ) + ( GND ) + ( \b2v_inst13|Add0~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_mili [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add0~25_sumout ),
	.cout(\b2v_inst13|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add0~25 .extended_lut = "off";
defparam \b2v_inst13|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst13|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N17
dffeas \b2v_inst13|counter_mili[4] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_mili[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_mili [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_mili[4] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_mili[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N15
cyclonev_lcell_comb \b2v_inst13|Add0~21 (
// Equation(s):
// \b2v_inst13|Add0~21_sumout  = SUM(( \b2v_inst13|counter_mili [5] ) + ( GND ) + ( \b2v_inst13|Add0~26  ))
// \b2v_inst13|Add0~22  = CARRY(( \b2v_inst13|counter_mili [5] ) + ( GND ) + ( \b2v_inst13|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_mili [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add0~21_sumout ),
	.cout(\b2v_inst13|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add0~21 .extended_lut = "off";
defparam \b2v_inst13|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst13|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N8
dffeas \b2v_inst13|counter_mili[5] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_mili[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_mili [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_mili[5] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_mili[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N18
cyclonev_lcell_comb \b2v_inst13|Add0~17 (
// Equation(s):
// \b2v_inst13|Add0~17_sumout  = SUM(( \b2v_inst13|counter_mili [6] ) + ( GND ) + ( \b2v_inst13|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_mili [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add0~17 .extended_lut = "off";
defparam \b2v_inst13|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst13|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N59
dffeas \b2v_inst13|counter_mili[6] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_mili[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_mili [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_mili[6] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_mili[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \b2v_inst13|Equal0~0 (
// Equation(s):
// \b2v_inst13|Equal0~0_combout  = ( !\b2v_inst13|counter_mili [4] & ( (\b2v_inst13|counter_mili [6] & (\b2v_inst13|counter_mili [5] & (!\b2v_inst13|counter_mili [2] & !\b2v_inst13|counter_mili [3]))) ) )

	.dataa(!\b2v_inst13|counter_mili [6]),
	.datab(!\b2v_inst13|counter_mili [5]),
	.datac(!\b2v_inst13|counter_mili [2]),
	.datad(!\b2v_inst13|counter_mili [3]),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_mili [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Equal0~0 .extended_lut = "off";
defparam \b2v_inst13|Equal0~0 .lut_mask = 64'h1000100000000000;
defparam \b2v_inst13|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N27
cyclonev_lcell_comb \b2v_inst13|counter_mili[1]~0 (
// Equation(s):
// \b2v_inst13|counter_mili[1]~0_combout  = ( \b2v_inst13|Equal0~0_combout  & ( ((\b2v_inst13|counter_mili [1] & \b2v_inst13|counter_mili [0])) # (\SW[8]~input_o ) ) ) # ( !\b2v_inst13|Equal0~0_combout  & ( \SW[8]~input_o  ) )

	.dataa(!\b2v_inst13|counter_mili [1]),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(!\b2v_inst13|counter_mili [0]),
	.datae(gnd),
	.dataf(!\b2v_inst13|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_mili[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_mili[1]~0 .extended_lut = "off";
defparam \b2v_inst13|counter_mili[1]~0 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \b2v_inst13|counter_mili[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N29
dffeas \b2v_inst13|counter_mili[0] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_mili[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_mili [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_mili[0] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_mili[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N56
dffeas \b2v_inst13|counter_mili[1] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_mili[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_mili [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_mili[1] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_mili[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N0
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \b2v_inst13|counter_mili [3] ) + ( !VCC ) + ( !VCC ))
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \b2v_inst13|counter_mili [3] ) + ( !VCC ) + ( !VCC ))
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_mili [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N3
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \b2v_inst13|counter_mili [4] ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \b2v_inst13|counter_mili [4] ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\b2v_inst13|counter_mili [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N6
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\b2v_inst13|counter_mili [5] ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\b2v_inst13|counter_mili [5] ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\b2v_inst13|counter_mili [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_mili [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N9
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \b2v_inst13|counter_mili [6] ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \b2v_inst13|counter_mili [6] ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_mili [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N12
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N18
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6_combout  = (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \b2v_inst13|counter_mili [6])

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_mili [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6 .lut_mask = 64'h0033003300330033;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N3
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  & ( !\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5 .lut_mask = 64'h0000FFFF00000000;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N51
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( !\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 64'h0000FFFF00000000;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N21
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  = (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \b2v_inst13|counter_mili [4])

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_mili [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h0033003300330033;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N24
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N27
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \b2v_inst13|counter_mili [2] ) + ( VCC ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( \b2v_inst13|counter_mili [2] ) + ( VCC ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\b2v_inst13|counter_mili [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N30
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_mili [3])) ) + ( GND ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~22  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_mili [3])) ) + ( GND ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|counter_mili [3]),
	.datad(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N33
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ) ) + ( VCC ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~18  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ) ) + ( VCC ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h00000000000055FF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N36
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( GND ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) 
// # (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_mili [5])) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~10  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( GND ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_mili [5])) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|counter_mili [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N39
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5_combout ) # (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6_combout ) ) + ( VCC ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datab(gnd),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[18]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000005F5F;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N42
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N54
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1_combout  = (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|counter_mili [4])))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(!\b2v_inst13|counter_mili [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N6
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # 
// (\b2v_inst13|counter_mili [3]) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( (\b2v_inst13|counter_mili [3] & \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_mili [3]),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9 .lut_mask = 64'h03030303F3F3F3F3;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N24
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N27
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \b2v_inst13|counter_mili [1] ) + ( VCC ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( \b2v_inst13|counter_mili [1] ) + ( VCC ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\b2v_inst13|counter_mili [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N30
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|counter_mili [2])) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~22  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|counter_mili [2])) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|counter_mili [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N33
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout )) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~18  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout )) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N36
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~14  ))
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N57
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  = (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N15
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \b2v_inst13|counter_mili [5] ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_mili [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 64'h0000000033333333;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N39
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~13_sumout )) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ) # (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3_combout )))) ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N42
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N51
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N54
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N48
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout  & ( (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout ) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N39
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11_combout  = ( \b2v_inst13|counter_mili [2] & ( \b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout  ) ) # ( !\b2v_inst13|counter_mili [2] & ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout  & ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( \b2v_inst13|counter_mili [2] & ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout  & ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst13|counter_mili [2]),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N0
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N3
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( \b2v_inst13|counter_mili [0] ) + ( VCC ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_mili [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N6
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|counter_mili [1])) ) + ( GND ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\b2v_inst13|counter_mili [1]),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FFFF00001D1D;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N9
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11_combout )) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000FC300000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N12
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_7~10_cout  = CARRY(( GND ) + ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\b2v_inst13|Div0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10_combout )) ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N15
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~9_sumout )) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2_combout ) # (\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0_combout )))) ) + ( VCC ) + ( 
// \b2v_inst13|Div0|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datad(!\b2v_inst13|Div0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000004777;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N18
cyclonev_lcell_comb \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N0
cyclonev_lcell_comb \b2v_inst13|Add4~0 (
// Equation(s):
// \b2v_inst13|Add4~0_combout  = ( !\b2v_inst13|counter_mili [1] & ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( \b2v_inst13|counter_mili [1] & ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst13|counter_mili [1]),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add4~0 .extended_lut = "off";
defparam \b2v_inst13|Add4~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \b2v_inst13|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N12
cyclonev_lcell_comb \b2v_inst13|Add4~2 (
// Equation(s):
// \b2v_inst13|Add4~2_combout  = ( \b2v_inst13|counter_mili [3] & ( \b2v_inst13|counter_mili [2] & ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  $ (((!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\b2v_inst13|counter_mili [1]) # (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ))))) ) ) ) # ( !\b2v_inst13|counter_mili [3] & ( \b2v_inst13|counter_mili [2] & ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  $ 
// ((((!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|counter_mili [1])) # (\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) ) # ( \b2v_inst13|counter_mili [3] & ( !\b2v_inst13|counter_mili [2] & ( 
// !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  $ (((!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & \b2v_inst13|counter_mili [1])) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( !\b2v_inst13|counter_mili [3] & ( !\b2v_inst13|counter_mili [2] & ( 
// !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  $ (((!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ) # (!\b2v_inst13|counter_mili [1]))) # 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout )))) ) ) )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\b2v_inst13|counter_mili [1]),
	.datae(!\b2v_inst13|counter_mili [3]),
	.dataf(!\b2v_inst13|counter_mili [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add4~2 .extended_lut = "off";
defparam \b2v_inst13|Add4~2 .lut_mask = 64'h63699C963999C666;
defparam \b2v_inst13|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N21
cyclonev_lcell_comb \b2v_inst13|Add4~1 (
// Equation(s):
// \b2v_inst13|Add4~1_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|counter_mili [2] $ (((\b2v_inst13|counter_mili [1]) # (\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( 
// !\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|counter_mili [2] $ (((!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & !\b2v_inst13|counter_mili [1]))) ) )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\b2v_inst13|counter_mili [2]),
	.datac(!\b2v_inst13|counter_mili [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add4~1 .extended_lut = "off";
defparam \b2v_inst13|Add4~1 .lut_mask = 64'h6C6C6C6C93939393;
defparam \b2v_inst13|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N54
cyclonev_lcell_comb \b2v_inst13|Mux6~0 (
// Equation(s):
// \b2v_inst13|Mux6~0_combout  = ( \b2v_inst13|counter_mili [0] & ( (!\b2v_inst13|Add4~2_combout ) # (!\b2v_inst13|Add4~0_combout  $ (\b2v_inst13|Add4~1_combout )) ) ) # ( !\b2v_inst13|counter_mili [0] & ( (!\b2v_inst13|Add4~0_combout ) # 
// ((!\b2v_inst13|Add4~2_combout ) # (\b2v_inst13|Add4~1_combout )) ) )

	.dataa(!\b2v_inst13|Add4~0_combout ),
	.datab(!\b2v_inst13|Add4~2_combout ),
	.datac(!\b2v_inst13|Add4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_mili [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux6~0 .extended_lut = "off";
defparam \b2v_inst13|Mux6~0 .lut_mask = 64'hEFEFEFEFEDEDEDED;
defparam \b2v_inst13|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N36
cyclonev_lcell_comb \b2v_inst13|Mux5~0 (
// Equation(s):
// \b2v_inst13|Mux5~0_combout  = ( \b2v_inst13|counter_mili [0] & ( (\b2v_inst13|Add4~2_combout  & ((!\b2v_inst13|Add4~0_combout ) # (!\b2v_inst13|Add4~1_combout ))) ) ) # ( !\b2v_inst13|counter_mili [0] & ( (!\b2v_inst13|Add4~0_combout  & 
// (\b2v_inst13|Add4~2_combout  & !\b2v_inst13|Add4~1_combout )) ) )

	.dataa(!\b2v_inst13|Add4~0_combout ),
	.datab(!\b2v_inst13|Add4~2_combout ),
	.datac(!\b2v_inst13|Add4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_mili [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux5~0 .extended_lut = "off";
defparam \b2v_inst13|Mux5~0 .lut_mask = 64'h2020202032323232;
defparam \b2v_inst13|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N9
cyclonev_lcell_comb \b2v_inst13|Mux4~0 (
// Equation(s):
// \b2v_inst13|Mux4~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( ((!\b2v_inst13|counter_mili [1] & (!\b2v_inst13|counter_mili [2] $ (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout )))) # 
// (\b2v_inst13|counter_mili [0]) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( ((\b2v_inst13|counter_mili [1] & (!\b2v_inst13|counter_mili [2] $ (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout )))) # 
// (\b2v_inst13|counter_mili [0]) ) )

	.dataa(!\b2v_inst13|counter_mili [0]),
	.datab(!\b2v_inst13|counter_mili [1]),
	.datac(!\b2v_inst13|counter_mili [2]),
	.datad(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux4~0 .extended_lut = "off";
defparam \b2v_inst13|Mux4~0 .lut_mask = 64'h75577557D55DD55D;
defparam \b2v_inst13|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N57
cyclonev_lcell_comb \b2v_inst13|Mux3~0 (
// Equation(s):
// \b2v_inst13|Mux3~0_combout  = ( \b2v_inst13|counter_mili [0] & ( (\b2v_inst13|Add4~2_combout  & (!\b2v_inst13|Add4~0_combout  $ (!\b2v_inst13|Add4~1_combout ))) ) ) # ( !\b2v_inst13|counter_mili [0] & ( (\b2v_inst13|Add4~0_combout  & 
// (\b2v_inst13|Add4~2_combout  & \b2v_inst13|Add4~1_combout )) ) )

	.dataa(!\b2v_inst13|Add4~0_combout ),
	.datab(gnd),
	.datac(!\b2v_inst13|Add4~2_combout ),
	.datad(!\b2v_inst13|Add4~1_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_mili [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux3~0 .extended_lut = "off";
defparam \b2v_inst13|Mux3~0 .lut_mask = 64'h00050005050A050A;
defparam \b2v_inst13|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N6
cyclonev_lcell_comb \b2v_inst13|Mux2~0 (
// Equation(s):
// \b2v_inst13|Mux2~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\b2v_inst13|counter_mili [0] & (\b2v_inst13|counter_mili [1] & (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  $ 
// (!\b2v_inst13|counter_mili [2])))) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\b2v_inst13|counter_mili [0] & (!\b2v_inst13|counter_mili [1] & (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  $ 
// (\b2v_inst13|counter_mili [2])))) ) )

	.dataa(!\b2v_inst13|counter_mili [0]),
	.datab(!\b2v_inst13|counter_mili [1]),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\b2v_inst13|counter_mili [2]),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux2~0 .extended_lut = "off";
defparam \b2v_inst13|Mux2~0 .lut_mask = 64'h8008800802200220;
defparam \b2v_inst13|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N18
cyclonev_lcell_comb \b2v_inst13|Mux1~0 (
// Equation(s):
// \b2v_inst13|Mux1~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((!\b2v_inst13|counter_mili [2] & (!\b2v_inst13|counter_mili [0] & 
// !\b2v_inst13|counter_mili [1])) # (\b2v_inst13|counter_mili [2] & (\b2v_inst13|counter_mili [0] & \b2v_inst13|counter_mili [1])))) # (\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\b2v_inst13|counter_mili [2] & 
// (!\b2v_inst13|counter_mili [0] $ (!\b2v_inst13|counter_mili [1])))) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((!\b2v_inst13|counter_mili [2] & 
// (\b2v_inst13|counter_mili [0] & \b2v_inst13|counter_mili [1])) # (\b2v_inst13|counter_mili [2] & (!\b2v_inst13|counter_mili [0] & !\b2v_inst13|counter_mili [1])))) # (\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\b2v_inst13|counter_mili [2] & (!\b2v_inst13|counter_mili [0] $ (!\b2v_inst13|counter_mili [1])))) ) )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\b2v_inst13|counter_mili [2]),
	.datac(!\b2v_inst13|counter_mili [0]),
	.datad(!\b2v_inst13|counter_mili [1]),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux1~0 .extended_lut = "off";
defparam \b2v_inst13|Mux1~0 .lut_mask = 64'h2448244881128112;
defparam \b2v_inst13|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N39
cyclonev_lcell_comb \b2v_inst13|Mux0~0 (
// Equation(s):
// \b2v_inst13|Mux0~0_combout  = ( \b2v_inst13|counter_mili [0] & ( (\b2v_inst13|Add4~0_combout  & (\b2v_inst13|Add4~2_combout  & !\b2v_inst13|Add4~1_combout )) ) ) # ( !\b2v_inst13|counter_mili [0] & ( (\b2v_inst13|Add4~0_combout  & 
// (\b2v_inst13|Add4~2_combout  & \b2v_inst13|Add4~1_combout )) ) )

	.dataa(!\b2v_inst13|Add4~0_combout ),
	.datab(gnd),
	.datac(!\b2v_inst13|Add4~2_combout ),
	.datad(!\b2v_inst13|Add4~1_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_mili [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux0~0 .extended_lut = "off";
defparam \b2v_inst13|Mux0~0 .lut_mask = 64'h0005000505000500;
defparam \b2v_inst13|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N27
cyclonev_lcell_comb \b2v_inst13|Mux13~0 (
// Equation(s):
// \b2v_inst13|Mux13~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ) # ((!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # 
// (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  $ (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux13~0 .extended_lut = "off";
defparam \b2v_inst13|Mux13~0 .lut_mask = 64'hFF66FF66FFEEFFEE;
defparam \b2v_inst13|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N30
cyclonev_lcell_comb \b2v_inst13|Mux12~0 (
// Equation(s):
// \b2v_inst13|Mux12~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// ((!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ) # (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux12~0 .extended_lut = "off";
defparam \b2v_inst13|Mux12~0 .lut_mask = 64'h0B0B0B0B02020202;
defparam \b2v_inst13|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N51
cyclonev_lcell_comb \b2v_inst13|Mux11~0 (
// Equation(s):
// \b2v_inst13|Mux11~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux11~0 .extended_lut = "off";
defparam \b2v_inst13|Mux11~0 .lut_mask = 64'hFFFFFFFF44444444;
defparam \b2v_inst13|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N33
cyclonev_lcell_comb \b2v_inst13|Mux10~0 (
// Equation(s):
// \b2v_inst13|Mux10~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  $ 
// (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )) ) )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux10~0 .extended_lut = "off";
defparam \b2v_inst13|Mux10~0 .lut_mask = 64'h0088008800660066;
defparam \b2v_inst13|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N42
cyclonev_lcell_comb \b2v_inst13|Mux9~0 (
// Equation(s):
// \b2v_inst13|Mux9~0_combout  = ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux9~0 .extended_lut = "off";
defparam \b2v_inst13|Mux9~0 .lut_mask = 64'h0303030300000000;
defparam \b2v_inst13|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N24
cyclonev_lcell_comb \b2v_inst13|Mux8~0 (
// Equation(s):
// \b2v_inst13|Mux8~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux8~0 .extended_lut = "off";
defparam \b2v_inst13|Mux8~0 .lut_mask = 64'h4444444488888888;
defparam \b2v_inst13|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N48
cyclonev_lcell_comb \b2v_inst13|Mux7~0 (
// Equation(s):
// \b2v_inst13|Mux7~0_combout  = ( \b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )) ) ) # ( !\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout  & \b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )) ) )

	.dataa(!\b2v_inst13|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux7~0 .extended_lut = "off";
defparam \b2v_inst13|Mux7~0 .lut_mask = 64'h0101010104040404;
defparam \b2v_inst13|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N12
cyclonev_lcell_comb \b2v_inst13|counter_sec~0 (
// Equation(s):
// \b2v_inst13|counter_sec~0_combout  = ( !\SW[8]~input_o  & ( !\b2v_inst13|counter_sec [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[8]~input_o ),
	.dataf(!\b2v_inst13|counter_sec [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_sec~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_sec~0 .extended_lut = "off";
defparam \b2v_inst13|counter_sec~0 .lut_mask = 64'hFFFF000000000000;
defparam \b2v_inst13|counter_sec~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N53
dffeas \b2v_inst13|counter_sec[0] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|counter_sec~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst13|counter_mili[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_sec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_sec[0] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_sec[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N48
cyclonev_lcell_comb \b2v_inst13|counter_sec~1 (
// Equation(s):
// \b2v_inst13|counter_sec~1_combout  = ( !\b2v_inst13|Equal1~0_combout  & ( (!\SW[8]~input_o  & (!\b2v_inst13|counter_sec [1] $ (!\b2v_inst13|counter_sec [0]))) ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_sec [1]),
	.datac(!\b2v_inst13|counter_sec [0]),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(!\b2v_inst13|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_sec~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_sec~1 .extended_lut = "off";
defparam \b2v_inst13|counter_sec~1 .lut_mask = 64'h3C003C0000000000;
defparam \b2v_inst13|counter_sec~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N32
dffeas \b2v_inst13|counter_sec[1] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|counter_sec~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst13|counter_mili[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_sec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_sec[1] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_sec[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N30
cyclonev_lcell_comb \b2v_inst13|Equal1~1 (
// Equation(s):
// \b2v_inst13|Equal1~1_combout  = (\b2v_inst13|counter_sec [0] & \b2v_inst13|counter_sec [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_sec [0]),
	.datad(!\b2v_inst13|counter_sec [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Equal1~1 .extended_lut = "off";
defparam \b2v_inst13|Equal1~1 .lut_mask = 64'h000F000F000F000F;
defparam \b2v_inst13|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N33
cyclonev_lcell_comb \b2v_inst13|counter_sec~3 (
// Equation(s):
// \b2v_inst13|counter_sec~3_combout  = ( \b2v_inst13|Equal1~1_combout  & ( (!\SW[8]~input_o  & (!\b2v_inst13|Equal1~0_combout  & (!\b2v_inst13|counter_sec [2] $ (!\b2v_inst13|counter_sec [3])))) ) ) # ( !\b2v_inst13|Equal1~1_combout  & ( (!\SW[8]~input_o  & 
// (!\b2v_inst13|Equal1~0_combout  & \b2v_inst13|counter_sec [3])) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\b2v_inst13|counter_sec [2]),
	.datac(!\b2v_inst13|Equal1~0_combout ),
	.datad(!\b2v_inst13|counter_sec [3]),
	.datae(gnd),
	.dataf(!\b2v_inst13|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_sec~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_sec~3 .extended_lut = "off";
defparam \b2v_inst13|counter_sec~3 .lut_mask = 64'h00A000A020802080;
defparam \b2v_inst13|counter_sec~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N2
dffeas \b2v_inst13|counter_sec[3] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|counter_sec~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst13|counter_mili[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_sec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_sec[3] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_sec[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N39
cyclonev_lcell_comb \b2v_inst13|Equal1~0 (
// Equation(s):
// \b2v_inst13|Equal1~0_combout  = ( \b2v_inst13|counter_sec [4] & ( \b2v_inst13|counter_sec [5] & ( (\b2v_inst13|counter_sec [3] & (!\b2v_inst13|counter_sec [2] & (\b2v_inst13|counter_sec [1] & \b2v_inst13|counter_sec [0]))) ) ) )

	.dataa(!\b2v_inst13|counter_sec [3]),
	.datab(!\b2v_inst13|counter_sec [2]),
	.datac(!\b2v_inst13|counter_sec [1]),
	.datad(!\b2v_inst13|counter_sec [0]),
	.datae(!\b2v_inst13|counter_sec [4]),
	.dataf(!\b2v_inst13|counter_sec [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Equal1~0 .extended_lut = "off";
defparam \b2v_inst13|Equal1~0 .lut_mask = 64'h0000000000000004;
defparam \b2v_inst13|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N24
cyclonev_lcell_comb \b2v_inst13|counter_sec~2 (
// Equation(s):
// \b2v_inst13|counter_sec~2_combout  = ( \b2v_inst13|Equal1~1_combout  & ( (!\SW[8]~input_o  & (!\b2v_inst13|counter_sec [2] & !\b2v_inst13|Equal1~0_combout )) ) ) # ( !\b2v_inst13|Equal1~1_combout  & ( (!\SW[8]~input_o  & (\b2v_inst13|counter_sec [2] & 
// !\b2v_inst13|Equal1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\SW[8]~input_o ),
	.datac(!\b2v_inst13|counter_sec [2]),
	.datad(!\b2v_inst13|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst13|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_sec~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_sec~2 .extended_lut = "off";
defparam \b2v_inst13|counter_sec~2 .lut_mask = 64'h0C000C00C000C000;
defparam \b2v_inst13|counter_sec~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N20
dffeas \b2v_inst13|counter_sec[2] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|counter_sec~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst13|counter_mili[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_sec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_sec[2] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_sec[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N3
cyclonev_lcell_comb \b2v_inst13|counter_sec~5 (
// Equation(s):
// \b2v_inst13|counter_sec~5_combout  = ( \b2v_inst13|counter_sec [4] & ( \b2v_inst13|Equal1~1_combout  & ( (!\SW[8]~input_o  & ((!\b2v_inst13|counter_sec [3]) # ((!\b2v_inst13|counter_sec [5] & !\b2v_inst13|counter_sec [2])))) ) ) ) # ( 
// !\b2v_inst13|counter_sec [4] & ( \b2v_inst13|Equal1~1_combout  & ( (\b2v_inst13|counter_sec [2] & (!\SW[8]~input_o  & \b2v_inst13|counter_sec [3])) ) ) ) # ( \b2v_inst13|counter_sec [4] & ( !\b2v_inst13|Equal1~1_combout  & ( !\SW[8]~input_o  ) ) )

	.dataa(!\b2v_inst13|counter_sec [5]),
	.datab(!\b2v_inst13|counter_sec [2]),
	.datac(!\SW[8]~input_o ),
	.datad(!\b2v_inst13|counter_sec [3]),
	.datae(!\b2v_inst13|counter_sec [4]),
	.dataf(!\b2v_inst13|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_sec~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_sec~5 .extended_lut = "off";
defparam \b2v_inst13|counter_sec~5 .lut_mask = 64'h0000F0F00030F080;
defparam \b2v_inst13|counter_sec~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N38
dffeas \b2v_inst13|counter_sec[4] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|counter_sec~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst13|counter_mili[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_sec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_sec[4] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_sec[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N42
cyclonev_lcell_comb \b2v_inst13|counter_sec~4 (
// Equation(s):
// \b2v_inst13|counter_sec~4_combout  = ( \b2v_inst13|counter_sec [5] & ( \b2v_inst13|Equal1~1_combout  & ( (!\SW[8]~input_o  & ((!\b2v_inst13|counter_sec [4]) # (!\b2v_inst13|counter_sec [3]))) ) ) ) # ( !\b2v_inst13|counter_sec [5] & ( 
// \b2v_inst13|Equal1~1_combout  & ( (\b2v_inst13|counter_sec [4] & (\b2v_inst13|counter_sec [2] & (\b2v_inst13|counter_sec [3] & !\SW[8]~input_o ))) ) ) ) # ( \b2v_inst13|counter_sec [5] & ( !\b2v_inst13|Equal1~1_combout  & ( !\SW[8]~input_o  ) ) )

	.dataa(!\b2v_inst13|counter_sec [4]),
	.datab(!\b2v_inst13|counter_sec [2]),
	.datac(!\b2v_inst13|counter_sec [3]),
	.datad(!\SW[8]~input_o ),
	.datae(!\b2v_inst13|counter_sec [5]),
	.dataf(!\b2v_inst13|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_sec~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_sec~4 .extended_lut = "off";
defparam \b2v_inst13|counter_sec~4 .lut_mask = 64'h0000FF000100FA00;
defparam \b2v_inst13|counter_sec~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N47
dffeas \b2v_inst13|counter_sec[5] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|counter_sec~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b2v_inst13|counter_mili[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_sec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_sec[5] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_sec[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N30
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \b2v_inst13|counter_sec [2] ) + ( !VCC ) + ( !VCC ))
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \b2v_inst13|counter_sec [2] ) + ( !VCC ) + ( !VCC ))
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_sec [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N33
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \b2v_inst13|counter_sec [3] ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \b2v_inst13|counter_sec [3] ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!\b2v_inst13|counter_sec [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !\b2v_inst13|counter_sec [4] ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !\b2v_inst13|counter_sec [4] ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(\b2v_inst13|counter_sec [4])

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_sec [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h000033330000CCCC;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N39
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \b2v_inst13|counter_sec [5] ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \b2v_inst13|counter_sec [5] ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_sec [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5_combout  = (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N9
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6_combout  = ( \b2v_inst13|counter_sec [3] & ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst13|counter_sec [3]),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N6
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N9
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \b2v_inst13|counter_sec [1] ) + ( VCC ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~26_cout  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~22  = CARRY(( \b2v_inst13|counter_sec [1] ) + ( VCC ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_sec [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) 
// # (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_sec [2])) ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~22  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_sec [2])) ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|counter_sec [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6_combout ) # (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ) ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~18  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6_combout ) # (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ) ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000AA000000FFFF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_sec [4])) ) + ( GND ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~14  ))
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_sec [4])) ) + ( GND ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|counter_sec [4]),
	.datad(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N51
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2_combout  = (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \b2v_inst13|counter_sec [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_sec [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N21
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3_combout ) # (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2_combout ) ) + ( VCC ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datab(gnd),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000005F5F;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N24
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N3
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0_combout  = (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N48
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1_combout  = ( \b2v_inst13|counter_sec [4] & ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_sec [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1 .lut_mask = 64'h0000000033333333;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4_combout  = ( \b2v_inst13|counter_sec [3] & ( (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # 
// (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ) ) ) # ( !\b2v_inst13|counter_sec [3] & ( (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  & 
// !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datab(gnd),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst13|counter_sec [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h50505F5F50505F5F;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # 
// (\b2v_inst13|counter_sec [2]) ) ) # ( !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \b2v_inst13|counter_sec [2]) ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|counter_sec [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 64'h03030303CFCFCFCF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N12
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N15
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( \b2v_inst13|counter_sec [0] ) + ( VCC ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\b2v_inst13|counter_sec [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N18
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( GND ) + ( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div1|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|counter_sec [1])) ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|counter_sec [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N21
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_6~14_cout  = CARRY(( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div1|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7_combout )) ) + ( VCC ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datad(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h00000000000003CF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N24
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_6~10_cout  = CARRY(( GND ) + ( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4_combout )) ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N27
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div1|auto_generated|divider|divider|op_5~9_sumout )) # 
// (\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1_combout ) # (\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0_combout )))) ) + ( 
// \b2v_inst13|Div1|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N30
cyclonev_lcell_comb \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \b2v_inst13|Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N36
cyclonev_lcell_comb \b2v_inst13|Add6~0 (
// Equation(s):
// \b2v_inst13|Add6~0_combout  = ( \b2v_inst13|counter_sec [1] & ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( !\b2v_inst13|counter_sec [1] & ( \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_sec [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add6~0 .extended_lut = "off";
defparam \b2v_inst13|Add6~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \b2v_inst13|Add6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N48
cyclonev_lcell_comb \b2v_inst13|Add6~1 (
// Equation(s):
// \b2v_inst13|Add6~1_combout  = ( \b2v_inst13|counter_sec [2] & ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ) # (\b2v_inst13|counter_sec [1]) ) ) ) # ( 
// !\b2v_inst13|counter_sec [2] & ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|counter_sec [1] & !\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ) ) ) ) # ( \b2v_inst13|counter_sec [2] & ( 
// !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|counter_sec [1] & !\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ) ) ) ) # ( !\b2v_inst13|counter_sec [2] & ( 
// !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ) # (\b2v_inst13|counter_sec [1]) ) ) )

	.dataa(!\b2v_inst13|counter_sec [1]),
	.datab(gnd),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst13|counter_sec [2]),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add6~1 .extended_lut = "off";
defparam \b2v_inst13|Add6~1 .lut_mask = 64'h5F5FA0A0A0A05F5F;
defparam \b2v_inst13|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \b2v_inst13|Add6~2 (
// Equation(s):
// \b2v_inst13|Add6~2_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  $ 
// (!\b2v_inst13|counter_sec [3]) ) ) ) # ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  $ (!\b2v_inst13|counter_sec [3] $ (!\b2v_inst13|counter_sec [2])) ) ) ) # ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  $ (!\b2v_inst13|counter_sec [3] $ (((\b2v_inst13|counter_sec [2]) # (\b2v_inst13|counter_sec [1])))) ) ) 
// ) # ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  $ (!\b2v_inst13|counter_sec 
// [3] $ (((\b2v_inst13|counter_sec [1] & \b2v_inst13|counter_sec [2])))) ) ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(!\b2v_inst13|counter_sec [3]),
	.datac(!\b2v_inst13|counter_sec [1]),
	.datad(!\b2v_inst13|counter_sec [2]),
	.datae(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add6~2 .extended_lut = "off";
defparam \b2v_inst13|Add6~2 .lut_mask = 64'h6669699999666666;
defparam \b2v_inst13|Add6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N45
cyclonev_lcell_comb \b2v_inst13|Mux20~0 (
// Equation(s):
// \b2v_inst13|Mux20~0_combout  = ( \b2v_inst13|counter_sec [0] & ( (!\b2v_inst13|Add6~2_combout ) # (!\b2v_inst13|Add6~0_combout  $ (\b2v_inst13|Add6~1_combout )) ) ) # ( !\b2v_inst13|counter_sec [0] & ( (!\b2v_inst13|Add6~0_combout ) # 
// ((!\b2v_inst13|Add6~2_combout ) # (\b2v_inst13|Add6~1_combout )) ) )

	.dataa(!\b2v_inst13|Add6~0_combout ),
	.datab(!\b2v_inst13|Add6~1_combout ),
	.datac(!\b2v_inst13|Add6~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_sec [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux20~0 .extended_lut = "off";
defparam \b2v_inst13|Mux20~0 .lut_mask = 64'hFBFBFBFBF9F9F9F9;
defparam \b2v_inst13|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N0
cyclonev_lcell_comb \b2v_inst13|Mux19~0 (
// Equation(s):
// \b2v_inst13|Mux19~0_combout  = ( \b2v_inst13|Add6~2_combout  & ( (!\b2v_inst13|Add6~0_combout  & ((!\b2v_inst13|Add6~1_combout ) # (\b2v_inst13|counter_sec [0]))) # (\b2v_inst13|Add6~0_combout  & (!\b2v_inst13|Add6~1_combout  & \b2v_inst13|counter_sec 
// [0])) ) )

	.dataa(!\b2v_inst13|Add6~0_combout ),
	.datab(!\b2v_inst13|Add6~1_combout ),
	.datac(!\b2v_inst13|counter_sec [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Add6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux19~0 .extended_lut = "off";
defparam \b2v_inst13|Mux19~0 .lut_mask = 64'h000000008E8E8E8E;
defparam \b2v_inst13|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N18
cyclonev_lcell_comb \b2v_inst13|Mux18~0 (
// Equation(s):
// \b2v_inst13|Mux18~0_combout  = ( \b2v_inst13|counter_sec [1] & ( ((!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  $ (\b2v_inst13|counter_sec [2])))) # 
// (\b2v_inst13|counter_sec [0]) ) ) # ( !\b2v_inst13|counter_sec [1] & ( ((\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  $ (\b2v_inst13|counter_sec [2])))) # 
// (\b2v_inst13|counter_sec [0]) ) )

	.dataa(!\b2v_inst13|counter_sec [0]),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\b2v_inst13|counter_sec [2]),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_sec [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux18~0 .extended_lut = "off";
defparam \b2v_inst13|Mux18~0 .lut_mask = 64'h75577557D55DD55D;
defparam \b2v_inst13|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N3
cyclonev_lcell_comb \b2v_inst13|Mux17~0 (
// Equation(s):
// \b2v_inst13|Mux17~0_combout  = ( \b2v_inst13|counter_sec [0] & ( (\b2v_inst13|Add6~2_combout  & (!\b2v_inst13|Add6~0_combout  $ (!\b2v_inst13|Add6~1_combout ))) ) ) # ( !\b2v_inst13|counter_sec [0] & ( (\b2v_inst13|Add6~0_combout  & 
// (\b2v_inst13|Add6~1_combout  & \b2v_inst13|Add6~2_combout )) ) )

	.dataa(!\b2v_inst13|Add6~0_combout ),
	.datab(!\b2v_inst13|Add6~1_combout ),
	.datac(!\b2v_inst13|Add6~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_sec [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux17~0 .extended_lut = "off";
defparam \b2v_inst13|Mux17~0 .lut_mask = 64'h0101010106060606;
defparam \b2v_inst13|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N21
cyclonev_lcell_comb \b2v_inst13|Mux16~0 (
// Equation(s):
// \b2v_inst13|Mux16~0_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|counter_sec [0] & ((!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|counter_sec [2] & !\b2v_inst13|counter_sec 
// [1])) # (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\b2v_inst13|counter_sec [2] & \b2v_inst13|counter_sec [1])))) ) ) # ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|counter_sec [0] & 
// ((!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\b2v_inst13|counter_sec [2] & !\b2v_inst13|counter_sec [1])) # (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|counter_sec [2] & \b2v_inst13|counter_sec 
// [1])))) ) )

	.dataa(!\b2v_inst13|counter_sec [0]),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|counter_sec [2]),
	.datad(!\b2v_inst13|counter_sec [1]),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux16~0 .extended_lut = "off";
defparam \b2v_inst13|Mux16~0 .lut_mask = 64'h8002800208200820;
defparam \b2v_inst13|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N51
cyclonev_lcell_comb \b2v_inst13|Mux15~0 (
// Equation(s):
// \b2v_inst13|Mux15~0_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|counter_sec [2] & (!\b2v_inst13|counter_sec [1] & (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|counter_sec 
// [0]))) # (\b2v_inst13|counter_sec [2] & ((!\b2v_inst13|counter_sec [1] & (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & \b2v_inst13|counter_sec [0])) # (\b2v_inst13|counter_sec [1] & 
// (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  $ (!\b2v_inst13|counter_sec [0]))))) ) ) # ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|counter_sec [2] & ((!\b2v_inst13|counter_sec [1] & 
// (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & \b2v_inst13|counter_sec [0])) # (\b2v_inst13|counter_sec [1] & (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  $ (!\b2v_inst13|counter_sec [0]))))) # 
// (\b2v_inst13|counter_sec [2] & (!\b2v_inst13|counter_sec [1] & (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|counter_sec [0]))) ) )

	.dataa(!\b2v_inst13|counter_sec [2]),
	.datab(!\b2v_inst13|counter_sec [1]),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\b2v_inst13|counter_sec [0]),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux15~0 .extended_lut = "off";
defparam \b2v_inst13|Mux15~0 .lut_mask = 64'h4228422881148114;
defparam \b2v_inst13|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N42
cyclonev_lcell_comb \b2v_inst13|Mux14~0 (
// Equation(s):
// \b2v_inst13|Mux14~0_combout  = ( \b2v_inst13|Add6~2_combout  & ( (\b2v_inst13|Add6~0_combout  & (!\b2v_inst13|Add6~1_combout  $ (!\b2v_inst13|counter_sec [0]))) ) )

	.dataa(!\b2v_inst13|Add6~0_combout ),
	.datab(!\b2v_inst13|Add6~1_combout ),
	.datac(!\b2v_inst13|counter_sec [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Add6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux14~0 .extended_lut = "off";
defparam \b2v_inst13|Mux14~0 .lut_mask = 64'h0000000014141414;
defparam \b2v_inst13|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N54
cyclonev_lcell_comb \b2v_inst13|Mux27~0 (
// Equation(s):
// \b2v_inst13|Mux27~0_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) # ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  
// & ( (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux27~0 .extended_lut = "off";
defparam \b2v_inst13|Mux27~0 .lut_mask = 64'h77777777CCCCCCCC;
defparam \b2v_inst13|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N39
cyclonev_lcell_comb \b2v_inst13|Mux26~0 (
// Equation(s):
// \b2v_inst13|Mux26~0_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # 
// ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ) # (\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux26~0 .extended_lut = "off";
defparam \b2v_inst13|Mux26~0 .lut_mask = 64'hAFAFAFAF0A0A0A0A;
defparam \b2v_inst13|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N57
cyclonev_lcell_comb \b2v_inst13|Mux25~0 (
// Equation(s):
// \b2v_inst13|Mux25~0_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ) # (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) 
// ) # ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux25~0 .extended_lut = "off";
defparam \b2v_inst13|Mux25~0 .lut_mask = 64'hAAAAAAAAEEEEEEEE;
defparam \b2v_inst13|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N48
cyclonev_lcell_comb \b2v_inst13|Mux24~0 (
// Equation(s):
// \b2v_inst13|Mux24~0_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  $ (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) 
// # ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux24~0 .extended_lut = "off";
defparam \b2v_inst13|Mux24~0 .lut_mask = 64'h8888888866666666;
defparam \b2v_inst13|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N51
cyclonev_lcell_comb \b2v_inst13|Mux23~0 (
// Equation(s):
// \b2v_inst13|Mux23~0_combout  = ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & \b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux23~0 .extended_lut = "off";
defparam \b2v_inst13|Mux23~0 .lut_mask = 64'h1111111100000000;
defparam \b2v_inst13|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N6
cyclonev_lcell_comb \b2v_inst13|Mux22~0 (
// Equation(s):
// \b2v_inst13|Mux22~0_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) 
// # ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  & !\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux22~0 .extended_lut = "off";
defparam \b2v_inst13|Mux22~0 .lut_mask = 64'h4444444488888888;
defparam \b2v_inst13|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N9
cyclonev_lcell_comb \b2v_inst13|Mux21~0 (
// Equation(s):
// \b2v_inst13|Mux21~0_combout  = ( \b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout  $ (!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\b2v_inst13|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux21~0 .extended_lut = "off";
defparam \b2v_inst13|Mux21~0 .lut_mask = 64'h0000000066666666;
defparam \b2v_inst13|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \b2v_inst13|Add2~1 (
// Equation(s):
// \b2v_inst13|Add2~1_sumout  = SUM(( \b2v_inst13|counter_min [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst13|Add2~2  = CARRY(( \b2v_inst13|counter_min [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_min [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add2~1_sumout ),
	.cout(\b2v_inst13|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add2~1 .extended_lut = "off";
defparam \b2v_inst13|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst13|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N33
cyclonev_lcell_comb \b2v_inst13|Add2~5 (
// Equation(s):
// \b2v_inst13|Add2~5_sumout  = SUM(( \b2v_inst13|counter_min [1] ) + ( GND ) + ( \b2v_inst13|Add2~2  ))
// \b2v_inst13|Add2~6  = CARRY(( \b2v_inst13|counter_min [1] ) + ( GND ) + ( \b2v_inst13|Add2~2  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_min [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add2~5_sumout ),
	.cout(\b2v_inst13|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add2~5 .extended_lut = "off";
defparam \b2v_inst13|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst13|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N57
cyclonev_lcell_comb \b2v_inst13|counter_min[0]~1 (
// Equation(s):
// \b2v_inst13|counter_min[0]~1_combout  = ( \b2v_inst13|Equal0~0_combout  & ( ((\b2v_inst13|counter_mili [0] & (\b2v_inst13|counter_mili [1] & \b2v_inst13|Equal1~0_combout ))) # (\SW[8]~input_o ) ) ) # ( !\b2v_inst13|Equal0~0_combout  & ( \SW[8]~input_o  ) 
// )

	.dataa(!\b2v_inst13|counter_mili [0]),
	.datab(!\b2v_inst13|counter_mili [1]),
	.datac(!\b2v_inst13|Equal1~0_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(!\b2v_inst13|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_min[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_min[0]~1 .extended_lut = "off";
defparam \b2v_inst13|counter_min[0]~1 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \b2v_inst13|counter_min[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N8
dffeas \b2v_inst13|counter_min[1] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_min[0]~0_combout ),
	.sload(vcc),
	.ena(\b2v_inst13|counter_min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_min [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_min[1] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_min[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \b2v_inst13|Add2~9 (
// Equation(s):
// \b2v_inst13|Add2~9_sumout  = SUM(( \b2v_inst13|counter_min [2] ) + ( GND ) + ( \b2v_inst13|Add2~6  ))
// \b2v_inst13|Add2~10  = CARRY(( \b2v_inst13|counter_min [2] ) + ( GND ) + ( \b2v_inst13|Add2~6  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_min [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add2~9_sumout ),
	.cout(\b2v_inst13|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add2~9 .extended_lut = "off";
defparam \b2v_inst13|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst13|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N11
dffeas \b2v_inst13|counter_min[2] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_min[0]~0_combout ),
	.sload(vcc),
	.ena(\b2v_inst13|counter_min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_min [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_min[2] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_min[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N39
cyclonev_lcell_comb \b2v_inst13|Add2~13 (
// Equation(s):
// \b2v_inst13|Add2~13_sumout  = SUM(( \b2v_inst13|counter_min [3] ) + ( GND ) + ( \b2v_inst13|Add2~10  ))
// \b2v_inst13|Add2~14  = CARRY(( \b2v_inst13|counter_min [3] ) + ( GND ) + ( \b2v_inst13|Add2~10  ))

	.dataa(!\b2v_inst13|counter_min [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add2~13_sumout ),
	.cout(\b2v_inst13|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add2~13 .extended_lut = "off";
defparam \b2v_inst13|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst13|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N26
dffeas \b2v_inst13|counter_min[3] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_min[0]~0_combout ),
	.sload(vcc),
	.ena(\b2v_inst13|counter_min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_min [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_min[3] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_min[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N42
cyclonev_lcell_comb \b2v_inst13|Add2~25 (
// Equation(s):
// \b2v_inst13|Add2~25_sumout  = SUM(( \b2v_inst13|counter_min [4] ) + ( GND ) + ( \b2v_inst13|Add2~14  ))
// \b2v_inst13|Add2~26  = CARRY(( \b2v_inst13|counter_min [4] ) + ( GND ) + ( \b2v_inst13|Add2~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_min [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add2~25_sumout ),
	.cout(\b2v_inst13|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add2~25 .extended_lut = "off";
defparam \b2v_inst13|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst13|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N59
dffeas \b2v_inst13|counter_min[4] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_min[0]~0_combout ),
	.sload(vcc),
	.ena(\b2v_inst13|counter_min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_min [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_min[4] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_min[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N45
cyclonev_lcell_comb \b2v_inst13|Add2~21 (
// Equation(s):
// \b2v_inst13|Add2~21_sumout  = SUM(( \b2v_inst13|counter_min [5] ) + ( GND ) + ( \b2v_inst13|Add2~26  ))
// \b2v_inst13|Add2~22  = CARRY(( \b2v_inst13|counter_min [5] ) + ( GND ) + ( \b2v_inst13|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_min [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add2~21_sumout ),
	.cout(\b2v_inst13|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add2~21 .extended_lut = "off";
defparam \b2v_inst13|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst13|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N14
dffeas \b2v_inst13|counter_min[5] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_min[0]~0_combout ),
	.sload(vcc),
	.ena(\b2v_inst13|counter_min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_min [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_min[5] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_min[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N48
cyclonev_lcell_comb \b2v_inst13|Add2~17 (
// Equation(s):
// \b2v_inst13|Add2~17_sumout  = SUM(( \b2v_inst13|counter_min [6] ) + ( GND ) + ( \b2v_inst13|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_min [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add2~17 .extended_lut = "off";
defparam \b2v_inst13|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst13|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N35
dffeas \b2v_inst13|counter_min[6] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_min[0]~0_combout ),
	.sload(vcc),
	.ena(\b2v_inst13|counter_min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_min [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_min[6] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_min[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \b2v_inst13|Equal2~0 (
// Equation(s):
// \b2v_inst13|Equal2~0_combout  = ( \b2v_inst13|counter_min [5] & ( (!\b2v_inst13|counter_min [3] & (\b2v_inst13|counter_min [6] & !\b2v_inst13|counter_min [4])) ) )

	.dataa(!\b2v_inst13|counter_min [3]),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_min [6]),
	.datad(!\b2v_inst13|counter_min [4]),
	.datae(gnd),
	.dataf(!\b2v_inst13|counter_min [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Equal2~0 .extended_lut = "off";
defparam \b2v_inst13|Equal2~0 .lut_mask = 64'h000000000A000A00;
defparam \b2v_inst13|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \b2v_inst13|counter_min[0]~0 (
// Equation(s):
// \b2v_inst13|counter_min[0]~0_combout  = ( \b2v_inst13|Equal2~0_combout  & ( ((\b2v_inst13|counter_min [0] & (\b2v_inst13|counter_min [1] & !\b2v_inst13|counter_min [2]))) # (\SW[8]~input_o ) ) ) # ( !\b2v_inst13|Equal2~0_combout  & ( \SW[8]~input_o  ) )

	.dataa(!\b2v_inst13|counter_min [0]),
	.datab(!\b2v_inst13|counter_min [1]),
	.datac(!\b2v_inst13|counter_min [2]),
	.datad(!\SW[8]~input_o ),
	.datae(!\b2v_inst13|Equal2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|counter_min[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|counter_min[0]~0 .extended_lut = "off";
defparam \b2v_inst13|counter_min[0]~0 .lut_mask = 64'h00FF10FF00FF10FF;
defparam \b2v_inst13|counter_min[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N5
dffeas \b2v_inst13|counter_min[0] (
	.clk(\b2v_inst11|CLK_100_s~q ),
	.d(gnd),
	.asdata(\b2v_inst13|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst13|counter_min[0]~0_combout ),
	.sload(vcc),
	.ena(\b2v_inst13|counter_min[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst13|counter_min [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst13|counter_min[0] .is_wysiwyg = "true";
defparam \b2v_inst13|counter_min[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N0
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \b2v_inst13|counter_min [3] ) + ( !VCC ) + ( !VCC ))
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \b2v_inst13|counter_min [3] ) + ( !VCC ) + ( !VCC ))
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_min [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N3
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \b2v_inst13|counter_min [4] ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \b2v_inst13|counter_min [4] ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_min [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N6
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\b2v_inst13|counter_min [5] ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\b2v_inst13|counter_min [5] ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\b2v_inst13|counter_min [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_min [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N9
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \b2v_inst13|counter_min [6] ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \b2v_inst13|counter_min [6] ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(!\b2v_inst13|counter_min [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N12
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N54
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N3
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \b2v_inst13|counter_min [6] ) )

	.dataa(!\b2v_inst13|counter_min [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6 .lut_mask = 64'h0000000055555555;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N51
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7_combout  = (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & !\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 64'h4444444444444444;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N57
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \b2v_inst13|counter_min [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_min [4]),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h0000000000FF00FF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N18
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N21
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \b2v_inst13|counter_min [2] ) + ( VCC ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~26_cout  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~22  = CARRY(( \b2v_inst13|counter_min [2] ) + ( VCC ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_min [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N24
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_min [3])) ) + ( GND ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~22  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~18  = CARRY(( (!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_min [3])) ) + ( GND ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_min [3]),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003F3;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N27
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~9_sumout  = SUM(( VCC ) + ( (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7_combout ) ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~18  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~10  = CARRY(( VCC ) + ( (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7_combout ) ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000AA000000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N30
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( GND ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) 
// # (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_min [5])) ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~10  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~14  = CARRY(( GND ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|counter_min [5])) ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|counter_min [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N33
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6_combout ) # (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5_combout ) ) + ( VCC ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h00000000000055FF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N36
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N3
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~9_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N42
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N45
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4_combout  = (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \b2v_inst13|counter_min [5])

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_min [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 64'h0033003300330033;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N48
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1_combout  = (!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\b2v_inst13|counter_min [4])))

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\b2v_inst13|counter_min [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = 64'h4477447744774477;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N12
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( 
// \b2v_inst13|counter_min [3] ) ) ) # ( !\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \b2v_inst13|counter_min [3] ) ) ) # ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_min [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9 .lut_mask = 64'h0000FFFF33333333;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N15
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \b2v_inst13|counter_min [1] ) + ( VCC ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~26_cout  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~22  = CARRY(( \b2v_inst13|counter_min [1] ) + ( VCC ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\b2v_inst13|counter_min [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000005555;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|counter_min [2])) ) + ( GND ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~22  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~18  = CARRY(( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|counter_min [2])) ) + ( GND ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\b2v_inst13|counter_min [2]),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00001D1D;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N21
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout )) ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~18  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout )) ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~14  ))
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N27
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~13_sumout )) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4_combout ) # (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3_combout )))) ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1_combout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 64'h0000000033333333;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout  & ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout ) ) ) # ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout  & ( (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N9
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11_combout  = (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\b2v_inst13|counter_min [2]))

	.dataa(!\b2v_inst13|counter_min [2]),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_7~22_cout  = CARRY(( \b2v_inst13|counter_min [0] ) + ( VCC ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|counter_min [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_7~18_cout  = CARRY(( GND ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|counter_min [1])) ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|counter_min [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FC3000000000;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N45
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11_combout )) ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000FC300000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_7~10_cout  = CARRY(( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\b2v_inst13|Div2|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10_combout )) ) + ( GND ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datad(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\b2v_inst13|Div2|auto_generated|divider|divider|op_6~9_sumout )))) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2_combout )) # (\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0_combout ))) ) + ( VCC ) + ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\b2v_inst13|Div2|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001D3F;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N24
cyclonev_lcell_comb \b2v_inst13|Add8~0 (
// Equation(s):
// \b2v_inst13|Add8~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\b2v_inst13|counter_min [1] ) ) # ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \b2v_inst13|counter_min [1] ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|counter_min [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add8~0 .extended_lut = "off";
defparam \b2v_inst13|Add8~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \b2v_inst13|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N6
cyclonev_lcell_comb \b2v_inst13|Add8~2 (
// Equation(s):
// \b2v_inst13|Add8~2_combout  = ( \b2v_inst13|counter_min [3] & ( \b2v_inst13|counter_min [1] & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  $ (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  $ 
// (((!\b2v_inst13|counter_min [2] & !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( !\b2v_inst13|counter_min [3] & ( \b2v_inst13|counter_min [1] & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  $ 
// (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  $ (((\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ) # (\b2v_inst13|counter_min [2])))) ) ) ) # ( \b2v_inst13|counter_min [3] & ( !\b2v_inst13|counter_min [1] & ( 
// !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  $ (((!\b2v_inst13|counter_min [2] & (\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout )) # 
// (\b2v_inst13|counter_min [2] & (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( !\b2v_inst13|counter_min [3] & ( !\b2v_inst13|counter_min [1] & ( 
// !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  $ (((!\b2v_inst13|counter_min [2] & ((!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ) # (\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ))) # 
// (\b2v_inst13|counter_min [2] & ((!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ) # (\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ))))) ) ) )

	.dataa(!\b2v_inst13|counter_min [2]),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\b2v_inst13|counter_min [3]),
	.dataf(!\b2v_inst13|counter_min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add8~2 .extended_lut = "off";
defparam \b2v_inst13|Add8~2 .lut_mask = 64'h24DBDB246C93936C;
defparam \b2v_inst13|Add8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N9
cyclonev_lcell_comb \b2v_inst13|Add8~1 (
// Equation(s):
// \b2v_inst13|Add8~1_combout  = ( \b2v_inst13|counter_min [2] & ( \b2v_inst13|counter_min [1] & ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  ) ) ) # ( !\b2v_inst13|counter_min [2] & ( \b2v_inst13|counter_min [1] & ( 
// !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  ) ) ) # ( \b2v_inst13|counter_min [2] & ( !\b2v_inst13|counter_min [1] & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  $ 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ) ) ) ) # ( !\b2v_inst13|counter_min [2] & ( !\b2v_inst13|counter_min [1] & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  $ 
// (!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ) ) ) )

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\b2v_inst13|counter_min [2]),
	.dataf(!\b2v_inst13|counter_min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Add8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Add8~1 .extended_lut = "off";
defparam \b2v_inst13|Add8~1 .lut_mask = 64'h55AAAA55FF0000FF;
defparam \b2v_inst13|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N21
cyclonev_lcell_comb \b2v_inst13|Mux34~0 (
// Equation(s):
// \b2v_inst13|Mux34~0_combout  = (!\b2v_inst13|Add8~2_combout ) # ((!\b2v_inst13|Add8~0_combout  & ((!\b2v_inst13|counter_min [0]) # (!\b2v_inst13|Add8~1_combout ))) # (\b2v_inst13|Add8~0_combout  & ((\b2v_inst13|Add8~1_combout ))))

	.dataa(!\b2v_inst13|counter_min [0]),
	.datab(!\b2v_inst13|Add8~0_combout ),
	.datac(!\b2v_inst13|Add8~2_combout ),
	.datad(!\b2v_inst13|Add8~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux34~0 .extended_lut = "off";
defparam \b2v_inst13|Mux34~0 .lut_mask = 64'hFCFBFCFBFCFBFCFB;
defparam \b2v_inst13|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N24
cyclonev_lcell_comb \b2v_inst13|Mux33~0 (
// Equation(s):
// \b2v_inst13|Mux33~0_combout  = ( \b2v_inst13|Add8~0_combout  & ( (\b2v_inst13|Add8~2_combout  & (!\b2v_inst13|Add8~1_combout  & \b2v_inst13|counter_min [0])) ) ) # ( !\b2v_inst13|Add8~0_combout  & ( (\b2v_inst13|Add8~2_combout  & 
// ((!\b2v_inst13|Add8~1_combout ) # (\b2v_inst13|counter_min [0]))) ) )

	.dataa(!\b2v_inst13|Add8~2_combout ),
	.datab(!\b2v_inst13|Add8~1_combout ),
	.datac(!\b2v_inst13|counter_min [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux33~0 .extended_lut = "off";
defparam \b2v_inst13|Mux33~0 .lut_mask = 64'h4545454504040404;
defparam \b2v_inst13|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N15
cyclonev_lcell_comb \b2v_inst13|Mux32~0 (
// Equation(s):
// \b2v_inst13|Mux32~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|counter_min [0] ) ) # ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|counter_min [0] ) ) # ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|counter_min [0] & ( (\b2v_inst13|counter_min [2] & (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  $ (!\b2v_inst13|counter_min [1]))) ) ) ) # ( 
// !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|counter_min [0] & ( (!\b2v_inst13|counter_min [2] & (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  $ (!\b2v_inst13|counter_min [1]))) ) ) )

	.dataa(!\b2v_inst13|counter_min [2]),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\b2v_inst13|counter_min [1]),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\b2v_inst13|counter_min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux32~0 .extended_lut = "off";
defparam \b2v_inst13|Mux32~0 .lut_mask = 64'h28281414FFFFFFFF;
defparam \b2v_inst13|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \b2v_inst13|Mux31~0 (
// Equation(s):
// \b2v_inst13|Mux31~0_combout  = ( \b2v_inst13|Add8~0_combout  & ( (\b2v_inst13|Add8~2_combout  & (!\b2v_inst13|counter_min [0] $ (!\b2v_inst13|Add8~1_combout ))) ) ) # ( !\b2v_inst13|Add8~0_combout  & ( (\b2v_inst13|counter_min [0] & 
// (\b2v_inst13|Add8~1_combout  & \b2v_inst13|Add8~2_combout )) ) )

	.dataa(!\b2v_inst13|counter_min [0]),
	.datab(gnd),
	.datac(!\b2v_inst13|Add8~1_combout ),
	.datad(!\b2v_inst13|Add8~2_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst13|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux31~0 .extended_lut = "off";
defparam \b2v_inst13|Mux31~0 .lut_mask = 64'h00050005005A005A;
defparam \b2v_inst13|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N57
cyclonev_lcell_comb \b2v_inst13|Mux30~0 (
// Equation(s):
// \b2v_inst13|Mux30~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|counter_min [0] & ( (!\b2v_inst13|counter_min [2] & (\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & \b2v_inst13|counter_min 
// [1])) # (\b2v_inst13|counter_min [2] & (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & !\b2v_inst13|counter_min [1])) ) ) ) # ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|counter_min [0] & ( 
// (!\b2v_inst13|counter_min [2] & (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & !\b2v_inst13|counter_min [1])) # (\b2v_inst13|counter_min [2] & (\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & \b2v_inst13|counter_min 
// [1])) ) ) )

	.dataa(!\b2v_inst13|counter_min [2]),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\b2v_inst13|counter_min [1]),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\b2v_inst13|counter_min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux30~0 .extended_lut = "off";
defparam \b2v_inst13|Mux30~0 .lut_mask = 64'h8181424200000000;
defparam \b2v_inst13|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N0
cyclonev_lcell_comb \b2v_inst13|Mux29~0 (
// Equation(s):
// \b2v_inst13|Mux29~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & (!\b2v_inst13|counter_min [2] & (!\b2v_inst13|counter_min [0] $ 
// (!\b2v_inst13|counter_min [1])))) # (\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\b2v_inst13|counter_min [2] & (!\b2v_inst13|counter_min [0] $ (!\b2v_inst13|counter_min [1])))) ) ) # ( 
// !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( (!\b2v_inst13|counter_min [0] & (!\b2v_inst13|counter_min [1] & (!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  $ (!\b2v_inst13|counter_min [2])))) # 
// (\b2v_inst13|counter_min [0] & (\b2v_inst13|counter_min [1] & (!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  $ (\b2v_inst13|counter_min [2])))) ) )

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\b2v_inst13|counter_min [2]),
	.datac(!\b2v_inst13|counter_min [0]),
	.datad(!\b2v_inst13|counter_min [1]),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux29~0 .extended_lut = "off";
defparam \b2v_inst13|Mux29~0 .lut_mask = 64'h6009099060090990;
defparam \b2v_inst13|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N27
cyclonev_lcell_comb \b2v_inst13|Mux28~0 (
// Equation(s):
// \b2v_inst13|Mux28~0_combout  = (\b2v_inst13|Add8~2_combout  & (\b2v_inst13|Add8~0_combout  & (!\b2v_inst13|Add8~1_combout  $ (!\b2v_inst13|counter_min [0]))))

	.dataa(!\b2v_inst13|Add8~2_combout ),
	.datab(!\b2v_inst13|Add8~1_combout ),
	.datac(!\b2v_inst13|Add8~0_combout ),
	.datad(!\b2v_inst13|counter_min [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux28~0 .extended_lut = "off";
defparam \b2v_inst13|Mux28~0 .lut_mask = 64'h0104010401040104;
defparam \b2v_inst13|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N51
cyclonev_lcell_comb \b2v_inst13|Mux41~0 (
// Equation(s):
// \b2v_inst13|Mux41~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  ) ) ) 
// # ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ) # 
// (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) ) # ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) # ( 
// !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux41~0 .extended_lut = "off";
defparam \b2v_inst13|Mux41~0 .lut_mask = 64'hFFFFFFFF5F5FAAAA;
defparam \b2v_inst13|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N18
cyclonev_lcell_comb \b2v_inst13|Mux40~0 (
// Equation(s):
// \b2v_inst13|Mux40~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) ) # ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( 
// (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ) # (\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux40~0 .extended_lut = "off";
defparam \b2v_inst13|Mux40~0 .lut_mask = 64'h00000000CFCF0C0C;
defparam \b2v_inst13|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N0
cyclonev_lcell_comb \b2v_inst13|Mux39~0 (
// Equation(s):
// \b2v_inst13|Mux39~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux39~0 .extended_lut = "off";
defparam \b2v_inst13|Mux39~0 .lut_mask = 64'hFFFFFFFF0000F0F0;
defparam \b2v_inst13|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N57
cyclonev_lcell_comb \b2v_inst13|Mux38~0 (
// Equation(s):
// \b2v_inst13|Mux38~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  $ 
// (!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout )) ) )

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux38~0 .extended_lut = "off";
defparam \b2v_inst13|Mux38~0 .lut_mask = 64'h2020202012121212;
defparam \b2v_inst13|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N42
cyclonev_lcell_comb \b2v_inst13|Mux37~0 (
// Equation(s):
// \b2v_inst13|Mux37~0_combout  = ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux37~0 .extended_lut = "off";
defparam \b2v_inst13|Mux37~0 .lut_mask = 64'h000000000F0F0000;
defparam \b2v_inst13|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N39
cyclonev_lcell_comb \b2v_inst13|Mux36~0 (
// Equation(s):
// \b2v_inst13|Mux36~0_combout  = ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( 
// \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux36~0 .extended_lut = "off";
defparam \b2v_inst13|Mux36~0 .lut_mask = 64'h0000AAAAAAAA0000;
defparam \b2v_inst13|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N33
cyclonev_lcell_comb \b2v_inst13|Mux35~0 (
// Equation(s):
// \b2v_inst13|Mux35~0_combout  = ( \b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( !\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout  $ 
// (!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ) ) ) )

	.dataa(!\b2v_inst13|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\b2v_inst13|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst13|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\b2v_inst13|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst13|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst13|Mux35~0 .extended_lut = "off";
defparam \b2v_inst13|Mux35~0 .lut_mask = 64'h0000000000005A5A;
defparam \b2v_inst13|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N18
cyclonev_lcell_comb \b2v_inst|rClk[0]~0 (
// Equation(s):
// \b2v_inst|rClk[0]~0_combout  = ( !\b2v_inst|rClk [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rClk [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rClk[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rClk[0]~0 .extended_lut = "off";
defparam \b2v_inst|rClk[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \b2v_inst|rClk[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N54
cyclonev_lcell_comb \b2v_inst|rClk[0]~feeder (
// Equation(s):
// \b2v_inst|rClk[0]~feeder_combout  = ( \b2v_inst|rClk[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rClk[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rClk[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rClk[0]~feeder .extended_lut = "off";
defparam \b2v_inst|rClk[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rClk[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N56
dffeas \b2v_inst|rClk[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\b2v_inst|rClk[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rClk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rClk[0] .is_wysiwyg = "true";
defparam \b2v_inst|rClk[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \b2v_inst3|gen~18 (
// Equation(s):
// \b2v_inst3|gen~18_combout  = (!\b2v_inst2|comptX [7] & (\b2v_inst2|comptX [8] & !\b2v_inst2|comptX [6]))

	.dataa(!\b2v_inst2|comptX [7]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~18 .extended_lut = "off";
defparam \b2v_inst3|gen~18 .lut_mask = 64'h2200220022002200;
defparam \b2v_inst3|gen~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \b2v_inst3|LessThan21~0 (
// Equation(s):
// \b2v_inst3|LessThan21~0_combout  = ( \b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [3] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (((!\b2v_inst2|comptX 
// [8])))) ) ) ) # ( !\b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [3] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (((!\b2v_inst2|comptX [8])))) ) ) ) # ( 
// \b2v_inst2|comptX [4] & ( !\b2v_inst2|comptX [3] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (((!\b2v_inst2|comptX [8])))) ) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst2|LessThan4~0_combout ),
	.datad(!\b2v_inst2|comptX [8]),
	.datae(!\b2v_inst2|comptX [4]),
	.dataf(!\b2v_inst2|comptX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan21~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan21~0 .lut_mask = 64'h000075AA75AA75AA;
defparam \b2v_inst3|LessThan21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \b2v_inst2|X[3]~3 (
// Equation(s):
// \b2v_inst2|X[3]~3_combout  = ( \b2v_inst2|comptX [7] & ( (!\b2v_inst2|comptX [9] & (!\b2v_inst2|comptX [8] & \b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [9] & (\b2v_inst2|comptX [8])) ) ) # ( !\b2v_inst2|comptX [7] & ( !\b2v_inst2|comptX [9] $ 
// (\b2v_inst2|comptX [8]) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|LessThan4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[3]~3 .extended_lut = "off";
defparam \b2v_inst2|X[3]~3 .lut_mask = 64'h9999999919191919;
defparam \b2v_inst2|X[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N27
cyclonev_lcell_comb \b2v_inst3|LessThan8~0 (
// Equation(s):
// \b2v_inst3|LessThan8~0_combout  = ( !\b2v_inst2|comptX[1]~DUPLICATE_q  & ( !\b2v_inst2|comptX [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|comptX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan8~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan8~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \b2v_inst3|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N3
cyclonev_lcell_comb \b2v_inst3|LessThan8~1 (
// Equation(s):
// \b2v_inst3|LessThan8~1_combout  = ( !\b2v_inst3|LessThan8~0_combout  & ( \b2v_inst2|comptX [2] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & 
// (((!\b2v_inst2|comptX [8])))) ) ) )

	.dataa(!\b2v_inst2|comptX [7]),
	.datab(!\b2v_inst2|comptX [9]),
	.datac(!\b2v_inst2|LessThan4~0_combout ),
	.datad(!\b2v_inst2|comptX [8]),
	.datae(!\b2v_inst3|LessThan8~0_combout ),
	.dataf(!\b2v_inst2|comptX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan8~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan8~1 .lut_mask = 64'h0000000073CC0000;
defparam \b2v_inst3|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \b2v_inst3|LessThan21~1 (
// Equation(s):
// \b2v_inst3|LessThan21~1_combout  = ( \b2v_inst3|LessThan8~1_combout  & ( (!\b2v_inst2|X[3]~3_combout  & ((!\b2v_inst3|gen~18_combout ) # (\b2v_inst2|comptX [5]))) ) ) # ( !\b2v_inst3|LessThan8~1_combout  & ( (!\b2v_inst2|X[3]~3_combout  & 
// ((!\b2v_inst3|gen~18_combout ) # ((\b2v_inst2|comptX [5] & \b2v_inst3|LessThan21~0_combout )))) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst3|gen~18_combout ),
	.datac(!\b2v_inst3|LessThan21~0_combout ),
	.datad(!\b2v_inst2|X[3]~3_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|LessThan8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan21~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan21~1 .lut_mask = 64'hCD00CD00DD00DD00;
defparam \b2v_inst3|LessThan21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N42
cyclonev_lcell_comb \b2v_inst3|LessThan4~0 (
// Equation(s):
// \b2v_inst3|LessThan4~0_combout  = ( \b2v_inst2|comptX[1]~DUPLICATE_q  & ( \b2v_inst2|comptX [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.dataf(!\b2v_inst2|comptX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan4~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan4~0 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst3|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N12
cyclonev_lcell_comb \b2v_inst3|LessThan4~1 (
// Equation(s):
// \b2v_inst3|LessThan4~1_combout  = ( \b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [5] & ( !\b2v_inst2|X[3]~3_combout  ) ) ) # ( !\b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [5] & ( !\b2v_inst2|X[3]~3_combout  ) ) ) # ( \b2v_inst2|comptX [4] & ( 
// !\b2v_inst2|comptX [5] & ( (!\b2v_inst2|X[3]~3_combout  & ((!\b2v_inst3|gen~18_combout ) # ((\b2v_inst3|LessThan4~0_combout  & \b2v_inst2|comptX [3])))) ) ) ) # ( !\b2v_inst2|comptX [4] & ( !\b2v_inst2|comptX [5] & ( (!\b2v_inst2|X[3]~3_combout  & 
// !\b2v_inst3|gen~18_combout ) ) ) )

	.dataa(!\b2v_inst3|LessThan4~0_combout ),
	.datab(!\b2v_inst2|comptX [3]),
	.datac(!\b2v_inst2|X[3]~3_combout ),
	.datad(!\b2v_inst3|gen~18_combout ),
	.datae(!\b2v_inst2|comptX [4]),
	.dataf(!\b2v_inst2|comptX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan4~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan4~1 .lut_mask = 64'hF000F010F0F0F0F0;
defparam \b2v_inst3|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N0
cyclonev_lcell_comb \b2v_inst3|gen~20 (
// Equation(s):
// \b2v_inst3|gen~20_combout  = ( \b2v_inst3|LessThan4~1_combout  & ( !\b2v_inst3|LessThan21~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst3|LessThan21~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst3|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~20 .extended_lut = "off";
defparam \b2v_inst3|gen~20 .lut_mask = 64'h00000000F0F0F0F0;
defparam \b2v_inst3|gen~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \b2v_inst3|LessThan26~1 (
// Equation(s):
// \b2v_inst3|LessThan26~1_combout  = ( \b2v_inst2|Add6~25_sumout  & ( \b2v_inst2|Add6~33_sumout  & ( (\b2v_inst2|IMGY_out~3_combout  & (((\b2v_inst2|Add6~29_sumout ) # (\b2v_inst2|Add6~1_sumout )) # (\b2v_inst2|Add6~13_sumout ))) ) ) ) # ( 
// !\b2v_inst2|Add6~25_sumout  & ( \b2v_inst2|Add6~33_sumout  & ( (\b2v_inst2|IMGY_out~3_combout  & ((\b2v_inst2|Add6~29_sumout ) # (\b2v_inst2|Add6~13_sumout ))) ) ) ) # ( \b2v_inst2|Add6~25_sumout  & ( !\b2v_inst2|Add6~33_sumout  & ( 
// (\b2v_inst2|IMGY_out~3_combout  & ((\b2v_inst2|Add6~29_sumout ) # (\b2v_inst2|Add6~13_sumout ))) ) ) ) # ( !\b2v_inst2|Add6~25_sumout  & ( !\b2v_inst2|Add6~33_sumout  & ( (\b2v_inst2|IMGY_out~3_combout  & ((\b2v_inst2|Add6~29_sumout ) # 
// (\b2v_inst2|Add6~13_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~13_sumout ),
	.datab(!\b2v_inst2|Add6~1_sumout ),
	.datac(!\b2v_inst2|IMGY_out~3_combout ),
	.datad(!\b2v_inst2|Add6~29_sumout ),
	.datae(!\b2v_inst2|Add6~25_sumout ),
	.dataf(!\b2v_inst2|Add6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan26~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan26~1 .lut_mask = 64'h050F050F050F070F;
defparam \b2v_inst3|LessThan26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N33
cyclonev_lcell_comb \b2v_inst3|LessThan26~0 (
// Equation(s):
// \b2v_inst3|LessThan26~0_combout  = ( !\b2v_inst2|Add6~17_sumout  & ( !\b2v_inst2|Add6~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst2|Add6~17_sumout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan26~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan26~0 .lut_mask = 64'hFFFF000000000000;
defparam \b2v_inst3|LessThan26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N3
cyclonev_lcell_comb \b2v_inst3|LessThan24~1 (
// Equation(s):
// \b2v_inst3|LessThan24~1_combout  = ( \b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Add6~13_sumout  & (\b2v_inst2|Add6~1_sumout  & (\b2v_inst2|Add6~33_sumout  & \b2v_inst2|Add6~29_sumout ))) ) )

	.dataa(!\b2v_inst2|Add6~13_sumout ),
	.datab(!\b2v_inst2|Add6~1_sumout ),
	.datac(!\b2v_inst2|Add6~33_sumout ),
	.datad(!\b2v_inst2|Add6~29_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|IMGY_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan24~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan24~1 .lut_mask = 64'h0000000000010001;
defparam \b2v_inst3|LessThan24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \b2v_inst3|gen~19 (
// Equation(s):
// \b2v_inst3|gen~19_combout  = ( \b2v_inst3|LessThan24~1_combout  & ( \b2v_inst2|Add6~5_sumout  & ( (!\b2v_inst2|Y[4]~1_combout ) # ((!\b2v_inst3|LessThan26~1_combout  & (!\b2v_inst2|Add6~9_sumout  & \b2v_inst3|LessThan26~0_combout ))) ) ) ) # ( 
// !\b2v_inst3|LessThan24~1_combout  & ( \b2v_inst2|Add6~5_sumout  & ( (!\b2v_inst3|LessThan26~1_combout  & (!\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|Y[4]~1_combout  & \b2v_inst3|LessThan26~0_combout ))) ) ) ) # ( \b2v_inst3|LessThan24~1_combout  & ( 
// !\b2v_inst2|Add6~5_sumout  & ( (!\b2v_inst2|Y[4]~1_combout ) # ((!\b2v_inst2|Add6~9_sumout  & \b2v_inst3|LessThan26~0_combout )) ) ) )

	.dataa(!\b2v_inst3|LessThan26~1_combout ),
	.datab(!\b2v_inst2|Add6~9_sumout ),
	.datac(!\b2v_inst2|Y[4]~1_combout ),
	.datad(!\b2v_inst3|LessThan26~0_combout ),
	.datae(!\b2v_inst3|LessThan24~1_combout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~19 .extended_lut = "off";
defparam \b2v_inst3|gen~19 .lut_mask = 64'h0000F0FC0008F0F8;
defparam \b2v_inst3|gen~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N9
cyclonev_lcell_comb \b2v_inst3|LessThan23~0 (
// Equation(s):
// \b2v_inst3|LessThan23~0_combout  = (\b2v_inst2|comptX [3] & \b2v_inst2|comptX [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|comptX [3]),
	.datad(!\b2v_inst2|comptX [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan23~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan23~0 .lut_mask = 64'h000F000F000F000F;
defparam \b2v_inst3|LessThan23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
cyclonev_lcell_comb \b2v_inst3|LessThan23~1 (
// Equation(s):
// \b2v_inst3|LessThan23~1_combout  = ( \b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [8] & ( (!\b2v_inst3|LessThan23~0_combout  & \b2v_inst2|comptX [9]) ) ) ) # ( !\b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [8] & ( !\b2v_inst3|LessThan23~0_combout  ) ) ) # ( 
// \b2v_inst2|comptX [4] & ( !\b2v_inst2|comptX [8] & ( (!\b2v_inst3|LessThan23~0_combout  & (!\b2v_inst2|comptX [9] & ((!\b2v_inst2|comptX [7]) # (\b2v_inst2|LessThan4~0_combout )))) ) ) ) # ( !\b2v_inst2|comptX [4] & ( !\b2v_inst2|comptX [8] & ( 
// !\b2v_inst3|LessThan23~0_combout  ) ) )

	.dataa(!\b2v_inst3|LessThan23~0_combout ),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst2|LessThan4~0_combout ),
	.datad(!\b2v_inst2|comptX [9]),
	.datae(!\b2v_inst2|comptX [4]),
	.dataf(!\b2v_inst2|comptX [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan23~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan23~1 .lut_mask = 64'hAAAA8A00AAAA00AA;
defparam \b2v_inst3|LessThan23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N33
cyclonev_lcell_comb \b2v_inst3|LessThan23~2 (
// Equation(s):
// \b2v_inst3|LessThan23~2_combout  = ( \b2v_inst3|LessThan23~1_combout  & ( (!\b2v_inst3|gen~18_combout  & !\b2v_inst2|X[3]~3_combout ) ) ) # ( !\b2v_inst3|LessThan23~1_combout  & ( (!\b2v_inst2|X[3]~3_combout  & ((!\b2v_inst3|gen~18_combout ) # 
// (\b2v_inst2|comptX [5]))) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst3|gen~18_combout ),
	.datac(!\b2v_inst2|X[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst3|LessThan23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan23~2 .extended_lut = "off";
defparam \b2v_inst3|LessThan23~2 .lut_mask = 64'hD0D0D0D0C0C0C0C0;
defparam \b2v_inst3|LessThan23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \b2v_inst3|LessThan25~0 (
// Equation(s):
// \b2v_inst3|LessThan25~0_combout  = ( \b2v_inst2|LessThan4~0_combout  & ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  & (\b2v_inst2|comptX [0] & (!\b2v_inst2|comptX [8] $ (!\b2v_inst2|comptX [9])))) ) ) ) # ( 
// !\b2v_inst2|LessThan4~0_combout  & ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  & (\b2v_inst2|comptX [0] & ((!\b2v_inst2|comptX [8]) # (!\b2v_inst2|comptX [9])))) ) ) ) # ( \b2v_inst2|LessThan4~0_combout  & ( !\b2v_inst2|comptX [7] & ( 
// (\b2v_inst2|comptX[1]~DUPLICATE_q  & (\b2v_inst2|comptX [0] & (!\b2v_inst2|comptX [8] $ (!\b2v_inst2|comptX [9])))) ) ) ) # ( !\b2v_inst2|LessThan4~0_combout  & ( !\b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  & (\b2v_inst2|comptX [0] & 
// (!\b2v_inst2|comptX [8] $ (!\b2v_inst2|comptX [9])))) ) ) )

	.dataa(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|comptX [9]),
	.datad(!\b2v_inst2|comptX [0]),
	.datae(!\b2v_inst2|LessThan4~0_combout ),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan25~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan25~0 .lut_mask = 64'h0014001400540014;
defparam \b2v_inst3|LessThan25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \b2v_inst3|LessThan25~1 (
// Equation(s):
// \b2v_inst3|LessThan25~1_combout  = ( !\b2v_inst3|LessThan25~0_combout  & ( (!\b2v_inst2|comptX [3] & !\b2v_inst2|comptX [2]) ) )

	.dataa(!\b2v_inst2|comptX [3]),
	.datab(!\b2v_inst2|comptX [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst3|LessThan25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan25~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan25~1 .lut_mask = 64'h8888888800000000;
defparam \b2v_inst3|LessThan25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N48
cyclonev_lcell_comb \b2v_inst3|gen~22 (
// Equation(s):
// \b2v_inst3|gen~22_combout  = ( \b2v_inst3|LessThan25~1_combout  & ( (\b2v_inst3|gen~18_combout  & \b2v_inst3|LessThan23~2_combout ) ) ) # ( !\b2v_inst3|LessThan25~1_combout  & ( (\b2v_inst3|gen~18_combout  & (\b2v_inst3|LessThan23~2_combout  & 
// ((!\b2v_inst2|comptX [5]) # (!\b2v_inst2|comptX [4])))) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst3|gen~18_combout ),
	.datac(!\b2v_inst3|LessThan23~2_combout ),
	.datad(!\b2v_inst2|comptX [4]),
	.datae(gnd),
	.dataf(!\b2v_inst3|LessThan25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~22 .extended_lut = "off";
defparam \b2v_inst3|gen~22 .lut_mask = 64'h0302030203030303;
defparam \b2v_inst3|gen~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \b2v_inst3|LessThan19~0 (
// Equation(s):
// \b2v_inst3|LessThan19~0_combout  = ( \b2v_inst2|Add6~25_sumout  & ( \b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Add6~13_sumout  & (\b2v_inst2|Add6~1_sumout  & \b2v_inst2|Add6~29_sumout )) ) ) ) # ( !\b2v_inst2|Add6~25_sumout  & ( 
// \b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Add6~13_sumout  & (\b2v_inst2|Add6~1_sumout  & (\b2v_inst2|Add6~33_sumout  & \b2v_inst2|Add6~29_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~13_sumout ),
	.datab(!\b2v_inst2|Add6~1_sumout ),
	.datac(!\b2v_inst2|Add6~33_sumout ),
	.datad(!\b2v_inst2|Add6~29_sumout ),
	.datae(!\b2v_inst2|Add6~25_sumout ),
	.dataf(!\b2v_inst2|IMGY_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan19~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan19~0 .lut_mask = 64'h0000000000010011;
defparam \b2v_inst3|LessThan19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N21
cyclonev_lcell_comb \b2v_inst3|LessThan24~0 (
// Equation(s):
// \b2v_inst3|LessThan24~0_combout  = ( \b2v_inst2|Add6~17_sumout  & ( \b2v_inst2|Y[4]~1_combout  ) ) # ( !\b2v_inst2|Add6~17_sumout  & ( \b2v_inst2|Y[4]~1_combout  & ( ((\b2v_inst2|Add6~9_sumout ) # (\b2v_inst2|Add6~5_sumout )) # (\b2v_inst2|Add6~21_sumout 
// ) ) ) )

	.dataa(!\b2v_inst2|Add6~21_sumout ),
	.datab(gnd),
	.datac(!\b2v_inst2|Add6~5_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst2|Add6~17_sumout ),
	.dataf(!\b2v_inst2|Y[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan24~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan24~0 .lut_mask = 64'h000000005FFFFFFF;
defparam \b2v_inst3|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \b2v_inst3|LessThan18~0 (
// Equation(s):
// \b2v_inst3|LessThan18~0_combout  = ( \b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Add6~13_sumout  & ((\b2v_inst2|Add6~29_sumout ) # (\b2v_inst2|Add6~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\b2v_inst2|Add6~1_sumout ),
	.datac(!\b2v_inst2|Add6~29_sumout ),
	.datad(!\b2v_inst2|Add6~13_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|IMGY_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan18~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan18~0 .lut_mask = 64'h00000000003F003F;
defparam \b2v_inst3|LessThan18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \b2v_inst3|nbi[0]~0 (
// Equation(s):
// \b2v_inst3|nbi[0]~0_combout  = ( \b2v_inst3|LessThan18~0_combout  & ( \b2v_inst3|LessThan21~1_combout  & ( (!\b2v_inst3|LessThan19~0_combout  & (!\b2v_inst3|LessThan23~2_combout  & !\b2v_inst3|LessThan24~0_combout )) ) ) ) # ( 
// \b2v_inst3|LessThan18~0_combout  & ( !\b2v_inst3|LessThan21~1_combout  & ( (!\b2v_inst3|LessThan19~0_combout  & (\b2v_inst3|LessThan4~1_combout  & !\b2v_inst3|LessThan24~0_combout )) ) ) )

	.dataa(!\b2v_inst3|LessThan19~0_combout ),
	.datab(!\b2v_inst3|LessThan4~1_combout ),
	.datac(!\b2v_inst3|LessThan23~2_combout ),
	.datad(!\b2v_inst3|LessThan24~0_combout ),
	.datae(!\b2v_inst3|LessThan18~0_combout ),
	.dataf(!\b2v_inst3|LessThan21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nbi[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nbi[0]~0 .extended_lut = "off";
defparam \b2v_inst3|nbi[0]~0 .lut_mask = 64'h000022000000A000;
defparam \b2v_inst3|nbi[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N54
cyclonev_lcell_comb \b2v_inst3|gen~21 (
// Equation(s):
// \b2v_inst3|gen~21_combout  = ( !\b2v_inst2|X[3]~3_combout  & ( \b2v_inst3|gen~18_combout  & ( (\b2v_inst2|comptX [5] & (\b2v_inst3|LessThan23~1_combout  & ((\b2v_inst3|LessThan8~1_combout ) # (\b2v_inst3|LessThan21~0_combout )))) ) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst3|LessThan23~1_combout ),
	.datac(!\b2v_inst3|LessThan21~0_combout ),
	.datad(!\b2v_inst3|LessThan8~1_combout ),
	.datae(!\b2v_inst2|X[3]~3_combout ),
	.dataf(!\b2v_inst3|gen~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~21 .extended_lut = "off";
defparam \b2v_inst3|gen~21 .lut_mask = 64'h0000000001110000;
defparam \b2v_inst3|gen~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N27
cyclonev_lcell_comb \b2v_inst3|nbi[0]~1 (
// Equation(s):
// \b2v_inst3|nbi[0]~1_combout  = ( \b2v_inst3|gen~21_combout  & ( (!\b2v_inst3|gen~19_combout  & !\b2v_inst3|nbi[0]~0_combout ) ) ) # ( !\b2v_inst3|gen~21_combout  & ( (!\b2v_inst3|nbi[0]~0_combout  & ((!\b2v_inst3|gen~19_combout ) # 
// ((!\b2v_inst3|gen~20_combout  & !\b2v_inst3|gen~22_combout )))) ) )

	.dataa(!\b2v_inst3|gen~20_combout ),
	.datab(!\b2v_inst3|gen~19_combout ),
	.datac(!\b2v_inst3|gen~22_combout ),
	.datad(!\b2v_inst3|nbi[0]~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gen~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nbi[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nbi[0]~1 .extended_lut = "off";
defparam \b2v_inst3|nbi[0]~1 .lut_mask = 64'hEC00EC00CC00CC00;
defparam \b2v_inst3|nbi[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \b2v_inst3|gen~9 (
// Equation(s):
// \b2v_inst3|gen~9_combout  = ( \b2v_inst2|Add6~29_sumout  & ( (\b2v_inst2|Add6~33_sumout  & ((!\b2v_inst2|IMGY_out~0_combout  & (!\b2v_inst2|IMGY_out~1_combout )) # (\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~2_combout ))))) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|Add6~33_sumout ),
	.datad(!\b2v_inst2|IMGY_out~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~9 .extended_lut = "off";
defparam \b2v_inst3|gen~9 .lut_mask = 64'h000000000A0C0A0C;
defparam \b2v_inst3|gen~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N21
cyclonev_lcell_comb \b2v_inst3|LessThan13~0 (
// Equation(s):
// \b2v_inst3|LessThan13~0_combout  = ( \b2v_inst2|comptX [9] & ( !\b2v_inst2|comptX [8] ) ) # ( !\b2v_inst2|comptX [9] & ( (\b2v_inst2|comptX [7] & (!\b2v_inst2|comptX [8] & !\b2v_inst2|LessThan4~0_combout )) ) )

	.dataa(!\b2v_inst2|comptX [7]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|LessThan4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan13~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan13~0 .lut_mask = 64'h40404040CCCCCCCC;
defparam \b2v_inst3|LessThan13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N39
cyclonev_lcell_comb \b2v_inst3|LessThan9~0 (
// Equation(s):
// \b2v_inst3|LessThan9~0_combout  = ( \b2v_inst2|comptX [5] & ( \b2v_inst2|comptX [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [6]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan9~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan9~0 .lut_mask = 64'h0000000000FF00FF;
defparam \b2v_inst3|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N21
cyclonev_lcell_comb \b2v_inst3|LessThan14~0 (
// Equation(s):
// \b2v_inst3|LessThan14~0_combout  = ( !\b2v_inst2|comptX [7] & ( ((!\b2v_inst2|comptX [4]) # (!\b2v_inst3|LessThan9~0_combout )) # (\b2v_inst2|Equal0~0_combout ) ) )

	.dataa(!\b2v_inst2|Equal0~0_combout ),
	.datab(!\b2v_inst2|comptX [4]),
	.datac(!\b2v_inst3|LessThan9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan14~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan14~0 .lut_mask = 64'hFDFDFDFD00000000;
defparam \b2v_inst3|LessThan14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N57
cyclonev_lcell_comb \b2v_inst3|LessThan15~0 (
// Equation(s):
// \b2v_inst3|LessThan15~0_combout  = ( \b2v_inst2|comptX[1]~DUPLICATE_q  & ( (\b2v_inst2|comptX [4] & (((\b2v_inst2|comptX [2] & \b2v_inst2|comptX [0])) # (\b2v_inst2|comptX [3]))) ) ) # ( !\b2v_inst2|comptX[1]~DUPLICATE_q  & ( (\b2v_inst2|comptX [3] & 
// \b2v_inst2|comptX [4]) ) )

	.dataa(!\b2v_inst2|comptX [3]),
	.datab(!\b2v_inst2|comptX [2]),
	.datac(!\b2v_inst2|comptX [0]),
	.datad(!\b2v_inst2|comptX [4]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan15~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan15~0 .lut_mask = 64'h0055005500570057;
defparam \b2v_inst3|LessThan15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N3
cyclonev_lcell_comb \b2v_inst3|LessThan15~1 (
// Equation(s):
// \b2v_inst3|LessThan15~1_combout  = ( \b2v_inst2|comptX [5] & ( (\b2v_inst2|comptX [6] & (\b2v_inst2|comptX [7] & !\b2v_inst2|comptX [8])) ) ) # ( !\b2v_inst2|comptX [5] & ( (\b2v_inst2|comptX [6] & (\b2v_inst2|comptX [7] & (!\b2v_inst2|comptX [8] & 
// \b2v_inst3|LessThan15~0_combout ))) ) )

	.dataa(!\b2v_inst2|comptX [6]),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst3|LessThan15~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan15~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan15~1 .lut_mask = 64'h0010001010101010;
defparam \b2v_inst3|LessThan15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N12
cyclonev_lcell_comb \b2v_inst3|gen~8 (
// Equation(s):
// \b2v_inst3|gen~8_combout  = ( !\b2v_inst3|LessThan15~1_combout  & ( \b2v_inst2|Add6~1_sumout  & ( (\b2v_inst3|LessThan13~0_combout  & !\b2v_inst3|LessThan14~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst3|LessThan13~0_combout ),
	.datac(!\b2v_inst3|LessThan14~0_combout ),
	.datad(gnd),
	.datae(!\b2v_inst3|LessThan15~1_combout ),
	.dataf(!\b2v_inst2|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~8 .extended_lut = "off";
defparam \b2v_inst3|gen~8 .lut_mask = 64'h0000000030300000;
defparam \b2v_inst3|gen~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N39
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0 (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout  = ( \b2v_inst2|Add6~9_sumout  & ( (\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Y[4]~1_combout  & ((!\b2v_inst2|Add6~13_sumout ) # (!\b2v_inst2|IMGY_out~3_combout )))) ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Add6~13_sumout ),
	.datad(!\b2v_inst2|IMGY_out~3_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0 .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0 .lut_mask = 64'h0000000011101110;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \b2v_inst3|gen~10 (
// Equation(s):
// \b2v_inst3|gen~10_combout  = ( \b2v_inst2|comptY [9] & ( \b2v_inst2|Add6~25_sumout  ) ) # ( !\b2v_inst2|comptY [9] & ( \b2v_inst2|Add6~25_sumout  & ( (!\b2v_inst2|Add6~13_sumout ) # ((!\b2v_inst2|IMGY_out~0_combout  & ((\b2v_inst2|IMGY_out~1_combout ))) # 
// (\b2v_inst2|IMGY_out~0_combout  & (\b2v_inst2|IMGY_out~2_combout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~13_sumout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|IMGY_out~1_combout ),
	.datad(!\b2v_inst2|IMGY_out~0_combout ),
	.datae(!\b2v_inst2|comptY [9]),
	.dataf(!\b2v_inst2|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~10 .extended_lut = "off";
defparam \b2v_inst3|gen~10 .lut_mask = 64'h00000000AFBBFFFF;
defparam \b2v_inst3|gen~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \b2v_inst3|gen~0 (
// Equation(s):
// \b2v_inst3|gen~0_combout  = ( \b2v_inst2|IMGY_out~0_combout  & ( \b2v_inst2|Add6~29_sumout  & ( (!\b2v_inst2|IMGY_out~2_combout  & (\b2v_inst2|comptY [9] & \b2v_inst2|Add6~33_sumout )) ) ) ) # ( !\b2v_inst2|IMGY_out~0_combout  & ( 
// \b2v_inst2|Add6~29_sumout  & ( (!\b2v_inst2|IMGY_out~1_combout  & (\b2v_inst2|comptY [9] & \b2v_inst2|Add6~33_sumout )) ) ) ) # ( \b2v_inst2|IMGY_out~0_combout  & ( !\b2v_inst2|Add6~29_sumout  & ( (!\b2v_inst2|IMGY_out~2_combout  & 
// \b2v_inst2|Add6~33_sumout ) ) ) ) # ( !\b2v_inst2|IMGY_out~0_combout  & ( !\b2v_inst2|Add6~29_sumout  & ( (!\b2v_inst2|IMGY_out~1_combout  & \b2v_inst2|Add6~33_sumout ) ) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|comptY [9]),
	.datad(!\b2v_inst2|Add6~33_sumout ),
	.datae(!\b2v_inst2|IMGY_out~0_combout ),
	.dataf(!\b2v_inst2|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~0 .extended_lut = "off";
defparam \b2v_inst3|gen~0 .lut_mask = 64'h00AA00CC000A000C;
defparam \b2v_inst3|gen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \b2v_inst3|gen~1 (
// Equation(s):
// \b2v_inst3|gen~1_combout  = ( \b2v_inst2|Y[4]~1_combout  & ( \b2v_inst3|gen~0_combout  & ( (!\b2v_inst2|Add6~5_sumout  & (!\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|Add6~21_sumout  & !\b2v_inst2|Add6~17_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(!\b2v_inst2|Add6~9_sumout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Add6~17_sumout ),
	.datae(!\b2v_inst2|Y[4]~1_combout ),
	.dataf(!\b2v_inst3|gen~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~1 .extended_lut = "off";
defparam \b2v_inst3|gen~1 .lut_mask = 64'h0000000000000800;
defparam \b2v_inst3|gen~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \b2v_inst3|nri[0]~2 (
// Equation(s):
// \b2v_inst3|nri[0]~2_combout  = ( \b2v_inst3|gen~10_combout  & ( \b2v_inst3|gen~1_combout  & ( \b2v_inst3|gen~8_combout  ) ) ) # ( !\b2v_inst3|gen~10_combout  & ( \b2v_inst3|gen~1_combout  & ( (\b2v_inst3|gen~9_combout  & (\b2v_inst3|Equal1~1_combout  & 
// (\b2v_inst3|gen~8_combout  & \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout ))) ) ) ) # ( \b2v_inst3|gen~10_combout  & ( !\b2v_inst3|gen~1_combout  & ( (\b2v_inst3|gen~9_combout  & (\b2v_inst3|Equal1~1_combout  & 
// (\b2v_inst3|gen~8_combout  & \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout ))) ) ) ) # ( !\b2v_inst3|gen~10_combout  & ( !\b2v_inst3|gen~1_combout  & ( (\b2v_inst3|gen~9_combout  & (\b2v_inst3|Equal1~1_combout  & 
// (\b2v_inst3|gen~8_combout  & \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout ))) ) ) )

	.dataa(!\b2v_inst3|gen~9_combout ),
	.datab(!\b2v_inst3|Equal1~1_combout ),
	.datac(!\b2v_inst3|gen~8_combout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout ),
	.datae(!\b2v_inst3|gen~10_combout ),
	.dataf(!\b2v_inst3|gen~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[0]~2 .extended_lut = "off";
defparam \b2v_inst3|nri[0]~2 .lut_mask = 64'h0001000100010F0F;
defparam \b2v_inst3|nri[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N0
cyclonev_lcell_comb \b2v_inst3|Mux32~0 (
// Equation(s):
// \b2v_inst3|Mux32~0_combout  = ( \b2v_inst2|LessThan4~0_combout  & ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  & (!\b2v_inst2|comptX [0] & (!\b2v_inst2|comptX [8] $ (!\b2v_inst2|comptX [9])))) ) ) ) # ( !\b2v_inst2|LessThan4~0_combout  & 
// ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  & (!\b2v_inst2|comptX [0] & ((!\b2v_inst2|comptX [8]) # (!\b2v_inst2|comptX [9])))) ) ) ) # ( \b2v_inst2|LessThan4~0_combout  & ( !\b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  
// & (!\b2v_inst2|comptX [0] & (!\b2v_inst2|comptX [8] $ (!\b2v_inst2|comptX [9])))) ) ) ) # ( !\b2v_inst2|LessThan4~0_combout  & ( !\b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX[1]~DUPLICATE_q  & (!\b2v_inst2|comptX [0] & (!\b2v_inst2|comptX [8] $ 
// (!\b2v_inst2|comptX [9])))) ) ) )

	.dataa(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(!\b2v_inst2|comptX [9]),
	.datad(!\b2v_inst2|comptX [0]),
	.datae(!\b2v_inst2|LessThan4~0_combout ),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux32~0 .extended_lut = "off";
defparam \b2v_inst3|Mux32~0 .lut_mask = 64'h1400140054001400;
defparam \b2v_inst3|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N9
cyclonev_lcell_comb \b2v_inst2|X[7]~8 (
// Equation(s):
// \b2v_inst2|X[7]~8_combout  = ( \b2v_inst2|comptX [7] & ( (!\b2v_inst2|comptX [9] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (!\b2v_inst2|comptX [8])) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [8]),
	.datac(gnd),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[7]~8 .extended_lut = "off";
defparam \b2v_inst2|X[7]~8 .lut_mask = 64'h00000000EE66EE66;
defparam \b2v_inst2|X[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N18
cyclonev_lcell_comb \b2v_inst2|X[2]~7 (
// Equation(s):
// \b2v_inst2|X[2]~7_combout  = ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX [2] & ((!\b2v_inst2|comptX [9] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & (!\b2v_inst2|comptX [8])))) ) ) # ( !\b2v_inst2|comptX 
// [7] & ( (\b2v_inst2|comptX [2] & (!\b2v_inst2|comptX [9] $ (!\b2v_inst2|comptX [8]))) ) )

	.dataa(!\b2v_inst2|comptX [9]),
	.datab(!\b2v_inst2|comptX [2]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[2]~7 .extended_lut = "off";
defparam \b2v_inst2|X[2]~7 .lut_mask = 64'h1212121232123212;
defparam \b2v_inst2|X[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N27
cyclonev_lcell_comb \b2v_inst2|X[6]~6 (
// Equation(s):
// \b2v_inst2|X[6]~6_combout  = ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX [6] & ((!\b2v_inst2|comptX [8] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [9]))) # (\b2v_inst2|comptX [8] & ((!\b2v_inst2|comptX [9]))))) ) ) # ( 
// !\b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX [6] & (!\b2v_inst2|comptX [8] $ (!\b2v_inst2|comptX [9]))) ) )

	.dataa(!\b2v_inst2|comptX [8]),
	.datab(!\b2v_inst2|LessThan4~0_combout ),
	.datac(!\b2v_inst2|comptX [9]),
	.datad(!\b2v_inst2|comptX [6]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[6]~6 .extended_lut = "off";
defparam \b2v_inst2|X[6]~6 .lut_mask = 64'h005A005A00DA00DA;
defparam \b2v_inst2|X[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N21
cyclonev_lcell_comb \b2v_inst3|gen~12 (
// Equation(s):
// \b2v_inst3|gen~12_combout  = ( !\b2v_inst2|X[6]~6_combout  & ( (\b2v_inst3|Mux32~0_combout  & (\b2v_inst2|X[7]~8_combout  & !\b2v_inst2|X[2]~7_combout )) ) )

	.dataa(!\b2v_inst3|Mux32~0_combout ),
	.datab(gnd),
	.datac(!\b2v_inst2|X[7]~8_combout ),
	.datad(!\b2v_inst2|X[2]~7_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~12 .extended_lut = "off";
defparam \b2v_inst3|gen~12 .lut_mask = 64'h0500050000000000;
defparam \b2v_inst3|gen~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N3
cyclonev_lcell_comb \b2v_inst3|LessThan11~0 (
// Equation(s):
// \b2v_inst3|LessThan11~0_combout  = ( \b2v_inst2|Add6~25_sumout  & ( (\b2v_inst2|Add6~33_sumout  & ((!\b2v_inst2|IMGY_out~0_combout  & (!\b2v_inst2|IMGY_out~1_combout )) # (\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~2_combout ))))) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~0_combout ),
	.datac(!\b2v_inst2|IMGY_out~2_combout ),
	.datad(!\b2v_inst2|Add6~33_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan11~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan11~0 .lut_mask = 64'h0000000000B800B8;
defparam \b2v_inst3|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \b2v_inst3|LessThan11~1 (
// Equation(s):
// \b2v_inst3|LessThan11~1_combout  = ( \b2v_inst2|Add6~29_sumout  & ( \b2v_inst2|Add6~1_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~1_combout ))) # (\b2v_inst2|IMGY_out~0_combout  & 
// (!\b2v_inst2|IMGY_out~2_combout )))) ) ) ) # ( !\b2v_inst2|Add6~29_sumout  & ( \b2v_inst2|Add6~1_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~1_combout ))) # (\b2v_inst2|IMGY_out~0_combout  & 
// (!\b2v_inst2|IMGY_out~2_combout )))) ) ) ) # ( \b2v_inst2|Add6~29_sumout  & ( !\b2v_inst2|Add6~1_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~1_combout ))) # (\b2v_inst2|IMGY_out~0_combout  & 
// (!\b2v_inst2|IMGY_out~2_combout )))) ) ) )

	.dataa(!\b2v_inst2|comptY [9]),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|IMGY_out~1_combout ),
	.datad(!\b2v_inst2|IMGY_out~0_combout ),
	.datae(!\b2v_inst2|Add6~29_sumout ),
	.dataf(!\b2v_inst2|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan11~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan11~1 .lut_mask = 64'h0000A088A088A088;
defparam \b2v_inst3|LessThan11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \b2v_inst2|Y[4]~3 (
// Equation(s):
// \b2v_inst2|Y[4]~3_combout  = ( \b2v_inst2|Add6~13_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & (!\b2v_inst2|IMGY_out~1_combout )) # (\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~2_combout ))))) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~0_combout ),
	.datac(!\b2v_inst2|comptY [9]),
	.datad(!\b2v_inst2|IMGY_out~2_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[4]~3 .extended_lut = "off";
defparam \b2v_inst2|Y[4]~3 .lut_mask = 64'h00000000B080B080;
defparam \b2v_inst2|Y[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N36
cyclonev_lcell_comb \b2v_inst3|LessThan11~2 (
// Equation(s):
// \b2v_inst3|LessThan11~2_combout  = ( \b2v_inst2|Add6~5_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Add6~9_sumout  & \b2v_inst2|Add6~21_sumout ) ) ) ) # ( !\b2v_inst2|Add6~5_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Add6~9_sumout  & 
// (\b2v_inst2|Add6~21_sumout  & ((\b2v_inst3|LessThan11~1_combout ) # (\b2v_inst3|LessThan11~0_combout )))) ) ) ) # ( \b2v_inst2|Add6~5_sumout  & ( !\b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Add6~9_sumout  & \b2v_inst2|Add6~21_sumout ) ) ) )

	.dataa(!\b2v_inst3|LessThan11~0_combout ),
	.datab(!\b2v_inst3|LessThan11~1_combout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~5_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan11~2 .extended_lut = "off";
defparam \b2v_inst3|LessThan11~2 .lut_mask = 64'h0000000F0007000F;
defparam \b2v_inst3|LessThan11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \b2v_inst3|LessThan16~0 (
// Equation(s):
// \b2v_inst3|LessThan16~0_combout  = ( !\b2v_inst2|comptY [9] & ( \b2v_inst2|IMGY_out~0_combout  & ( (\b2v_inst2|Add6~1_sumout  & (!\b2v_inst2|IMGY_out~2_combout  & \b2v_inst2|Add6~33_sumout )) ) ) ) # ( !\b2v_inst2|comptY [9] & ( 
// !\b2v_inst2|IMGY_out~0_combout  & ( (\b2v_inst2|Add6~1_sumout  & (!\b2v_inst2|IMGY_out~1_combout  & \b2v_inst2|Add6~33_sumout )) ) ) )

	.dataa(!\b2v_inst2|Add6~1_sumout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|IMGY_out~1_combout ),
	.datad(!\b2v_inst2|Add6~33_sumout ),
	.datae(!\b2v_inst2|comptY [9]),
	.dataf(!\b2v_inst2|IMGY_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan16~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan16~0 .lut_mask = 64'h0050000000440000;
defparam \b2v_inst3|LessThan16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \b2v_inst2|Y[3]~4 (
// Equation(s):
// \b2v_inst2|Y[3]~4_combout  = ( \b2v_inst2|Add6~29_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & (!\b2v_inst2|IMGY_out~1_combout )) # (\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~2_combout ))))) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|comptY [9]),
	.datad(!\b2v_inst2|IMGY_out~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[3]~4 .extended_lut = "off";
defparam \b2v_inst2|Y[3]~4 .lut_mask = 64'h00000000A0C0A0C0;
defparam \b2v_inst2|Y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N30
cyclonev_lcell_comb \b2v_inst3|LessThan10~0 (
// Equation(s):
// \b2v_inst3|LessThan10~0_combout  = ( \b2v_inst2|Add6~21_sumout  & ( \b2v_inst2|Add6~5_sumout  ) ) # ( \b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~5_sumout  & ( ((\b2v_inst2|Y[4]~3_combout  & ((\b2v_inst2|Y[3]~4_combout ) # 
// (\b2v_inst3|LessThan16~0_combout )))) # (\b2v_inst2|Add6~9_sumout ) ) ) )

	.dataa(!\b2v_inst2|Y[4]~3_combout ),
	.datab(!\b2v_inst3|LessThan16~0_combout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Y[3]~4_combout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan10~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan10~0 .lut_mask = 64'h00001F5F0000FFFF;
defparam \b2v_inst3|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N6
cyclonev_lcell_comb \b2v_inst2|X[5]~5 (
// Equation(s):
// \b2v_inst2|X[5]~5_combout  = ( \b2v_inst2|comptX [8] & ( (!\b2v_inst2|comptX [9] & \b2v_inst2|comptX [5]) ) ) # ( !\b2v_inst2|comptX [8] & ( (\b2v_inst2|comptX [5] & (((!\b2v_inst2|LessThan4~0_combout  & \b2v_inst2|comptX [7])) # (\b2v_inst2|comptX [9]))) 
// ) )

	.dataa(!\b2v_inst2|LessThan4~0_combout ),
	.datab(!\b2v_inst2|comptX [9]),
	.datac(!\b2v_inst2|comptX [5]),
	.datad(!\b2v_inst2|comptX [7]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[5]~5 .extended_lut = "off";
defparam \b2v_inst2|X[5]~5 .lut_mask = 64'h030B030B0C0C0C0C;
defparam \b2v_inst2|X[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N9
cyclonev_lcell_comb \b2v_inst2|X[4]~4 (
// Equation(s):
// \b2v_inst2|X[4]~4_combout  = ( \b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX [4] & ((!\b2v_inst2|comptX [9] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & ((!\b2v_inst2|comptX [8]))))) ) ) # ( 
// !\b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX [4] & (!\b2v_inst2|comptX [9] $ (!\b2v_inst2|comptX [8]))) ) )

	.dataa(!\b2v_inst2|LessThan4~0_combout ),
	.datab(!\b2v_inst2|comptX [9]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst2|comptX [4]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|X[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|X[4]~4 .extended_lut = "off";
defparam \b2v_inst2|X[4]~4 .lut_mask = 64'h003C003C00BC00BC;
defparam \b2v_inst2|X[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \b2v_inst3|gen~11 (
// Equation(s):
// \b2v_inst3|gen~11_combout  = ( \b2v_inst2|X[3]~2_combout  & ( (!\b2v_inst3|LessThan13~0_combout  & (\b2v_inst2|X[5]~5_combout  & !\b2v_inst2|X[4]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\b2v_inst3|LessThan13~0_combout ),
	.datac(!\b2v_inst2|X[5]~5_combout ),
	.datad(!\b2v_inst2|X[4]~4_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~11 .extended_lut = "off";
defparam \b2v_inst3|gen~11 .lut_mask = 64'h000000000C000C00;
defparam \b2v_inst3|gen~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \b2v_inst3|gen~13 (
// Equation(s):
// \b2v_inst3|gen~13_combout  = ( \b2v_inst3|gen~11_combout  & ( !\b2v_inst2|Add6~17_sumout  & ( (\b2v_inst3|gen~12_combout  & (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst3|LessThan11~2_combout  & \b2v_inst3|LessThan10~0_combout ))) ) ) )

	.dataa(!\b2v_inst3|gen~12_combout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst3|LessThan11~2_combout ),
	.datad(!\b2v_inst3|LessThan10~0_combout ),
	.datae(!\b2v_inst3|gen~11_combout ),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~13 .extended_lut = "off";
defparam \b2v_inst3|gen~13 .lut_mask = 64'h0000001000000000;
defparam \b2v_inst3|gen~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \b2v_inst3|gen~14 (
// Equation(s):
// \b2v_inst3|gen~14_combout  = ( \b2v_inst2|comptX [7] & ( (!\b2v_inst2|comptX [8] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [9]))) # (\b2v_inst2|comptX [8] & ((!\b2v_inst2|comptX [9]))) ) ) # ( !\b2v_inst2|comptX [7] & ( (\b2v_inst2|comptX 
// [6] & (!\b2v_inst2|comptX [8] $ (!\b2v_inst2|comptX [9]))) ) )

	.dataa(!\b2v_inst2|comptX [8]),
	.datab(!\b2v_inst2|LessThan4~0_combout ),
	.datac(!\b2v_inst2|comptX [9]),
	.datad(!\b2v_inst2|comptX [6]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~14 .extended_lut = "off";
defparam \b2v_inst3|gen~14 .lut_mask = 64'h005A005ADADADADA;
defparam \b2v_inst3|gen~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \b2v_inst3|gen~15 (
// Equation(s):
// \b2v_inst3|gen~15_combout  = ( \b2v_inst2|LessThan4~0_combout  & ( (\b2v_inst2|comptX [5] & (\b2v_inst2|comptX [9] & !\b2v_inst2|comptX [8])) ) ) # ( !\b2v_inst2|LessThan4~0_combout  & ( (\b2v_inst2|comptX [5] & (!\b2v_inst2|comptX [8] & 
// ((\b2v_inst2|comptX [7]) # (\b2v_inst2|comptX [9])))) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst2|comptX [9]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst2|comptX [7]),
	.datae(gnd),
	.dataf(!\b2v_inst2|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~15 .extended_lut = "off";
defparam \b2v_inst3|gen~15 .lut_mask = 64'h1050105010101010;
defparam \b2v_inst3|gen~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N18
cyclonev_lcell_comb \b2v_inst3|gen~16 (
// Equation(s):
// \b2v_inst3|gen~16_combout  = ( !\b2v_inst2|X[3]~2_combout  & ( (\b2v_inst3|Mux32~0_combout  & (!\b2v_inst3|gen~14_combout  & (\b2v_inst3|gen~15_combout  & !\b2v_inst3|nri[6]~0_combout ))) ) )

	.dataa(!\b2v_inst3|Mux32~0_combout ),
	.datab(!\b2v_inst3|gen~14_combout ),
	.datac(!\b2v_inst3|gen~15_combout ),
	.datad(!\b2v_inst3|nri[6]~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~16 .extended_lut = "off";
defparam \b2v_inst3|gen~16 .lut_mask = 64'h0400040000000000;
defparam \b2v_inst3|gen~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \b2v_inst3|gen~17 (
// Equation(s):
// \b2v_inst3|gen~17_combout  = ( !\b2v_inst2|Add6~17_sumout  & ( (!\b2v_inst3|LessThan11~2_combout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst3|gen~16_combout  & \b2v_inst3|LessThan10~0_combout ))) ) )

	.dataa(!\b2v_inst3|LessThan11~2_combout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst3|gen~16_combout ),
	.datad(!\b2v_inst3|LessThan10~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~17 .extended_lut = "off";
defparam \b2v_inst3|gen~17 .lut_mask = 64'h0002000200000000;
defparam \b2v_inst3|gen~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \b2v_inst3|Equal10~0 (
// Equation(s):
// \b2v_inst3|Equal10~0_combout  = ( !\b2v_inst2|Add6~1_sumout  & ( \b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~9_sumout  & (!\b2v_inst2|Add6~25_sumout  & \b2v_inst2|Add6~13_sumout ))) ) ) ) # ( \b2v_inst2|Add6~1_sumout  
// & ( !\b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~9_sumout  & \b2v_inst2|Add6~13_sumout )) ) ) ) # ( !\b2v_inst2|Add6~1_sumout  & ( !\b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Y[4]~1_combout  & 
// (\b2v_inst2|Add6~9_sumout  & \b2v_inst2|Add6~13_sumout )) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~9_sumout ),
	.datac(!\b2v_inst2|Add6~25_sumout ),
	.datad(!\b2v_inst2|Add6~13_sumout ),
	.datae(!\b2v_inst2|Add6~1_sumout ),
	.dataf(!\b2v_inst2|IMGY_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Equal10~0 .extended_lut = "off";
defparam \b2v_inst3|Equal10~0 .lut_mask = 64'h0011001100100000;
defparam \b2v_inst3|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N51
cyclonev_lcell_comb \b2v_inst3|gen~3 (
// Equation(s):
// \b2v_inst3|gen~3_combout  = ( !\b2v_inst2|Add6~17_sumout  & ( \b2v_inst2|Y[4]~1_combout  & ( (\b2v_inst2|Add6~21_sumout  & !\b2v_inst2|Add6~5_sumout ) ) ) )

	.dataa(!\b2v_inst2|Add6~21_sumout ),
	.datab(gnd),
	.datac(!\b2v_inst2|Add6~5_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst2|Add6~17_sumout ),
	.dataf(!\b2v_inst2|Y[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~3 .extended_lut = "off";
defparam \b2v_inst3|gen~3 .lut_mask = 64'h0000000050500000;
defparam \b2v_inst3|gen~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \b2v_inst2|LessThan4~1 (
// Equation(s):
// \b2v_inst2|LessThan4~1_combout  = ( !\b2v_inst2|comptX[1]~DUPLICATE_q  & ( !\b2v_inst2|comptX [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst2|comptX [2]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|LessThan4~1 .extended_lut = "off";
defparam \b2v_inst2|LessThan4~1 .lut_mask = 64'hFF00FF0000000000;
defparam \b2v_inst2|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \b2v_inst3|LessThan0~0 (
// Equation(s):
// \b2v_inst3|LessThan0~0_combout  = ( !\b2v_inst2|LessThan4~1_combout  & ( \b2v_inst2|comptX [3] & ( (!\b2v_inst2|comptX [9] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )) # (\b2v_inst2|comptX [8]))) # (\b2v_inst2|comptX [9] & 
// (((!\b2v_inst2|comptX [8])))) ) ) )

	.dataa(!\b2v_inst2|comptX [7]),
	.datab(!\b2v_inst2|comptX [9]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(!\b2v_inst2|LessThan4~1_combout ),
	.dataf(!\b2v_inst2|comptX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan0~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan0~0 .lut_mask = 64'h000000007C3C0000;
defparam \b2v_inst3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \b2v_inst3|LessThan12~0 (
// Equation(s):
// \b2v_inst3|LessThan12~0_combout  = ( \b2v_inst2|comptX [6] & ( \b2v_inst2|comptX [8] & ( !\b2v_inst2|comptX [7] ) ) ) # ( !\b2v_inst2|comptX [6] & ( \b2v_inst2|comptX [8] & ( (!\b2v_inst2|comptX [7]) # ((!\b2v_inst2|X[5]~5_combout ) # 
// ((!\b2v_inst2|X[4]~4_combout  & !\b2v_inst3|LessThan0~0_combout ))) ) ) )

	.dataa(!\b2v_inst2|comptX [7]),
	.datab(!\b2v_inst2|X[4]~4_combout ),
	.datac(!\b2v_inst3|LessThan0~0_combout ),
	.datad(!\b2v_inst2|X[5]~5_combout ),
	.datae(!\b2v_inst2|comptX [6]),
	.dataf(!\b2v_inst2|comptX [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan12~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan12~0 .lut_mask = 64'h00000000FFEAAAAA;
defparam \b2v_inst3|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N15
cyclonev_lcell_comb \b2v_inst2|Equal0~3 (
// Equation(s):
// \b2v_inst2|Equal0~3_combout  = (!\b2v_inst2|comptX [7] & !\b2v_inst2|comptX [6])

	.dataa(gnd),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst2|comptX [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Equal0~3 .extended_lut = "off";
defparam \b2v_inst2|Equal0~3 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \b2v_inst2|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \b2v_inst3|LessThan13~1 (
// Equation(s):
// \b2v_inst3|LessThan13~1_combout  = ( \b2v_inst3|nri[6]~0_combout  & ( \b2v_inst3|LessThan13~0_combout  & ( (!\b2v_inst2|Equal0~3_combout ) # (\b2v_inst2|comptX [5]) ) ) ) # ( !\b2v_inst3|nri[6]~0_combout  & ( \b2v_inst3|LessThan13~0_combout  & ( 
// (!\b2v_inst2|Equal0~3_combout ) # ((\b2v_inst2|comptX [5] & ((\b2v_inst3|LessThan25~0_combout ) # (\b2v_inst2|X[3]~2_combout )))) ) ) )

	.dataa(!\b2v_inst2|X[3]~2_combout ),
	.datab(!\b2v_inst3|LessThan25~0_combout ),
	.datac(!\b2v_inst2|comptX [5]),
	.datad(!\b2v_inst2|Equal0~3_combout ),
	.datae(!\b2v_inst3|nri[6]~0_combout ),
	.dataf(!\b2v_inst3|LessThan13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan13~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan13~1 .lut_mask = 64'h00000000FF07FF0F;
defparam \b2v_inst3|LessThan13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \b2v_inst3|gen~4 (
// Equation(s):
// \b2v_inst3|gen~4_combout  = ( \b2v_inst3|gen~0_combout  & ( !\b2v_inst3|LessThan13~1_combout  & ( (\b2v_inst3|Equal10~0_combout  & (\b2v_inst3|gen~3_combout  & (!\b2v_inst2|X[3]~3_combout  & !\b2v_inst3|LessThan12~0_combout ))) ) ) )

	.dataa(!\b2v_inst3|Equal10~0_combout ),
	.datab(!\b2v_inst3|gen~3_combout ),
	.datac(!\b2v_inst2|X[3]~3_combout ),
	.datad(!\b2v_inst3|LessThan12~0_combout ),
	.datae(!\b2v_inst3|gen~0_combout ),
	.dataf(!\b2v_inst3|LessThan13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~4 .extended_lut = "off";
defparam \b2v_inst3|gen~4 .lut_mask = 64'h0000100000000000;
defparam \b2v_inst3|gen~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \b2v_inst3|LessThan16~1 (
// Equation(s):
// \b2v_inst3|LessThan16~1_combout  = ( \b2v_inst2|Add6~13_sumout  & ( \b2v_inst3|LessThan16~0_combout  & ( (\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|IMGY_out~3_combout  & \b2v_inst2|Add6~5_sumout )) ) ) ) # ( !\b2v_inst2|Add6~13_sumout  & ( 
// \b2v_inst3|LessThan16~0_combout  & ( (\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|IMGY_out~3_combout  & (\b2v_inst2|Add6~29_sumout  & \b2v_inst2|Add6~5_sumout ))) ) ) ) # ( \b2v_inst2|Add6~13_sumout  & ( !\b2v_inst3|LessThan16~0_combout  & ( 
// (\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|IMGY_out~3_combout  & \b2v_inst2|Add6~5_sumout )) ) ) )

	.dataa(!\b2v_inst2|Add6~9_sumout ),
	.datab(!\b2v_inst2|IMGY_out~3_combout ),
	.datac(!\b2v_inst2|Add6~29_sumout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(!\b2v_inst2|Add6~13_sumout ),
	.dataf(!\b2v_inst3|LessThan16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan16~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan16~1 .lut_mask = 64'h0000001100010011;
defparam \b2v_inst3|LessThan16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N33
cyclonev_lcell_comb \b2v_inst3|gen~6 (
// Equation(s):
// \b2v_inst3|gen~6_combout  = ( \b2v_inst2|comptX [8] & ( (\b2v_inst2|comptX [5] & (!\b2v_inst2|comptX [9] & (!\b2v_inst2|comptX [2] & !\b2v_inst2|comptX [7]))) ) ) # ( !\b2v_inst2|comptX [8] & ( (\b2v_inst2|comptX [5] & (\b2v_inst2|comptX [9] & 
// (!\b2v_inst2|comptX [2] & !\b2v_inst2|comptX [7]))) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst2|comptX [9]),
	.datac(!\b2v_inst2|comptX [2]),
	.datad(!\b2v_inst2|comptX [7]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~6 .extended_lut = "off";
defparam \b2v_inst3|gen~6 .lut_mask = 64'h1000100040004000;
defparam \b2v_inst3|gen~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \b2v_inst3|LessThan17~0 (
// Equation(s):
// \b2v_inst3|LessThan17~0_combout  = ( \b2v_inst2|Add6~29_sumout  & ( \b2v_inst2|Add6~13_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~1_combout ))) # (\b2v_inst2|IMGY_out~0_combout  & 
// (!\b2v_inst2|IMGY_out~2_combout )))) ) ) ) # ( !\b2v_inst2|Add6~29_sumout  & ( \b2v_inst2|Add6~13_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~1_combout ))) # (\b2v_inst2|IMGY_out~0_combout  & 
// (!\b2v_inst2|IMGY_out~2_combout )))) ) ) ) # ( \b2v_inst2|Add6~29_sumout  & ( !\b2v_inst2|Add6~13_sumout  & ( (!\b2v_inst2|comptY [9] & ((!\b2v_inst2|IMGY_out~0_combout  & ((!\b2v_inst2|IMGY_out~1_combout ))) # (\b2v_inst2|IMGY_out~0_combout  & 
// (!\b2v_inst2|IMGY_out~2_combout )))) ) ) )

	.dataa(!\b2v_inst2|comptY [9]),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|IMGY_out~0_combout ),
	.datad(!\b2v_inst2|IMGY_out~1_combout ),
	.datae(!\b2v_inst2|Add6~29_sumout ),
	.dataf(!\b2v_inst2|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan17~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan17~0 .lut_mask = 64'h0000A808A808A808;
defparam \b2v_inst3|LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \b2v_inst3|LessThan17~1 (
// Equation(s):
// \b2v_inst3|LessThan17~1_combout  = ( \b2v_inst2|Add6~9_sumout  & ( \b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & ((\b2v_inst2|Add6~17_sumout ) # (\b2v_inst2|Add6~21_sumout ))) ) ) ) # ( !\b2v_inst2|Add6~9_sumout  & ( \b2v_inst2|Add6~5_sumout 
//  & ( (\b2v_inst2|Y[4]~1_combout  & ((\b2v_inst2|Add6~17_sumout ) # (\b2v_inst2|Add6~21_sumout ))) ) ) ) # ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & ((\b2v_inst2|Add6~17_sumout ) # 
// (\b2v_inst2|Add6~21_sumout ))) ) ) ) # ( !\b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (((\b2v_inst3|LessThan17~0_combout  & \b2v_inst2|Add6~21_sumout )) # (\b2v_inst2|Add6~17_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst3|LessThan17~0_combout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Add6~17_sumout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan17~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan17~1 .lut_mask = 64'h0155055505550555;
defparam \b2v_inst3|LessThan17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \b2v_inst3|gen~7 (
// Equation(s):
// \b2v_inst3|gen~7_combout  = ( \b2v_inst2|comptX [7] & ( \b2v_inst2|comptX [9] & ( (!\b2v_inst2|comptX [5] & (\b2v_inst2|comptX [2] & !\b2v_inst2|comptX [8])) ) ) ) # ( \b2v_inst2|comptX [7] & ( !\b2v_inst2|comptX [9] & ( (!\b2v_inst2|comptX [5] & 
// (\b2v_inst2|comptX [2] & ((!\b2v_inst2|LessThan4~0_combout ) # (\b2v_inst2|comptX [8])))) ) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst2|comptX [2]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(!\b2v_inst2|comptX [7]),
	.dataf(!\b2v_inst2|comptX [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~7 .extended_lut = "off";
defparam \b2v_inst3|gen~7 .lut_mask = 64'h0000220200002020;
defparam \b2v_inst3|gen~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N30
cyclonev_lcell_comb \b2v_inst3|gen~5 (
// Equation(s):
// \b2v_inst3|gen~5_combout  = ( \b2v_inst2|Y[4]~1_combout  & ( !\b2v_inst2|X[3]~2_combout  & ( (\b2v_inst2|X[4]~4_combout  & (\b2v_inst3|LessThan13~0_combout  & (\b2v_inst3|Mux32~0_combout  & \b2v_inst2|X[6]~6_combout ))) ) ) )

	.dataa(!\b2v_inst2|X[4]~4_combout ),
	.datab(!\b2v_inst3|LessThan13~0_combout ),
	.datac(!\b2v_inst3|Mux32~0_combout ),
	.datad(!\b2v_inst2|X[6]~6_combout ),
	.datae(!\b2v_inst2|Y[4]~1_combout ),
	.dataf(!\b2v_inst2|X[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~5 .extended_lut = "off";
defparam \b2v_inst3|gen~5 .lut_mask = 64'h0000000100000000;
defparam \b2v_inst3|gen~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N12
cyclonev_lcell_comb \b2v_inst3|nri[0]~1 (
// Equation(s):
// \b2v_inst3|nri[0]~1_combout  = ( \b2v_inst3|LessThan26~0_combout  & ( \b2v_inst3|gen~5_combout  & ( (\b2v_inst3|LessThan16~1_combout  & (!\b2v_inst3|LessThan17~1_combout  & ((\b2v_inst3|gen~7_combout ) # (\b2v_inst3|gen~6_combout )))) ) ) ) # ( 
// !\b2v_inst3|LessThan26~0_combout  & ( \b2v_inst3|gen~5_combout  & ( (!\b2v_inst3|LessThan17~1_combout  & ((\b2v_inst3|gen~7_combout ) # (\b2v_inst3|gen~6_combout ))) ) ) )

	.dataa(!\b2v_inst3|LessThan16~1_combout ),
	.datab(!\b2v_inst3|gen~6_combout ),
	.datac(!\b2v_inst3|LessThan17~1_combout ),
	.datad(!\b2v_inst3|gen~7_combout ),
	.datae(!\b2v_inst3|LessThan26~0_combout ),
	.dataf(!\b2v_inst3|gen~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[0]~1 .extended_lut = "off";
defparam \b2v_inst3|nri[0]~1 .lut_mask = 64'h0000000030F01050;
defparam \b2v_inst3|nri[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N45
cyclonev_lcell_comb \b2v_inst3|Equal9~0 (
// Equation(s):
// \b2v_inst3|Equal9~0_combout  = ( !\b2v_inst2|Y[0]~2_combout  & ( (\b2v_inst2|Add6~13_sumout  & \b2v_inst2|Add6~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|Add6~13_sumout ),
	.datad(!\b2v_inst2|Add6~1_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Equal9~0 .extended_lut = "off";
defparam \b2v_inst3|Equal9~0 .lut_mask = 64'h000F000F00000000;
defparam \b2v_inst3|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \b2v_inst3|gen~2 (
// Equation(s):
// \b2v_inst3|gen~2_combout  = ( !\b2v_inst3|LessThan13~1_combout  & ( (\b2v_inst3|gen~1_combout  & (!\b2v_inst3|LessThan12~0_combout  & (!\b2v_inst2|X[3]~3_combout  & \b2v_inst3|Equal9~0_combout ))) ) )

	.dataa(!\b2v_inst3|gen~1_combout ),
	.datab(!\b2v_inst3|LessThan12~0_combout ),
	.datac(!\b2v_inst2|X[3]~3_combout ),
	.datad(!\b2v_inst3|Equal9~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|LessThan13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~2 .extended_lut = "off";
defparam \b2v_inst3|gen~2 .lut_mask = 64'h0040004000000000;
defparam \b2v_inst3|gen~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \b2v_inst3|ngi[0]~0 (
// Equation(s):
// \b2v_inst3|ngi[0]~0_combout  = ( !\b2v_inst3|nri[0]~1_combout  & ( !\b2v_inst3|gen~2_combout  & ( (!\b2v_inst3|nri[0]~2_combout  & (!\b2v_inst3|gen~13_combout  & (!\b2v_inst3|gen~17_combout  & !\b2v_inst3|gen~4_combout ))) ) ) )

	.dataa(!\b2v_inst3|nri[0]~2_combout ),
	.datab(!\b2v_inst3|gen~13_combout ),
	.datac(!\b2v_inst3|gen~17_combout ),
	.datad(!\b2v_inst3|gen~4_combout ),
	.datae(!\b2v_inst3|nri[0]~1_combout ),
	.dataf(!\b2v_inst3|gen~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~0 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~0 .lut_mask = 64'h8000000000000000;
defparam \b2v_inst3|ngi[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \b2v_inst3|nbi[0]~2 (
// Equation(s):
// \b2v_inst3|nbi[0]~2_combout  = (\SW[2]~input_o  & (\b2v_inst3|nbi[0]~1_combout  & !\b2v_inst3|ngi[0]~0_combout ))

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\b2v_inst3|nbi[0]~1_combout ),
	.datad(!\b2v_inst3|ngi[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nbi[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nbi[0]~2 .extended_lut = "off";
defparam \b2v_inst3|nbi[0]~2 .lut_mask = 64'h0300030003000300;
defparam \b2v_inst3|nbi[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N21
cyclonev_lcell_comb \b2v_inst3|LessThan6~0 (
// Equation(s):
// \b2v_inst3|LessThan6~0_combout  = ( !\b2v_inst2|Add6~13_sumout  & ( !\b2v_inst2|Add6~1_sumout  & ( !\b2v_inst2|Add6~29_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|Add6~29_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst2|Add6~13_sumout ),
	.dataf(!\b2v_inst2|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan6~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan6~0 .lut_mask = 64'hF0F0000000000000;
defparam \b2v_inst3|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N0
cyclonev_lcell_comb \b2v_inst3|LessThan6~1 (
// Equation(s):
// \b2v_inst3|LessThan6~1_combout  = ( \b2v_inst3|LessThan6~0_combout  & ( !\b2v_inst2|Add6~17_sumout  & ( !\b2v_inst2|Add6~21_sumout  ) ) ) # ( !\b2v_inst3|LessThan6~0_combout  & ( !\b2v_inst2|Add6~17_sumout  & ( (!\b2v_inst2|Add6~21_sumout  & 
// ((!\b2v_inst2|Add6~5_sumout ) # ((!\b2v_inst2|IMGY_out~3_combout ) # (!\b2v_inst2|Add6~9_sumout )))) ) ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(!\b2v_inst2|IMGY_out~3_combout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst3|LessThan6~0_combout ),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan6~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan6~1 .lut_mask = 64'hF0E0F0F000000000;
defparam \b2v_inst3|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N12
cyclonev_lcell_comb \b2v_inst3|gen~28 (
// Equation(s):
// \b2v_inst3|gen~28_combout  = ( \b2v_inst2|comptX [9] & ( !\b2v_inst2|comptX [8] ) ) # ( !\b2v_inst2|comptX [9] & ( (!\b2v_inst2|comptX [8] & (((\b2v_inst2|comptX [7] & !\b2v_inst2|LessThan4~0_combout )))) # (\b2v_inst2|comptX [8] & (\b2v_inst2|comptX 
// [5])) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst2|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~28 .extended_lut = "off";
defparam \b2v_inst3|gen~28 .lut_mask = 64'h35053505F0F0F0F0;
defparam \b2v_inst3|gen~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N12
cyclonev_lcell_comb \b2v_inst3|gen~29 (
// Equation(s):
// \b2v_inst3|gen~29_combout  = ( \b2v_inst2|X[4]~4_combout  & ( \b2v_inst2|X[3]~2_combout  & ( (\b2v_inst2|X[2]~7_combout  & (!\b2v_inst3|gen~28_combout  & (\b2v_inst3|Mux32~0_combout  & !\b2v_inst3|gen~14_combout ))) ) ) )

	.dataa(!\b2v_inst2|X[2]~7_combout ),
	.datab(!\b2v_inst3|gen~28_combout ),
	.datac(!\b2v_inst3|Mux32~0_combout ),
	.datad(!\b2v_inst3|gen~14_combout ),
	.datae(!\b2v_inst2|X[4]~4_combout ),
	.dataf(!\b2v_inst2|X[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~29 .extended_lut = "off";
defparam \b2v_inst3|gen~29 .lut_mask = 64'h0000000000000400;
defparam \b2v_inst3|gen~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \b2v_inst3|LessThan7~0 (
// Equation(s):
// \b2v_inst3|LessThan7~0_combout  = (!\b2v_inst2|Add6~33_sumout  & (!\b2v_inst2|Add6~1_sumout  & (!\b2v_inst2|Add6~13_sumout  & !\b2v_inst2|Add6~29_sumout )))

	.dataa(!\b2v_inst2|Add6~33_sumout ),
	.datab(!\b2v_inst2|Add6~1_sumout ),
	.datac(!\b2v_inst2|Add6~13_sumout ),
	.datad(!\b2v_inst2|Add6~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan7~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan7~0 .lut_mask = 64'h8000800080008000;
defparam \b2v_inst3|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N6
cyclonev_lcell_comb \b2v_inst3|LessThan7~1 (
// Equation(s):
// \b2v_inst3|LessThan7~1_combout  = ( \b2v_inst2|Add6~9_sumout  & ( \b2v_inst2|Add6~21_sumout  & ( (!\b2v_inst2|Add6~17_sumout  & ((!\b2v_inst2|Add6~5_sumout ) # ((!\b2v_inst2|IMGY_out~3_combout ) # (\b2v_inst3|LessThan7~0_combout )))) ) ) ) # ( 
// !\b2v_inst2|Add6~9_sumout  & ( \b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~17_sumout  ) ) ) # ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~17_sumout  ) ) ) # ( !\b2v_inst2|Add6~9_sumout  & ( 
// !\b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~17_sumout  ) ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst3|LessThan7~0_combout ),
	.datad(!\b2v_inst2|IMGY_out~3_combout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan7~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan7~1 .lut_mask = 64'hCCCCCCCCCCCCCC8C;
defparam \b2v_inst3|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N21
cyclonev_lcell_comb \b2v_inst3|gen~27 (
// Equation(s):
// \b2v_inst3|gen~27_combout  = ( \b2v_inst3|gen~15_combout  & ( (!\b2v_inst2|X[3]~2_combout  & !\b2v_inst3|nri[6]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|X[3]~2_combout ),
	.datad(!\b2v_inst3|nri[6]~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gen~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~27 .extended_lut = "off";
defparam \b2v_inst3|gen~27 .lut_mask = 64'h00000000F000F000;
defparam \b2v_inst3|gen~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N45
cyclonev_lcell_comb \b2v_inst3|gen~30 (
// Equation(s):
// \b2v_inst3|gen~30_combout  = ( \b2v_inst2|X[6]~6_combout  & ( (\b2v_inst2|X[0]~0_combout  & (!\b2v_inst2|X[1]~1_combout  & \b2v_inst2|X[7]~8_combout )) ) )

	.dataa(!\b2v_inst2|X[0]~0_combout ),
	.datab(!\b2v_inst2|X[1]~1_combout ),
	.datac(!\b2v_inst2|X[7]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~30 .extended_lut = "off";
defparam \b2v_inst3|gen~30 .lut_mask = 64'h0000000004040404;
defparam \b2v_inst3|gen~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \b2v_inst3|ngi[0]~2 (
// Equation(s):
// \b2v_inst3|ngi[0]~2_combout  = ( \b2v_inst3|gen~27_combout  & ( \b2v_inst3|gen~30_combout  & ( (!\b2v_inst3|LessThan6~1_combout  & (\b2v_inst2|Y[4]~1_combout  & \b2v_inst3|LessThan7~1_combout )) ) ) ) # ( !\b2v_inst3|gen~27_combout  & ( 
// \b2v_inst3|gen~30_combout  & ( (!\b2v_inst3|LessThan6~1_combout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst3|gen~29_combout  & \b2v_inst3|LessThan7~1_combout ))) ) ) ) # ( \b2v_inst3|gen~27_combout  & ( !\b2v_inst3|gen~30_combout  & ( 
// (!\b2v_inst3|LessThan6~1_combout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst3|gen~29_combout  & \b2v_inst3|LessThan7~1_combout ))) ) ) ) # ( !\b2v_inst3|gen~27_combout  & ( !\b2v_inst3|gen~30_combout  & ( (!\b2v_inst3|LessThan6~1_combout  & 
// (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst3|gen~29_combout  & \b2v_inst3|LessThan7~1_combout ))) ) ) )

	.dataa(!\b2v_inst3|LessThan6~1_combout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst3|gen~29_combout ),
	.datad(!\b2v_inst3|LessThan7~1_combout ),
	.datae(!\b2v_inst3|gen~27_combout ),
	.dataf(!\b2v_inst3|gen~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~2 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~2 .lut_mask = 64'h0002000200020022;
defparam \b2v_inst3|ngi[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N6
cyclonev_lcell_comb \b2v_inst3|LessThan5~0 (
// Equation(s):
// \b2v_inst3|LessThan5~0_combout  = ( \b2v_inst2|comptX [6] & ( (\b2v_inst2|comptX [7] & (!\b2v_inst2|comptX [8] & \b2v_inst2|comptX [5])) ) )

	.dataa(gnd),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst2|comptX [8]),
	.datad(!\b2v_inst2|comptX [5]),
	.datae(gnd),
	.dataf(!\b2v_inst2|comptX [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan5~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan5~0 .lut_mask = 64'h0000000000300030;
defparam \b2v_inst3|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \b2v_inst3|LessThan5~1 (
// Equation(s):
// \b2v_inst3|LessThan5~1_combout  = ( \b2v_inst2|Equal0~0_combout  & ( \b2v_inst3|LessThan5~0_combout  & ( \b2v_inst2|comptX [4] ) ) ) # ( !\b2v_inst2|Equal0~0_combout  & ( \b2v_inst3|LessThan5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|comptX [4]),
	.datad(gnd),
	.datae(!\b2v_inst2|Equal0~0_combout ),
	.dataf(!\b2v_inst3|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan5~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan5~1 .lut_mask = 64'h00000000FFFF0F0F;
defparam \b2v_inst3|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N15
cyclonev_lcell_comb \b2v_inst3|gen~25 (
// Equation(s):
// \b2v_inst3|gen~25_combout  = ( \b2v_inst2|Add6~21_sumout  & ( (!\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|IMGY_out~3_combout  & (\b2v_inst2|Add6~1_sumout  & !\b2v_inst2|Add6~25_sumout ))) ) ) # ( !\b2v_inst2|Add6~21_sumout  & ( 
// (\b2v_inst2|IMGY_out~3_combout  & (\b2v_inst2|Add6~1_sumout  & !\b2v_inst2|Add6~25_sumout )) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~3_combout ),
	.datac(!\b2v_inst2|Add6~1_sumout ),
	.datad(!\b2v_inst2|Add6~25_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~25 .extended_lut = "off";
defparam \b2v_inst3|gen~25 .lut_mask = 64'h0300030002000200;
defparam \b2v_inst3|gen~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \b2v_inst3|gen~26 (
// Equation(s):
// \b2v_inst3|gen~26_combout  = ( \b2v_inst2|Y[4]~1_combout  & ( (\b2v_inst2|IMGY_out~3_combout  & (!\b2v_inst2|Add6~1_sumout  & (\b2v_inst2|Add6~25_sumout  & \b2v_inst2|Add6~21_sumout ))) ) )

	.dataa(!\b2v_inst2|IMGY_out~3_combout ),
	.datab(!\b2v_inst2|Add6~1_sumout ),
	.datac(!\b2v_inst2|Add6~25_sumout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Y[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~26 .extended_lut = "off";
defparam \b2v_inst3|gen~26 .lut_mask = 64'h0000000000040004;
defparam \b2v_inst3|gen~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \b2v_inst3|gen~24 (
// Equation(s):
// \b2v_inst3|gen~24_combout  = ( \b2v_inst2|IMGY_out~3_combout  & ( \b2v_inst2|Add6~9_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (!\b2v_inst2|Add6~13_sumout  & \b2v_inst2|Add6~5_sumout ))) ) ) ) # ( 
// !\b2v_inst2|IMGY_out~3_combout  & ( \b2v_inst2|Add6~9_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & \b2v_inst2|Add6~5_sumout )) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~13_sumout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(!\b2v_inst2|IMGY_out~3_combout ),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~24 .extended_lut = "off";
defparam \b2v_inst3|gen~24 .lut_mask = 64'h0000000000440040;
defparam \b2v_inst3|gen~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \b2v_inst3|ngi[0]~1 (
// Equation(s):
// \b2v_inst3|ngi[0]~1_combout  = ( \b2v_inst3|gen~24_combout  & ( !\b2v_inst3|Equal1~2_combout  & ( (!\b2v_inst3|LessThan5~1_combout  & (\b2v_inst3|LessThan4~1_combout  & ((\b2v_inst3|gen~26_combout ) # (\b2v_inst3|gen~25_combout )))) ) ) )

	.dataa(!\b2v_inst3|LessThan5~1_combout ),
	.datab(!\b2v_inst3|gen~25_combout ),
	.datac(!\b2v_inst3|gen~26_combout ),
	.datad(!\b2v_inst3|LessThan4~1_combout ),
	.datae(!\b2v_inst3|gen~24_combout ),
	.dataf(!\b2v_inst3|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~1 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~1 .lut_mask = 64'h0000002A00000000;
defparam \b2v_inst3|ngi[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \b2v_inst3|gen~33 (
// Equation(s):
// \b2v_inst3|gen~33_combout  = ( !\b2v_inst2|X[1]~1_combout  & ( (\b2v_inst2|X[0]~0_combout  & (!\b2v_inst3|gen~14_combout  & \b2v_inst2|X[2]~7_combout )) ) )

	.dataa(!\b2v_inst2|X[0]~0_combout ),
	.datab(gnd),
	.datac(!\b2v_inst3|gen~14_combout ),
	.datad(!\b2v_inst2|X[2]~7_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~33 .extended_lut = "off";
defparam \b2v_inst3|gen~33 .lut_mask = 64'h0050005000000000;
defparam \b2v_inst3|gen~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \b2v_inst2|Y[6]~5 (
// Equation(s):
// \b2v_inst2|Y[6]~5_combout  = ( \b2v_inst2|Y[4]~1_combout  & ( \b2v_inst2|Add6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|Y[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[6]~5 .extended_lut = "off";
defparam \b2v_inst2|Y[6]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \b2v_inst2|Y[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N51
cyclonev_lcell_comb \b2v_inst3|LessThan8~2 (
// Equation(s):
// \b2v_inst3|LessThan8~2_combout  = ( \b2v_inst2|X[3]~2_combout  & ( (\b2v_inst3|gen~18_combout  & ((!\b2v_inst2|comptX [5]) # ((!\b2v_inst3|LessThan8~1_combout  & !\b2v_inst2|X[4]~4_combout )))) ) ) # ( !\b2v_inst2|X[3]~2_combout  & ( 
// (\b2v_inst3|gen~18_combout  & ((!\b2v_inst2|comptX [5]) # (!\b2v_inst2|X[4]~4_combout ))) ) )

	.dataa(!\b2v_inst2|comptX [5]),
	.datab(!\b2v_inst3|gen~18_combout ),
	.datac(!\b2v_inst3|LessThan8~1_combout ),
	.datad(!\b2v_inst2|X[4]~4_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan8~2 .extended_lut = "off";
defparam \b2v_inst3|LessThan8~2 .lut_mask = 64'h3322332232223222;
defparam \b2v_inst3|LessThan8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \b2v_inst3|gen~31 (
// Equation(s):
// \b2v_inst3|gen~31_combout  = ( !\b2v_inst2|Add6~17_sumout  & ( (!\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~21_sumout  & \b2v_inst3|gen~0_combout ))) ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst3|gen~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~31 .extended_lut = "off";
defparam \b2v_inst3|gen~31 .lut_mask = 64'h0002000200000000;
defparam \b2v_inst3|gen~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \b2v_inst3|gen~32 (
// Equation(s):
// \b2v_inst3|gen~32_combout  = ( \b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [8] & ( (!\b2v_inst3|LessThan9~0_combout  & (!\b2v_inst2|comptX [7] & !\b2v_inst2|X[3]~3_combout )) ) ) ) # ( !\b2v_inst2|comptX [4] & ( \b2v_inst2|comptX [8] & ( 
// (!\b2v_inst2|comptX [7] & (!\b2v_inst2|X[3]~3_combout  & ((!\b2v_inst3|LessThan9~0_combout ) # (!\b2v_inst3|LessThan0~0_combout )))) ) ) )

	.dataa(!\b2v_inst3|LessThan9~0_combout ),
	.datab(!\b2v_inst2|comptX [7]),
	.datac(!\b2v_inst3|LessThan0~0_combout ),
	.datad(!\b2v_inst2|X[3]~3_combout ),
	.datae(!\b2v_inst2|comptX [4]),
	.dataf(!\b2v_inst2|comptX [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~32 .extended_lut = "off";
defparam \b2v_inst3|gen~32 .lut_mask = 64'h00000000C8008800;
defparam \b2v_inst3|gen~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \b2v_inst3|ngi[0]~3 (
// Equation(s):
// \b2v_inst3|ngi[0]~3_combout  = ( \b2v_inst3|gen~31_combout  & ( \b2v_inst3|gen~32_combout  & ( (!\b2v_inst3|LessThan8~2_combout  & (((\b2v_inst3|Equal9~0_combout  & !\b2v_inst2|Y[6]~5_combout )) # (\b2v_inst3|Equal10~0_combout ))) ) ) )

	.dataa(!\b2v_inst3|Equal10~0_combout ),
	.datab(!\b2v_inst3|Equal9~0_combout ),
	.datac(!\b2v_inst2|Y[6]~5_combout ),
	.datad(!\b2v_inst3|LessThan8~2_combout ),
	.datae(!\b2v_inst3|gen~31_combout ),
	.dataf(!\b2v_inst3|gen~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~3 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~3 .lut_mask = 64'h0000000000007500;
defparam \b2v_inst3|ngi[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \b2v_inst3|gen~34 (
// Equation(s):
// \b2v_inst3|gen~34_combout  = ( !\b2v_inst2|X[7]~8_combout  & ( (\b2v_inst2|X[0]~0_combout  & (!\b2v_inst2|X[1]~1_combout  & (!\b2v_inst2|X[2]~7_combout  & \b2v_inst2|X[6]~6_combout ))) ) )

	.dataa(!\b2v_inst2|X[0]~0_combout ),
	.datab(!\b2v_inst2|X[1]~1_combout ),
	.datac(!\b2v_inst2|X[2]~7_combout ),
	.datad(!\b2v_inst2|X[6]~6_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~34 .extended_lut = "off";
defparam \b2v_inst3|gen~34 .lut_mask = 64'h0040004000000000;
defparam \b2v_inst3|gen~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N57
cyclonev_lcell_comb \b2v_inst3|gen~23 (
// Equation(s):
// \b2v_inst3|gen~23_combout  = ( !\b2v_inst2|Add6~17_sumout  & ( (!\b2v_inst3|LessThan11~2_combout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst3|LessThan10~0_combout  & \b2v_inst3|gen~11_combout ))) ) )

	.dataa(!\b2v_inst3|LessThan11~2_combout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst3|LessThan10~0_combout ),
	.datad(!\b2v_inst3|gen~11_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~23 .extended_lut = "off";
defparam \b2v_inst3|gen~23 .lut_mask = 64'h0002000200000000;
defparam \b2v_inst3|gen~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \b2v_inst3|nri[6]~10 (
// Equation(s):
// \b2v_inst3|nri[6]~10_combout  = ( !\b2v_inst3|gen~34_combout  & ( \b2v_inst3|gen~23_combout  & ( (!\b2v_inst3|ngi[0]~2_combout  & (!\b2v_inst3|ngi[0]~1_combout  & (!\b2v_inst3|gen~33_combout  & !\b2v_inst3|ngi[0]~3_combout ))) ) ) ) # ( 
// \b2v_inst3|gen~34_combout  & ( !\b2v_inst3|gen~23_combout  & ( (!\b2v_inst3|ngi[0]~2_combout  & (!\b2v_inst3|ngi[0]~1_combout  & !\b2v_inst3|ngi[0]~3_combout )) ) ) ) # ( !\b2v_inst3|gen~34_combout  & ( !\b2v_inst3|gen~23_combout  & ( 
// (!\b2v_inst3|ngi[0]~2_combout  & (!\b2v_inst3|ngi[0]~1_combout  & !\b2v_inst3|ngi[0]~3_combout )) ) ) )

	.dataa(!\b2v_inst3|ngi[0]~2_combout ),
	.datab(!\b2v_inst3|ngi[0]~1_combout ),
	.datac(!\b2v_inst3|gen~33_combout ),
	.datad(!\b2v_inst3|ngi[0]~3_combout ),
	.datae(!\b2v_inst3|gen~34_combout ),
	.dataf(!\b2v_inst3|gen~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~10 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~10 .lut_mask = 64'h8800880080000000;
defparam \b2v_inst3|nri[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \b2v_inst3|LessThan3~0 (
// Equation(s):
// \b2v_inst3|LessThan3~0_combout  = ( \b2v_inst2|Add6~33_sumout  & ( \b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Add6~13_sumout  & ((\b2v_inst2|Add6~29_sumout ) # (\b2v_inst2|Add6~1_sumout ))) ) ) ) # ( !\b2v_inst2|Add6~33_sumout  & ( 
// \b2v_inst2|IMGY_out~3_combout  & ( (\b2v_inst2|Add6~13_sumout  & (((\b2v_inst2|Add6~1_sumout  & \b2v_inst2|Add6~25_sumout )) # (\b2v_inst2|Add6~29_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~13_sumout ),
	.datab(!\b2v_inst2|Add6~1_sumout ),
	.datac(!\b2v_inst2|Add6~25_sumout ),
	.datad(!\b2v_inst2|Add6~29_sumout ),
	.datae(!\b2v_inst2|Add6~33_sumout ),
	.dataf(!\b2v_inst2|IMGY_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan3~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan3~0 .lut_mask = 64'h0000000001551155;
defparam \b2v_inst3|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \b2v_inst3|LessThan3~1 (
// Equation(s):
// \b2v_inst3|LessThan3~1_combout  = ( \b2v_inst2|Add6~17_sumout  & ( \b2v_inst2|Y[4]~1_combout  & ( (\b2v_inst2|Add6~9_sumout  & \b2v_inst2|Add6~21_sumout ) ) ) )

	.dataa(!\b2v_inst2|Add6~9_sumout ),
	.datab(gnd),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst2|Add6~17_sumout ),
	.dataf(!\b2v_inst2|Y[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan3~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan3~1 .lut_mask = 64'h0000000000000505;
defparam \b2v_inst3|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \b2v_inst3|nri[6]~3 (
// Equation(s):
// \b2v_inst3|nri[6]~3_combout  = ( \b2v_inst3|LessThan5~0_combout  & ( (!\b2v_inst3|newImage_out~0_combout  & (\b2v_inst2|comptX [2] & (\b2v_inst2|comptX [4]))) # (\b2v_inst3|newImage_out~0_combout  & ((!\b2v_inst2|comptX [2] $ (\b2v_inst2|comptX [4])) # 
// (\b2v_inst2|X[3]~3_combout ))) ) ) # ( !\b2v_inst3|LessThan5~0_combout  & ( (\b2v_inst3|newImage_out~0_combout  & (((!\b2v_inst2|comptX [2] & !\b2v_inst2|comptX [4])) # (\b2v_inst2|X[3]~3_combout ))) ) )

	.dataa(!\b2v_inst2|comptX [2]),
	.datab(!\b2v_inst2|comptX [4]),
	.datac(!\b2v_inst2|X[3]~3_combout ),
	.datad(!\b2v_inst3|newImage_out~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~3 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~3 .lut_mask = 64'h008F008F119F119F;
defparam \b2v_inst3|nri[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \b2v_inst3|nri[6]~4 (
// Equation(s):
// \b2v_inst3|nri[6]~4_combout  = ( \b2v_inst3|Mux32~0_combout  & ( \b2v_inst2|Add6~5_sumout  & ( (!\b2v_inst3|LessThan3~1_combout  & (\b2v_inst2|X[3]~2_combout  & \b2v_inst3|nri[6]~3_combout )) ) ) ) # ( \b2v_inst3|Mux32~0_combout  & ( 
// !\b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|X[3]~2_combout  & (\b2v_inst3|nri[6]~3_combout  & ((!\b2v_inst3|LessThan3~0_combout ) # (!\b2v_inst3|LessThan3~1_combout )))) ) ) )

	.dataa(!\b2v_inst3|LessThan3~0_combout ),
	.datab(!\b2v_inst3|LessThan3~1_combout ),
	.datac(!\b2v_inst2|X[3]~2_combout ),
	.datad(!\b2v_inst3|nri[6]~3_combout ),
	.datae(!\b2v_inst3|Mux32~0_combout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~4 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~4 .lut_mask = 64'h0000000E0000000C;
defparam \b2v_inst3|nri[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N39
cyclonev_lcell_comb \b2v_inst2|IMGY_out~4 (
// Equation(s):
// \b2v_inst2|IMGY_out~4_combout  = ( \b2v_inst2|IMGY_out~0_combout  & ( \b2v_inst2|IMGY_out~2_combout  ) ) # ( !\b2v_inst2|IMGY_out~0_combout  & ( \b2v_inst2|IMGY_out~1_combout  ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|IMGY_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|IMGY_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|IMGY_out~4 .extended_lut = "off";
defparam \b2v_inst2|IMGY_out~4 .lut_mask = 64'h5555555533333333;
defparam \b2v_inst2|IMGY_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N0
cyclonev_lcell_comb \b2v_inst3|nri[6]~6 (
// Equation(s):
// \b2v_inst3|nri[6]~6_combout  = ( \b2v_inst2|Add6~13_sumout  & ( !\b2v_inst3|Equal1~2_combout  & ( (\b2v_inst2|Add6~1_sumout  & (!\b2v_inst2|Y[0]~2_combout  & !\b2v_inst2|IMGY_out~4_combout )) ) ) )

	.dataa(!\b2v_inst2|Add6~1_sumout ),
	.datab(!\b2v_inst2|Y[0]~2_combout ),
	.datac(!\b2v_inst2|IMGY_out~4_combout ),
	.datad(gnd),
	.datae(!\b2v_inst2|Add6~13_sumout ),
	.dataf(!\b2v_inst3|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~6 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~6 .lut_mask = 64'h0000404000000000;
defparam \b2v_inst3|nri[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N57
cyclonev_lcell_comb \b2v_inst3|Equal1~3 (
// Equation(s):
// \b2v_inst3|Equal1~3_combout  = ( !\b2v_inst3|Equal1~2_combout  & ( (!\b2v_inst2|Y[0]~2_combout  & ((!\b2v_inst2|Y[4]~1_combout ) # ((!\b2v_inst2|Add6~21_sumout  & !\b2v_inst2|Add6~17_sumout )))) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~21_sumout ),
	.datac(!\b2v_inst2|Y[0]~2_combout ),
	.datad(!\b2v_inst2|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Equal1~3 .extended_lut = "off";
defparam \b2v_inst3|Equal1~3 .lut_mask = 64'hE0A0E0A000000000;
defparam \b2v_inst3|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \b2v_inst3|nri[6]~5 (
// Equation(s):
// \b2v_inst3|nri[6]~5_combout  = ( !\b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~21_sumout  & (\b2v_inst2|Add6~17_sumout  & \b2v_inst2|Add6~9_sumout ))) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~21_sumout ),
	.datac(!\b2v_inst2|Add6~17_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~5 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~5 .lut_mask = 64'h0001000100000000;
defparam \b2v_inst3|nri[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N0
cyclonev_lcell_comb \b2v_inst3|LessThan1~0 (
// Equation(s):
// \b2v_inst3|LessThan1~0_combout  = ( \b2v_inst2|comptX [3] & ( \b2v_inst2|comptX[4]~DUPLICATE_q  & ( (\b2v_inst2|comptX [1] & (\b2v_inst2|comptX [2] & (\b2v_inst2|comptX [0] & \b2v_inst3|LessThan5~0_combout ))) ) ) )

	.dataa(!\b2v_inst2|comptX [1]),
	.datab(!\b2v_inst2|comptX [2]),
	.datac(!\b2v_inst2|comptX [0]),
	.datad(!\b2v_inst3|LessThan5~0_combout ),
	.datae(!\b2v_inst2|comptX [3]),
	.dataf(!\b2v_inst2|comptX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan1~0 .extended_lut = "off";
defparam \b2v_inst3|LessThan1~0 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst3|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N6
cyclonev_lcell_comb \b2v_inst3|nri[6]~7 (
// Equation(s):
// \b2v_inst3|nri[6]~7_combout  = ( \b2v_inst2|comptX [4] & ( !\b2v_inst3|LessThan1~0_combout  & ( (!\b2v_inst2|X[3]~3_combout ) # (\b2v_inst3|LessThan0~0_combout ) ) ) ) # ( !\b2v_inst2|comptX [4] & ( !\b2v_inst3|LessThan1~0_combout  & ( 
// ((!\b2v_inst2|X[3]~3_combout  & ((!\b2v_inst3|gen~18_combout ) # (\b2v_inst2|comptX [5])))) # (\b2v_inst3|LessThan0~0_combout ) ) ) )

	.dataa(!\b2v_inst2|X[3]~3_combout ),
	.datab(!\b2v_inst3|LessThan0~0_combout ),
	.datac(!\b2v_inst3|gen~18_combout ),
	.datad(!\b2v_inst2|comptX [5]),
	.datae(!\b2v_inst2|comptX [4]),
	.dataf(!\b2v_inst3|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~7 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~7 .lut_mask = 64'hB3BBBBBB00000000;
defparam \b2v_inst3|nri[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N12
cyclonev_lcell_comb \b2v_inst3|nri[6]~8 (
// Equation(s):
// \b2v_inst3|nri[6]~8_combout  = ( \b2v_inst3|nri[6]~5_combout  & ( \b2v_inst3|nri[6]~7_combout  & ( ((\b2v_inst3|Equal1~3_combout  & (\b2v_inst3|Equal1~0_combout  & !\b2v_inst2|Y[2]~0_combout ))) # (\b2v_inst3|nri[6]~6_combout ) ) ) ) # ( 
// !\b2v_inst3|nri[6]~5_combout  & ( \b2v_inst3|nri[6]~7_combout  & ( (\b2v_inst3|Equal1~3_combout  & (\b2v_inst3|Equal1~0_combout  & !\b2v_inst2|Y[2]~0_combout )) ) ) )

	.dataa(!\b2v_inst3|nri[6]~6_combout ),
	.datab(!\b2v_inst3|Equal1~3_combout ),
	.datac(!\b2v_inst3|Equal1~0_combout ),
	.datad(!\b2v_inst2|Y[2]~0_combout ),
	.datae(!\b2v_inst3|nri[6]~5_combout ),
	.dataf(!\b2v_inst3|nri[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~8 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~8 .lut_mask = 64'h0000000003005755;
defparam \b2v_inst3|nri[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \b2v_inst3|nri[6]~9 (
// Equation(s):
// \b2v_inst3|nri[6]~9_combout  = ( \b2v_inst3|gen~22_combout  & ( !\b2v_inst3|nri[6]~8_combout  & ( (!\b2v_inst3|gen~19_combout  & !\b2v_inst3|nri[6]~4_combout ) ) ) ) # ( !\b2v_inst3|gen~22_combout  & ( !\b2v_inst3|nri[6]~8_combout  & ( 
// (!\b2v_inst3|nri[6]~4_combout  & ((!\b2v_inst3|gen~19_combout ) # ((!\b2v_inst3|gen~21_combout  & !\b2v_inst3|gen~20_combout )))) ) ) )

	.dataa(!\b2v_inst3|gen~21_combout ),
	.datab(!\b2v_inst3|gen~19_combout ),
	.datac(!\b2v_inst3|gen~20_combout ),
	.datad(!\b2v_inst3|nri[6]~4_combout ),
	.datae(!\b2v_inst3|gen~22_combout ),
	.dataf(!\b2v_inst3|nri[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~9 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~9 .lut_mask = 64'hEC00CC0000000000;
defparam \b2v_inst3|nri[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \b2v_inst3|b_out~0 (
// Equation(s):
// \b2v_inst3|b_out~0_combout  = ( \b2v_inst3|ngi[0]~0_combout  & ( \b2v_inst3|nri[6]~9_combout  & ( (!\SW[1]~input_o  & ((!\SW[2]~input_o ) # ((\b2v_inst3|nri[6]~10_combout  & !\b2v_inst3|nbi[0]~0_combout )))) ) ) ) # ( !\b2v_inst3|ngi[0]~0_combout  & ( 
// \b2v_inst3|nri[6]~9_combout  & ( (!\SW[1]~input_o  & !\SW[2]~input_o ) ) ) ) # ( \b2v_inst3|ngi[0]~0_combout  & ( !\b2v_inst3|nri[6]~9_combout  & ( (!\SW[1]~input_o  & !\SW[2]~input_o ) ) ) ) # ( !\b2v_inst3|ngi[0]~0_combout  & ( 
// !\b2v_inst3|nri[6]~9_combout  & ( (!\SW[1]~input_o  & !\SW[2]~input_o ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\b2v_inst3|nri[6]~10_combout ),
	.datac(!\b2v_inst3|nbi[0]~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\b2v_inst3|ngi[0]~0_combout ),
	.dataf(!\b2v_inst3|nri[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~0 .extended_lut = "off";
defparam \b2v_inst3|b_out~0 .lut_mask = 64'hAA00AA00AA00AA20;
defparam \b2v_inst3|b_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \CCD_PIXCLK~input (
	.i(CCD_PIXCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_PIXCLK~input_o ));
// synopsys translate_off
defparam \CCD_PIXCLK~input .bus_hold = "false";
defparam \CCD_PIXCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CCD_PIXCLK~inputCLKENA0 (
	.inclk(\CCD_PIXCLK~input_o ),
	.ena(vcc),
	.outclk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CCD_PIXCLK~inputCLKENA0 .clock_type = "global clock";
defparam \CCD_PIXCLK~inputCLKENA0 .disable_mode = "low";
defparam \CCD_PIXCLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CCD_PIXCLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \CCD_PIXCLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \b2v_inst|u3|Add1~37 (
// Equation(s):
// \b2v_inst|u3|Add1~37_sumout  = SUM(( \b2v_inst|u3|Y_Cont [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst|u3|Add1~38  = CARRY(( \b2v_inst|u3|Y_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~37_sumout ),
	.cout(\b2v_inst|u3|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~37 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \b2v_inst|u3|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \CCD_FVAL~input (
	.i(CCD_FVAL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_FVAL~input_o ));
// synopsys translate_off
defparam \CCD_FVAL~input .bus_hold = "false";
defparam \CCD_FVAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N54
cyclonev_lcell_comb \b2v_inst|rCCD_FVAL~feeder (
// Equation(s):
// \b2v_inst|rCCD_FVAL~feeder_combout  = ( \CCD_FVAL~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CCD_FVAL~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rCCD_FVAL~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rCCD_FVAL~feeder .extended_lut = "off";
defparam \b2v_inst|rCCD_FVAL~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rCCD_FVAL~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N56
dffeas \b2v_inst|rCCD_FVAL (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|rCCD_FVAL~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_FVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_FVAL .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_FVAL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N3
cyclonev_lcell_comb \b2v_inst|u3|Pre_FVAL~feeder (
// Equation(s):
// \b2v_inst|u3|Pre_FVAL~feeder_combout  = ( \b2v_inst|rCCD_FVAL~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rCCD_FVAL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|Pre_FVAL~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Pre_FVAL~feeder .extended_lut = "off";
defparam \b2v_inst|u3|Pre_FVAL~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u3|Pre_FVAL~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N4
dffeas \b2v_inst|u3|Pre_FVAL (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Pre_FVAL~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Pre_FVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Pre_FVAL .is_wysiwyg = "true";
defparam \b2v_inst|u3|Pre_FVAL .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N51
cyclonev_lcell_comb \b2v_inst|u3|mSTART~0 (
// Equation(s):
// \b2v_inst|u3|mSTART~0_combout  = ( \KEY[2]~input_o  & ( (!\KEY[3]~input_o ) # (\b2v_inst|u3|mSTART~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\b2v_inst|u3|mSTART~q ),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mSTART~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mSTART~0 .extended_lut = "off";
defparam \b2v_inst|u3|mSTART~0 .lut_mask = 64'h00000000F0FFF0FF;
defparam \b2v_inst|u3|mSTART~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N53
dffeas \b2v_inst|u3|mSTART (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mSTART~0_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mSTART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mSTART .is_wysiwyg = "true";
defparam \b2v_inst|u3|mSTART .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N33
cyclonev_lcell_comb \b2v_inst|u3|mCCD_FVAL~0 (
// Equation(s):
// \b2v_inst|u3|mCCD_FVAL~0_combout  = ( \b2v_inst|u3|mCCD_FVAL~q  & ( \b2v_inst|u3|mSTART~q  & ( (!\b2v_inst|u3|Pre_FVAL~q ) # (\b2v_inst|rCCD_FVAL~q ) ) ) ) # ( !\b2v_inst|u3|mCCD_FVAL~q  & ( \b2v_inst|u3|mSTART~q  & ( (\b2v_inst|rCCD_FVAL~q  & 
// !\b2v_inst|u3|Pre_FVAL~q ) ) ) ) # ( \b2v_inst|u3|mCCD_FVAL~q  & ( !\b2v_inst|u3|mSTART~q  & ( (!\b2v_inst|u3|Pre_FVAL~q ) # (\b2v_inst|rCCD_FVAL~q ) ) ) )

	.dataa(!\b2v_inst|rCCD_FVAL~q ),
	.datab(gnd),
	.datac(!\b2v_inst|u3|Pre_FVAL~q ),
	.datad(gnd),
	.datae(!\b2v_inst|u3|mCCD_FVAL~q ),
	.dataf(!\b2v_inst|u3|mSTART~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mCCD_FVAL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_FVAL~0 .extended_lut = "off";
defparam \b2v_inst|u3|mCCD_FVAL~0 .lut_mask = 64'h0000F5F55050F5F5;
defparam \b2v_inst|u3|mCCD_FVAL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N35
dffeas \b2v_inst|u3|mCCD_FVAL (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mCCD_FVAL~0_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_FVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_FVAL .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_FVAL .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \CCD_LVAL~input (
	.i(CCD_LVAL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_LVAL~input_o ));
// synopsys translate_off
defparam \CCD_LVAL~input .bus_hold = "false";
defparam \CCD_LVAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N33
cyclonev_lcell_comb \b2v_inst|rCCD_LVAL~feeder (
// Equation(s):
// \b2v_inst|rCCD_LVAL~feeder_combout  = ( \CCD_LVAL~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CCD_LVAL~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rCCD_LVAL~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rCCD_LVAL~feeder .extended_lut = "off";
defparam \b2v_inst|rCCD_LVAL~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rCCD_LVAL~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N35
dffeas \b2v_inst|rCCD_LVAL (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|rCCD_LVAL~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_LVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_LVAL .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_LVAL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N24
cyclonev_lcell_comb \b2v_inst|u3|mCCD_LVAL~feeder (
// Equation(s):
// \b2v_inst|u3|mCCD_LVAL~feeder_combout  = ( \b2v_inst|rCCD_LVAL~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rCCD_LVAL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mCCD_LVAL~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_LVAL~feeder .extended_lut = "off";
defparam \b2v_inst|u3|mCCD_LVAL~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u3|mCCD_LVAL~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N26
dffeas \b2v_inst|u3|mCCD_LVAL (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mCCD_LVAL~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_LVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_LVAL .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_LVAL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N0
cyclonev_lcell_comb \b2v_inst|u3|Add0~41 (
// Equation(s):
// \b2v_inst|u3|Add0~41_sumout  = SUM(( \b2v_inst|u3|X_Cont[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \b2v_inst|u3|Add0~42  = CARRY(( \b2v_inst|u3|X_Cont[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~41_sumout ),
	.cout(\b2v_inst|u3|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~41 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst|u3|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N54
cyclonev_lcell_comb \b2v_inst|u3|X_Cont[6]~1 (
// Equation(s):
// \b2v_inst|u3|X_Cont[6]~1_combout  = ( \b2v_inst|u3|mCCD_FVAL~q  & ( \b2v_inst|u3|mCCD_LVAL~q  ) ) # ( !\b2v_inst|u3|mCCD_FVAL~q  )

	.dataa(gnd),
	.datab(!\b2v_inst|u3|mCCD_LVAL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u3|mCCD_FVAL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[6]~1 .extended_lut = "off";
defparam \b2v_inst|u3|X_Cont[6]~1 .lut_mask = 64'hFFFFFFFF33333333;
defparam \b2v_inst|u3|X_Cont[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N28
dffeas \b2v_inst|u3|X_Cont[9] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[9] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N25
dffeas \b2v_inst|u3|X_Cont[8] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[8] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N9
cyclonev_lcell_comb \b2v_inst|u3|LessThan0~2 (
// Equation(s):
// \b2v_inst|u3|LessThan0~2_combout  = ( !\b2v_inst|u3|X_Cont [9] & ( !\b2v_inst|u3|X_Cont [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst|u3|X_Cont [9]),
	.dataf(!\b2v_inst|u3|X_Cont [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|LessThan0~2 .extended_lut = "off";
defparam \b2v_inst|u3|LessThan0~2 .lut_mask = 64'hFFFF000000000000;
defparam \b2v_inst|u3|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N13
dffeas \b2v_inst|u3|X_Cont[4] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[4] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N16
dffeas \b2v_inst|u3|X_Cont[5] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[5] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N19
dffeas \b2v_inst|u3|X_Cont[6] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[6] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N22
dffeas \b2v_inst|u3|X_Cont[7] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[7] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N45
cyclonev_lcell_comb \b2v_inst|u3|LessThan0~0 (
// Equation(s):
// \b2v_inst|u3|LessThan0~0_combout  = ( \b2v_inst|u3|X_Cont [7] & ( \b2v_inst|u3|X_Cont[1]~DUPLICATE_q  & ( (\b2v_inst|u3|X_Cont [4] & (\b2v_inst|u3|X_Cont [5] & (\b2v_inst|u3|X_Cont [6] & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|X_Cont [4]),
	.datab(!\b2v_inst|u3|X_Cont [5]),
	.datac(!\b2v_inst|u3|X_Cont [6]),
	.datad(!\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|X_Cont [7]),
	.dataf(!\b2v_inst|u3|X_Cont[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|LessThan0~0 .extended_lut = "off";
defparam \b2v_inst|u3|LessThan0~0 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N7
dffeas \b2v_inst|u3|X_Cont[2]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[2]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \b2v_inst|u3|LessThan0~1 (
// Equation(s):
// \b2v_inst|u3|LessThan0~1_combout  = ( \b2v_inst|u3|X_Cont[2]~DUPLICATE_q  & ( \b2v_inst|u3|X_Cont[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|LessThan0~1 .extended_lut = "off";
defparam \b2v_inst|u3|LessThan0~1 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst|u3|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \b2v_inst|u3|X_Cont[6]~0 (
// Equation(s):
// \b2v_inst|u3|X_Cont[6]~0_combout  = ( \b2v_inst|u3|LessThan0~4_combout  & ( \b2v_inst|u3|LessThan0~1_combout  & ( (!\b2v_inst|u3|mCCD_FVAL~q ) # ((\b2v_inst|u3|X_Cont [10] & ((!\b2v_inst|u3|LessThan0~2_combout ) # (\b2v_inst|u3|LessThan0~0_combout )))) ) 
// ) ) # ( !\b2v_inst|u3|LessThan0~4_combout  & ( \b2v_inst|u3|LessThan0~1_combout  ) ) # ( \b2v_inst|u3|LessThan0~4_combout  & ( !\b2v_inst|u3|LessThan0~1_combout  & ( (!\b2v_inst|u3|mCCD_FVAL~q ) # ((!\b2v_inst|u3|LessThan0~2_combout  & \b2v_inst|u3|X_Cont 
// [10])) ) ) ) # ( !\b2v_inst|u3|LessThan0~4_combout  & ( !\b2v_inst|u3|LessThan0~1_combout  ) )

	.dataa(!\b2v_inst|u3|mCCD_FVAL~q ),
	.datab(!\b2v_inst|u3|LessThan0~2_combout ),
	.datac(!\b2v_inst|u3|X_Cont [10]),
	.datad(!\b2v_inst|u3|LessThan0~0_combout ),
	.datae(!\b2v_inst|u3|LessThan0~4_combout ),
	.dataf(!\b2v_inst|u3|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[6]~0 .extended_lut = "off";
defparam \b2v_inst|u3|X_Cont[6]~0 .lut_mask = 64'hFFFFAEAEFFFFAEAF;
defparam \b2v_inst|u3|X_Cont[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N1
dffeas \b2v_inst|u3|X_Cont[0]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[0]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N3
cyclonev_lcell_comb \b2v_inst|u3|Add0~1 (
// Equation(s):
// \b2v_inst|u3|Add0~1_sumout  = SUM(( \b2v_inst|u3|X_Cont[1]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~42  ))
// \b2v_inst|u3|Add0~2  = CARRY(( \b2v_inst|u3|X_Cont[1]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|X_Cont[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~1_sumout ),
	.cout(\b2v_inst|u3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~1 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N5
dffeas \b2v_inst|u3|X_Cont[1]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[1]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N6
cyclonev_lcell_comb \b2v_inst|u3|Add0~5 (
// Equation(s):
// \b2v_inst|u3|Add0~5_sumout  = SUM(( \b2v_inst|u3|X_Cont [2] ) + ( GND ) + ( \b2v_inst|u3|Add0~2  ))
// \b2v_inst|u3|Add0~6  = CARRY(( \b2v_inst|u3|X_Cont [2] ) + ( GND ) + ( \b2v_inst|u3|Add0~2  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u3|X_Cont [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~5_sumout ),
	.cout(\b2v_inst|u3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~5 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N8
dffeas \b2v_inst|u3|X_Cont[2] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[2] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N9
cyclonev_lcell_comb \b2v_inst|u3|Add0~9 (
// Equation(s):
// \b2v_inst|u3|Add0~9_sumout  = SUM(( \b2v_inst|u3|X_Cont[3]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~6  ))
// \b2v_inst|u3|Add0~10  = CARRY(( \b2v_inst|u3|X_Cont[3]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~9_sumout ),
	.cout(\b2v_inst|u3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~9 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N11
dffeas \b2v_inst|u3|X_Cont[3]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[3]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N12
cyclonev_lcell_comb \b2v_inst|u3|Add0~13 (
// Equation(s):
// \b2v_inst|u3|Add0~13_sumout  = SUM(( \b2v_inst|u3|X_Cont[4]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~10  ))
// \b2v_inst|u3|Add0~14  = CARRY(( \b2v_inst|u3|X_Cont[4]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~10  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~13_sumout ),
	.cout(\b2v_inst|u3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~13 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N14
dffeas \b2v_inst|u3|X_Cont[4]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[4]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N15
cyclonev_lcell_comb \b2v_inst|u3|Add0~17 (
// Equation(s):
// \b2v_inst|u3|Add0~17_sumout  = SUM(( \b2v_inst|u3|X_Cont[5]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~14  ))
// \b2v_inst|u3|Add0~18  = CARRY(( \b2v_inst|u3|X_Cont[5]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~17_sumout ),
	.cout(\b2v_inst|u3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~17 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N17
dffeas \b2v_inst|u3|X_Cont[5]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[5]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N18
cyclonev_lcell_comb \b2v_inst|u3|Add0~21 (
// Equation(s):
// \b2v_inst|u3|Add0~21_sumout  = SUM(( \b2v_inst|u3|X_Cont[6]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~18  ))
// \b2v_inst|u3|Add0~22  = CARRY(( \b2v_inst|u3|X_Cont[6]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~21_sumout ),
	.cout(\b2v_inst|u3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~21 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N20
dffeas \b2v_inst|u3|X_Cont[6]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[6]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N21
cyclonev_lcell_comb \b2v_inst|u3|Add0~25 (
// Equation(s):
// \b2v_inst|u3|Add0~25_sumout  = SUM(( \b2v_inst|u3|X_Cont[7]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~22  ))
// \b2v_inst|u3|Add0~26  = CARRY(( \b2v_inst|u3|X_Cont[7]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~25_sumout ),
	.cout(\b2v_inst|u3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~25 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N23
dffeas \b2v_inst|u3|X_Cont[7]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[7]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N24
cyclonev_lcell_comb \b2v_inst|u3|Add0~29 (
// Equation(s):
// \b2v_inst|u3|Add0~29_sumout  = SUM(( \b2v_inst|u3|X_Cont[8]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~26  ))
// \b2v_inst|u3|Add0~30  = CARRY(( \b2v_inst|u3|X_Cont[8]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~29_sumout ),
	.cout(\b2v_inst|u3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~29 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N26
dffeas \b2v_inst|u3|X_Cont[8]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[8]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N27
cyclonev_lcell_comb \b2v_inst|u3|Add0~33 (
// Equation(s):
// \b2v_inst|u3|Add0~33_sumout  = SUM(( \b2v_inst|u3|X_Cont[9]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~30  ))
// \b2v_inst|u3|Add0~34  = CARRY(( \b2v_inst|u3|X_Cont[9]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst|u3|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~33_sumout ),
	.cout(\b2v_inst|u3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~33 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N29
dffeas \b2v_inst|u3|X_Cont[9]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[9]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N30
cyclonev_lcell_comb \b2v_inst|u3|Add0~37 (
// Equation(s):
// \b2v_inst|u3|Add0~37_sumout  = SUM(( \b2v_inst|u3|X_Cont [10] ) + ( GND ) + ( \b2v_inst|u3|Add0~34  ))
// \b2v_inst|u3|Add0~38  = CARRY(( \b2v_inst|u3|X_Cont [10] ) + ( GND ) + ( \b2v_inst|u3|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~37_sumout ),
	.cout(\b2v_inst|u3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~37 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N31
dffeas \b2v_inst|u3|X_Cont[10] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[10] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N33
cyclonev_lcell_comb \b2v_inst|u3|Add0~53 (
// Equation(s):
// \b2v_inst|u3|Add0~53_sumout  = SUM(( \b2v_inst|u3|X_Cont [11] ) + ( GND ) + ( \b2v_inst|u3|Add0~38  ))
// \b2v_inst|u3|Add0~54  = CARRY(( \b2v_inst|u3|X_Cont [11] ) + ( GND ) + ( \b2v_inst|u3|Add0~38  ))

	.dataa(!\b2v_inst|u3|X_Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~53_sumout ),
	.cout(\b2v_inst|u3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~53 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst|u3|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N35
dffeas \b2v_inst|u3|X_Cont[11] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[11] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N36
cyclonev_lcell_comb \b2v_inst|u3|Add0~57 (
// Equation(s):
// \b2v_inst|u3|Add0~57_sumout  = SUM(( \b2v_inst|u3|X_Cont [12] ) + ( GND ) + ( \b2v_inst|u3|Add0~54  ))
// \b2v_inst|u3|Add0~58  = CARRY(( \b2v_inst|u3|X_Cont [12] ) + ( GND ) + ( \b2v_inst|u3|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~57_sumout ),
	.cout(\b2v_inst|u3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~57 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u3|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N38
dffeas \b2v_inst|u3|X_Cont[12] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[12] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N39
cyclonev_lcell_comb \b2v_inst|u3|Add0~61 (
// Equation(s):
// \b2v_inst|u3|Add0~61_sumout  = SUM(( \b2v_inst|u3|X_Cont [13] ) + ( GND ) + ( \b2v_inst|u3|Add0~58  ))
// \b2v_inst|u3|Add0~62  = CARRY(( \b2v_inst|u3|X_Cont [13] ) + ( GND ) + ( \b2v_inst|u3|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~61_sumout ),
	.cout(\b2v_inst|u3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~61 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u3|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N41
dffeas \b2v_inst|u3|X_Cont[13] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[13] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N42
cyclonev_lcell_comb \b2v_inst|u3|Add0~49 (
// Equation(s):
// \b2v_inst|u3|Add0~49_sumout  = SUM(( \b2v_inst|u3|X_Cont [14] ) + ( GND ) + ( \b2v_inst|u3|Add0~62  ))
// \b2v_inst|u3|Add0~50  = CARRY(( \b2v_inst|u3|X_Cont [14] ) + ( GND ) + ( \b2v_inst|u3|Add0~62  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u3|X_Cont [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~49_sumout ),
	.cout(\b2v_inst|u3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~49 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u3|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N44
dffeas \b2v_inst|u3|X_Cont[14] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[14] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N45
cyclonev_lcell_comb \b2v_inst|u3|Add0~45 (
// Equation(s):
// \b2v_inst|u3|Add0~45_sumout  = SUM(( \b2v_inst|u3|X_Cont [15] ) + ( GND ) + ( \b2v_inst|u3|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add0~45 .extended_lut = "off";
defparam \b2v_inst|u3|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u3|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N47
dffeas \b2v_inst|u3|X_Cont[15] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[15] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N48
cyclonev_lcell_comb \b2v_inst|u3|LessThan0~4 (
// Equation(s):
// \b2v_inst|u3|LessThan0~4_combout  = ( !\b2v_inst|u3|X_Cont [15] & ( !\b2v_inst|u3|X_Cont [14] & ( (!\b2v_inst|u3|X_Cont [12] & (!\b2v_inst|u3|X_Cont [13] & !\b2v_inst|u3|X_Cont [11])) ) ) )

	.dataa(!\b2v_inst|u3|X_Cont [12]),
	.datab(!\b2v_inst|u3|X_Cont [13]),
	.datac(!\b2v_inst|u3|X_Cont [11]),
	.datad(gnd),
	.datae(!\b2v_inst|u3|X_Cont [15]),
	.dataf(!\b2v_inst|u3|X_Cont [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|LessThan0~4 .extended_lut = "off";
defparam \b2v_inst|u3|LessThan0~4 .lut_mask = 64'h8080000000000000;
defparam \b2v_inst|u3|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N51
cyclonev_lcell_comb \b2v_inst|u3|LessThan0~5 (
// Equation(s):
// \b2v_inst|u3|LessThan0~5_combout  = ( \b2v_inst|u3|X_Cont [7] & ( \b2v_inst|u3|X_Cont[0]~DUPLICATE_q  & ( (\b2v_inst|u3|X_Cont [4] & (\b2v_inst|u3|X_Cont [5] & (\b2v_inst|u3|X_Cont [6] & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|X_Cont [4]),
	.datab(!\b2v_inst|u3|X_Cont [5]),
	.datac(!\b2v_inst|u3|X_Cont [6]),
	.datad(!\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|X_Cont [7]),
	.dataf(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|LessThan0~5 .extended_lut = "off";
defparam \b2v_inst|u3|LessThan0~5 .lut_mask = 64'h0000000000000001;
defparam \b2v_inst|u3|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N27
cyclonev_lcell_comb \b2v_inst|u3|LessThan0~3 (
// Equation(s):
// \b2v_inst|u3|LessThan0~3_combout  = ( \b2v_inst|u3|X_Cont [9] & ( \b2v_inst|u3|LessThan0~5_combout  & ( \b2v_inst|u3|X_Cont [10] ) ) ) # ( !\b2v_inst|u3|X_Cont [9] & ( \b2v_inst|u3|LessThan0~5_combout  & ( (\b2v_inst|u3|X_Cont [10] & 
// (((\b2v_inst|u3|X_Cont[1]~DUPLICATE_q  & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q )) # (\b2v_inst|u3|X_Cont [8]))) ) ) ) # ( \b2v_inst|u3|X_Cont [9] & ( !\b2v_inst|u3|LessThan0~5_combout  & ( \b2v_inst|u3|X_Cont [10] ) ) ) # ( !\b2v_inst|u3|X_Cont [9] & ( 
// !\b2v_inst|u3|LessThan0~5_combout  & ( (\b2v_inst|u3|X_Cont [10] & \b2v_inst|u3|X_Cont [8]) ) ) )

	.dataa(!\b2v_inst|u3|X_Cont [10]),
	.datab(!\b2v_inst|u3|X_Cont [8]),
	.datac(!\b2v_inst|u3|X_Cont[1]~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|X_Cont [9]),
	.dataf(!\b2v_inst|u3|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|LessThan0~3 .extended_lut = "off";
defparam \b2v_inst|u3|LessThan0~3 .lut_mask = 64'h1111555511155555;
defparam \b2v_inst|u3|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N21
cyclonev_lcell_comb \b2v_inst|u3|Y_Cont[2]~0 (
// Equation(s):
// \b2v_inst|u3|Y_Cont[2]~0_combout  = ( \b2v_inst|u3|LessThan0~3_combout  & ( \b2v_inst|u3|mCCD_FVAL~q  & ( \b2v_inst|u3|mCCD_LVAL~q  ) ) ) # ( !\b2v_inst|u3|LessThan0~3_combout  & ( \b2v_inst|u3|mCCD_FVAL~q  & ( (\b2v_inst|u3|mCCD_LVAL~q  & 
// !\b2v_inst|u3|LessThan0~4_combout ) ) ) ) # ( \b2v_inst|u3|LessThan0~3_combout  & ( !\b2v_inst|u3|mCCD_FVAL~q  ) ) # ( !\b2v_inst|u3|LessThan0~3_combout  & ( !\b2v_inst|u3|mCCD_FVAL~q  ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u3|mCCD_LVAL~q ),
	.datac(!\b2v_inst|u3|LessThan0~4_combout ),
	.datad(gnd),
	.datae(!\b2v_inst|u3|LessThan0~3_combout ),
	.dataf(!\b2v_inst|u3|mCCD_FVAL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[2]~0 .extended_lut = "off";
defparam \b2v_inst|u3|Y_Cont[2]~0 .lut_mask = 64'hFFFFFFFF30303333;
defparam \b2v_inst|u3|Y_Cont[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N31
dffeas \b2v_inst|u3|Y_Cont[0] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[0] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N33
cyclonev_lcell_comb \b2v_inst|u3|Add1~21 (
// Equation(s):
// \b2v_inst|u3|Add1~21_sumout  = SUM(( \b2v_inst|u3|Y_Cont [1] ) + ( GND ) + ( \b2v_inst|u3|Add1~38  ))
// \b2v_inst|u3|Add1~22  = CARRY(( \b2v_inst|u3|Y_Cont [1] ) + ( GND ) + ( \b2v_inst|u3|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~21_sumout ),
	.cout(\b2v_inst|u3|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~21 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N34
dffeas \b2v_inst|u3|Y_Cont[1] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[1] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \b2v_inst|u3|Add1~25 (
// Equation(s):
// \b2v_inst|u3|Add1~25_sumout  = SUM(( \b2v_inst|u3|Y_Cont [2] ) + ( GND ) + ( \b2v_inst|u3|Add1~22  ))
// \b2v_inst|u3|Add1~26  = CARRY(( \b2v_inst|u3|Y_Cont [2] ) + ( GND ) + ( \b2v_inst|u3|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~25_sumout ),
	.cout(\b2v_inst|u3|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~25 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N37
dffeas \b2v_inst|u3|Y_Cont[2] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[2] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N39
cyclonev_lcell_comb \b2v_inst|u3|Add1~29 (
// Equation(s):
// \b2v_inst|u3|Add1~29_sumout  = SUM(( \b2v_inst|u3|Y_Cont [3] ) + ( GND ) + ( \b2v_inst|u3|Add1~26  ))
// \b2v_inst|u3|Add1~30  = CARRY(( \b2v_inst|u3|Y_Cont [3] ) + ( GND ) + ( \b2v_inst|u3|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~29_sumout ),
	.cout(\b2v_inst|u3|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~29 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N40
dffeas \b2v_inst|u3|Y_Cont[3] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[3] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \b2v_inst|u3|Add1~33 (
// Equation(s):
// \b2v_inst|u3|Add1~33_sumout  = SUM(( \b2v_inst|u3|Y_Cont [4] ) + ( GND ) + ( \b2v_inst|u3|Add1~30  ))
// \b2v_inst|u3|Add1~34  = CARRY(( \b2v_inst|u3|Y_Cont [4] ) + ( GND ) + ( \b2v_inst|u3|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~33_sumout ),
	.cout(\b2v_inst|u3|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~33 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N43
dffeas \b2v_inst|u3|Y_Cont[4] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[4] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N45
cyclonev_lcell_comb \b2v_inst|u3|Add1~9 (
// Equation(s):
// \b2v_inst|u3|Add1~9_sumout  = SUM(( \b2v_inst|u3|Y_Cont [5] ) + ( GND ) + ( \b2v_inst|u3|Add1~34  ))
// \b2v_inst|u3|Add1~10  = CARRY(( \b2v_inst|u3|Y_Cont [5] ) + ( GND ) + ( \b2v_inst|u3|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~9_sumout ),
	.cout(\b2v_inst|u3|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~9 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N47
dffeas \b2v_inst|u3|Y_Cont[5] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[5] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N48
cyclonev_lcell_comb \b2v_inst|u3|Add1~17 (
// Equation(s):
// \b2v_inst|u3|Add1~17_sumout  = SUM(( \b2v_inst|u3|Y_Cont [6] ) + ( GND ) + ( \b2v_inst|u3|Add1~10  ))
// \b2v_inst|u3|Add1~18  = CARRY(( \b2v_inst|u3|Y_Cont [6] ) + ( GND ) + ( \b2v_inst|u3|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~17_sumout ),
	.cout(\b2v_inst|u3|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~17 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N50
dffeas \b2v_inst|u3|Y_Cont[6] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[6] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N51
cyclonev_lcell_comb \b2v_inst|u3|Add1~13 (
// Equation(s):
// \b2v_inst|u3|Add1~13_sumout  = SUM(( \b2v_inst|u3|Y_Cont [7] ) + ( GND ) + ( \b2v_inst|u3|Add1~18  ))
// \b2v_inst|u3|Add1~14  = CARRY(( \b2v_inst|u3|Y_Cont [7] ) + ( GND ) + ( \b2v_inst|u3|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~13_sumout ),
	.cout(\b2v_inst|u3|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~13 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N52
dffeas \b2v_inst|u3|Y_Cont[7] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[7] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N54
cyclonev_lcell_comb \b2v_inst|u3|Add1~1 (
// Equation(s):
// \b2v_inst|u3|Add1~1_sumout  = SUM(( \b2v_inst|u3|Y_Cont [8] ) + ( GND ) + ( \b2v_inst|u3|Add1~14  ))
// \b2v_inst|u3|Add1~2  = CARRY(( \b2v_inst|u3|Y_Cont [8] ) + ( GND ) + ( \b2v_inst|u3|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~1_sumout ),
	.cout(\b2v_inst|u3|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~1 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N56
dffeas \b2v_inst|u3|Y_Cont[8] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[8] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \b2v_inst|u4|always1~0 (
// Equation(s):
// \b2v_inst|u4|always1~0_combout  = ( \b2v_inst|u3|mCCD_LVAL~q  & ( (\b2v_inst|u3|mCCD_FVAL~q  & !\b2v_inst|u3|X_Cont [10]) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u3|mCCD_FVAL~q ),
	.datac(gnd),
	.datad(!\b2v_inst|u3|X_Cont [10]),
	.datae(gnd),
	.dataf(!\b2v_inst|u3|mCCD_LVAL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|always1~0 .extended_lut = "off";
defparam \b2v_inst|u4|always1~0 .lut_mask = 64'h0000000033003300;
defparam \b2v_inst|u4|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N14
dffeas \b2v_inst|u4|mwrite_DPRAM~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|always1~0_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mwrite_DPRAM~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u4|mwrite_DPRAM~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N58
dffeas \b2v_inst|u3|Y_Cont[9] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[9] .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N57
cyclonev_lcell_comb \b2v_inst|u3|Add1~5 (
// Equation(s):
// \b2v_inst|u3|Add1~5_sumout  = SUM(( \b2v_inst|u3|Y_Cont [9] ) + ( GND ) + ( \b2v_inst|u3|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u3|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u3|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|Add1~5 .extended_lut = "off";
defparam \b2v_inst|u3|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u3|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N59
dffeas \b2v_inst|u3|Y_Cont[9]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[9]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N53
dffeas \b2v_inst|u3|Y_Cont[7]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[7]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N6
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3] = ( !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q  & ( \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & ( (\b2v_inst|u3|Y_Cont [6] & (!\b2v_inst|u3|Y_Cont [5] & (!\b2v_inst|u3|Y_Cont [8] & 
// \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [6]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u3|Y_Cont [8]),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w[3] .lut_mask = 64'h0000000000400000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N9
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0 (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout  = ( !\b2v_inst2|Y[4]~3_combout  & ( \b2v_inst2|Add6~9_sumout  & ( (!\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Add6~5_sumout  & (!\b2v_inst2|Add6~21_sumout  & 
// \b2v_inst2|Y[4]~1_combout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~17_sumout ),
	.datab(!\b2v_inst2|Add6~5_sumout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Y[4]~1_combout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0 .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N2
dffeas \b2v_inst|u3|X_Cont[0] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[0] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N48
cyclonev_lcell_comb \b2v_inst|u3|oDVAL (
// Equation(s):
// \b2v_inst|u3|oDVAL~combout  = ( \b2v_inst|u3|mCCD_FVAL~q  & ( \b2v_inst|u3|mCCD_LVAL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|mCCD_LVAL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u3|mCCD_FVAL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|oDVAL~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|oDVAL .extended_lut = "off";
defparam \b2v_inst|u3|oDVAL .lut_mask = 64'h000000000F0F0F0F;
defparam \b2v_inst|u3|oDVAL .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \CCD_DATA[5]~input (
	.i(CCD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[5]~input .bus_hold = "false";
defparam \CCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N36
cyclonev_lcell_comb \b2v_inst|rCCD_DATA[5]~feeder (
// Equation(s):
// \b2v_inst|rCCD_DATA[5]~feeder_combout  = ( \CCD_DATA[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CCD_DATA[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rCCD_DATA[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[5]~feeder .extended_lut = "off";
defparam \b2v_inst|rCCD_DATA[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rCCD_DATA[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N38
dffeas \b2v_inst|rCCD_DATA[5] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|rCCD_DATA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[5] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N29
dffeas \b2v_inst|u3|mCCD_DATA[5] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|rCCD_DATA [5]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[5] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N0
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N42
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N3
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N5
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N6
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N7
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N9
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N11
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N12
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N14
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N15
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N17
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N18
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N20
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N21
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N23
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q  ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N26
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N27
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N29
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[9] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N30
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~sumout  = SUM(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT  ))
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT  = CARRY(( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10] ) + ( GND ) + ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~sumout ),
	.cout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N31
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[10] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N25
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N48
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q  & ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q  & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10] & 
// (!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8] & !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9])) ) ) )

	.dataa(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10]),
	.datab(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datad(gnd),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 64'h0000000000004040;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N54
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q  & ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  & 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2]) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(gnd),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 64'h0000000003030000;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N33
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1 (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1_sumout  = SUM(( GND ) + ( GND ) + ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1 .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1 .lut_mask = 64'h0000FFFF00000000;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N36
cyclonev_lcell_comb \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual (
// Equation(s):
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  & ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1_sumout  ) ) # ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  & ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1_sumout  ) ) # ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  & ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1_sumout  & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  & 
// (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5] & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0])) ) ) )

	.dataa(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(gnd),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual .extended_lut = "off";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual .lut_mask = 64'h00000101FFFFFFFF;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N2
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N4
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N13
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N19
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N22
dffeas \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\b2v_inst|u3|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \CCD_DATA[6]~input (
	.i(CCD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[6]~input .bus_hold = "false";
defparam \CCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y2_N49
dffeas \b2v_inst|rCCD_DATA[6] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CCD_DATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[6] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N39
cyclonev_lcell_comb \b2v_inst|u3|mCCD_DATA[6]~feeder (
// Equation(s):
// \b2v_inst|u3|mCCD_DATA[6]~feeder_combout  = ( \b2v_inst|rCCD_DATA [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rCCD_DATA [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mCCD_DATA[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[6]~feeder .extended_lut = "off";
defparam \b2v_inst|u3|mCCD_DATA[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u3|mCCD_DATA[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N41
dffeas \b2v_inst|u3|mCCD_DATA[6] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mCCD_DATA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[6] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \CCD_DATA[7]~input (
	.i(CCD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[7]~input .bus_hold = "false";
defparam \CCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y14_N40
dffeas \b2v_inst|rCCD_DATA[7] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CCD_DATA[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[7] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N24
cyclonev_lcell_comb \b2v_inst|u3|mCCD_DATA[7]~feeder (
// Equation(s):
// \b2v_inst|u3|mCCD_DATA[7]~feeder_combout  = ( \b2v_inst|rCCD_DATA [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rCCD_DATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mCCD_DATA[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[7]~feeder .extended_lut = "off";
defparam \b2v_inst|u3|mCCD_DATA[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u3|mCCD_DATA[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N25
dffeas \b2v_inst|u3|mCCD_DATA[7] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mCCD_DATA[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[7] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\b2v_inst|u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [5],\b2v_inst|u3|mCCD_DATA [7],\b2v_inst|u3|mCCD_DATA [6],\b2v_inst|u3|mCCD_DATA [5]}),
	.portaaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .clk0_input_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .clk0_output_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .logical_ram_name = "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_kvt:auto_generated|altsyncram_e1f1:altsyncram2|ALTSYNCRAM";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .mixed_port_feed_through_mode = "old";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .operation_mode = "dual_port";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_data_out_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_first_bit_number = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_address_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_data_out_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_first_bit_number = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .port_b_read_enable_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N39
cyclonev_lcell_comb \b2v_inst|u4|mDATAd_0[5]~feeder (
// Equation(s):
// \b2v_inst|u4|mDATAd_0[5]~feeder_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|mDATAd_0[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[5]~feeder .extended_lut = "off";
defparam \b2v_inst|u4|mDATAd_0[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u4|mDATAd_0[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N40
dffeas \b2v_inst|u4|mDATAd_0[5] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|mDATAd_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[5] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N21
cyclonev_lcell_comb \b2v_inst|u4|Add0~32 (
// Equation(s):
// \b2v_inst|u4|Add0~32_combout  = ( \b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont [0] & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [5]))) # (\b2v_inst|u3|X_Cont [0] & 
// (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [17])) ) ) # ( !\b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont [0] & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [17])) # (\b2v_inst|u3|X_Cont [0] & 
// ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [5]))) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [17]),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [5]),
	.datad(!\b2v_inst|u3|X_Cont [0]),
	.datae(gnd),
	.dataf(!\b2v_inst|u3|Y_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~32 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~32 .lut_mask = 64'h330F330F0F330F33;
defparam \b2v_inst|u4|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N56
dffeas \b2v_inst|u4|mDATAd_1[5] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [5]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[5] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \CCD_DATA[2]~input (
	.i(CCD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[2]~input .bus_hold = "false";
defparam \CCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N27
cyclonev_lcell_comb \b2v_inst|rCCD_DATA[2]~feeder (
// Equation(s):
// \b2v_inst|rCCD_DATA[2]~feeder_combout  = ( \CCD_DATA[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CCD_DATA[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rCCD_DATA[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[2]~feeder .extended_lut = "off";
defparam \b2v_inst|rCCD_DATA[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rCCD_DATA[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N28
dffeas \b2v_inst|rCCD_DATA[2] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|rCCD_DATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[2] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N12
cyclonev_lcell_comb \b2v_inst|u3|mCCD_DATA[2]~feeder (
// Equation(s):
// \b2v_inst|u3|mCCD_DATA[2]~feeder_combout  = ( \b2v_inst|rCCD_DATA [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rCCD_DATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mCCD_DATA[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[2]~feeder .extended_lut = "off";
defparam \b2v_inst|u3|mCCD_DATA[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u3|mCCD_DATA[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N14
dffeas \b2v_inst|u3|mCCD_DATA[2] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mCCD_DATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[2] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \CCD_DATA[3]~input (
	.i(CCD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[3]~input .bus_hold = "false";
defparam \CCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N12
cyclonev_lcell_comb \b2v_inst|rCCD_DATA[3]~feeder (
// Equation(s):
// \b2v_inst|rCCD_DATA[3]~feeder_combout  = ( \CCD_DATA[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CCD_DATA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rCCD_DATA[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[3]~feeder .extended_lut = "off";
defparam \b2v_inst|rCCD_DATA[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rCCD_DATA[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N13
dffeas \b2v_inst|rCCD_DATA[3] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|rCCD_DATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[3] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N50
dffeas \b2v_inst|u3|mCCD_DATA[3] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|rCCD_DATA [3]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[3] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \CCD_DATA[4]~input (
	.i(CCD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[4]~input .bus_hold = "false";
defparam \CCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y16_N29
dffeas \b2v_inst|rCCD_DATA[4] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CCD_DATA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[4] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N31
dffeas \b2v_inst|u3|mCCD_DATA[4] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|rCCD_DATA [4]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[4] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \CCD_DATA[10]~input (
	.i(CCD_DATA[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[10]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[10]~input .bus_hold = "false";
defparam \CCD_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N39
cyclonev_lcell_comb \b2v_inst|rCCD_DATA[10]~feeder (
// Equation(s):
// \b2v_inst|rCCD_DATA[10]~feeder_combout  = ( \CCD_DATA[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CCD_DATA[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rCCD_DATA[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[10]~feeder .extended_lut = "off";
defparam \b2v_inst|rCCD_DATA[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rCCD_DATA[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y13_N41
dffeas \b2v_inst|rCCD_DATA[10] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|rCCD_DATA[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[10] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N57
cyclonev_lcell_comb \b2v_inst|u3|mCCD_DATA[10]~feeder (
// Equation(s):
// \b2v_inst|u3|mCCD_DATA[10]~feeder_combout  = ( \b2v_inst|rCCD_DATA [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rCCD_DATA [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mCCD_DATA[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[10]~feeder .extended_lut = "off";
defparam \b2v_inst|u3|mCCD_DATA[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u3|mCCD_DATA[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N59
dffeas \b2v_inst|u3|mCCD_DATA[10] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mCCD_DATA[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[10] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \CCD_DATA[11]~input (
	.i(CCD_DATA[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[11]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[11]~input .bus_hold = "false";
defparam \CCD_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N42
cyclonev_lcell_comb \b2v_inst|rCCD_DATA[11]~feeder (
// Equation(s):
// \b2v_inst|rCCD_DATA[11]~feeder_combout  = ( \CCD_DATA[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CCD_DATA[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rCCD_DATA[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[11]~feeder .extended_lut = "off";
defparam \b2v_inst|rCCD_DATA[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rCCD_DATA[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N44
dffeas \b2v_inst|rCCD_DATA[11] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|rCCD_DATA[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[11] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N53
dffeas \b2v_inst|u3|mCCD_DATA[11] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|rCCD_DATA [11]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[11] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\b2v_inst|u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [11],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [10],\b2v_inst|u3|mCCD_DATA [11],\b2v_inst|u3|mCCD_DATA [10],\b2v_inst|u3|mCCD_DATA [4]}),
	.portaaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .clk0_input_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .clk0_output_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .logical_ram_name = "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_kvt:auto_generated|altsyncram_e1f1:altsyncram2|ALTSYNCRAM";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .mixed_port_feed_through_mode = "old";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .operation_mode = "dual_port";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_out_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_first_bit_number = 4;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_out_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_first_bit_number = 4;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_read_enable_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\b2v_inst|u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [2],\b2v_inst|u3|mCCD_DATA [3],
\b2v_inst|u3|mCCD_DATA [2]}),
	.portaaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .clk0_input_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .clk0_output_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .logical_ram_name = "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_kvt:auto_generated|altsyncram_e1f1:altsyncram2|ALTSYNCRAM";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .mixed_port_feed_through_mode = "old";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .operation_mode = "dual_port";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_out_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_first_bit_number = 2;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_out_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_first_bit_number = 2;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_read_enable_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y15_N19
dffeas \b2v_inst|u4|mDATAd_0[4] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [16]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[4] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N57
cyclonev_lcell_comb \b2v_inst|u4|Add0~43 (
// Equation(s):
// \b2v_inst|u4|Add0~43_combout  = ( \b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [4]))) # (\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  & 
// (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [16])) ) ) # ( !\b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  & (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [16])) # 
// (\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  & ((\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [4]))) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [16]),
	.datad(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [4]),
	.datae(gnd),
	.dataf(!\b2v_inst|u3|Y_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~43 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~43 .lut_mask = 64'h0C3F0C3F03CF03CF;
defparam \b2v_inst|u4|Add0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N45
cyclonev_lcell_comb \b2v_inst|u4|mDATAd_1[4]~feeder (
// Equation(s):
// \b2v_inst|u4|mDATAd_1[4]~feeder_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|mDATAd_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[4]~feeder .extended_lut = "off";
defparam \b2v_inst|u4|mDATAd_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u4|mDATAd_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N46
dffeas \b2v_inst|u4|mDATAd_1[4] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|mDATAd_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[4] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N37
dffeas \b2v_inst|u4|mDATAd_0[3] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [15]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[3] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N6
cyclonev_lcell_comb \b2v_inst|u4|Add0~48 (
// Equation(s):
// \b2v_inst|u4|Add0~48_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & ( \b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b 
// [3]) ) ) ) # ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & ( \b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [3] & !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ) ) ) ) # ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & ( !\b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [3]) ) ) ) # ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & ( !\b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [3] & \b2v_inst|u3|X_Cont[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [3]),
	.datad(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [15]),
	.dataf(!\b2v_inst|u3|Y_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~48 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~48 .lut_mask = 64'h000FFF0F0F000FFF;
defparam \b2v_inst|u4|Add0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N6
cyclonev_lcell_comb \b2v_inst|u4|mDATAd_1[3]~feeder (
// Equation(s):
// \b2v_inst|u4|mDATAd_1[3]~feeder_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|mDATAd_1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[3]~feeder .extended_lut = "off";
defparam \b2v_inst|u4|mDATAd_1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u4|mDATAd_1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y15_N8
dffeas \b2v_inst|u4|mDATAd_1[3] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|mDATAd_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[3] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y15_N40
dffeas \b2v_inst|u4|mDATAd_0[2] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [14]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[2] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N54
cyclonev_lcell_comb \b2v_inst|u4|Add0~53 (
// Equation(s):
// \b2v_inst|u4|Add0~53_combout  = ( \b2v_inst|u3|Y_Cont [0] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [2] & ( (!\b2v_inst|u3|X_Cont [0]) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [14]) ) ) ) # 
// ( !\b2v_inst|u3|Y_Cont [0] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [2] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [14]) # (\b2v_inst|u3|X_Cont [0]) ) ) ) # ( \b2v_inst|u3|Y_Cont [0] & ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [2] & ( (\b2v_inst|u3|X_Cont [0] & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [14]) ) ) ) # ( !\b2v_inst|u3|Y_Cont [0] & ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [2] & ( (!\b2v_inst|u3|X_Cont [0] & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [14]) ) ) )

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [14]),
	.datad(gnd),
	.datae(!\b2v_inst|u3|Y_Cont [0]),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~53 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~53 .lut_mask = 64'h0A0A05055F5FAFAF;
defparam \b2v_inst|u4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N58
dffeas \b2v_inst|u4|mDATAd_1[2] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [2]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[2] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \CCD_DATA[0]~input (
	.i(CCD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[0]~input .bus_hold = "false";
defparam \CCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y12_N41
dffeas \b2v_inst|rCCD_DATA[0] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CCD_DATA[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[0] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N24
cyclonev_lcell_comb \b2v_inst|u3|mCCD_DATA[0]~feeder (
// Equation(s):
// \b2v_inst|u3|mCCD_DATA[0]~feeder_combout  = ( \b2v_inst|rCCD_DATA [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rCCD_DATA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mCCD_DATA[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[0]~feeder .extended_lut = "off";
defparam \b2v_inst|u3|mCCD_DATA[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u3|mCCD_DATA[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N26
dffeas \b2v_inst|u3|mCCD_DATA[0] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mCCD_DATA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[0] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \CCD_DATA[1]~input (
	.i(CCD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[1]~input .bus_hold = "false";
defparam \CCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N36
cyclonev_lcell_comb \b2v_inst|rCCD_DATA[1]~feeder (
// Equation(s):
// \b2v_inst|rCCD_DATA[1]~feeder_combout  = ( \CCD_DATA[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CCD_DATA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|rCCD_DATA[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[1]~feeder .extended_lut = "off";
defparam \b2v_inst|rCCD_DATA[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|rCCD_DATA[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N37
dffeas \b2v_inst|rCCD_DATA[1] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|rCCD_DATA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[1] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N8
dffeas \b2v_inst|u3|mCCD_DATA[1] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|rCCD_DATA [1]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[1] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\b2v_inst|u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [0],\b2v_inst|u3|mCCD_DATA [1],\b2v_inst|u3|mCCD_DATA [0]}),
	.portaaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .clk0_input_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_kvt:auto_generated|altsyncram_e1f1:altsyncram2|ALTSYNCRAM";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y15_N50
dffeas \b2v_inst|u4|mDATAd_0[1] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [13]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[1] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N45
cyclonev_lcell_comb \b2v_inst|u4|Add0~58 (
// Equation(s):
// \b2v_inst|u4|Add0~58_combout  = ( \b2v_inst|u3|Y_Cont [0] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [13] & ( (\b2v_inst|u3|X_Cont [0]) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [1]) ) ) ) # 
// ( !\b2v_inst|u3|Y_Cont [0] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [13] & ( (!\b2v_inst|u3|X_Cont [0]) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [1]) ) ) ) # ( \b2v_inst|u3|Y_Cont [0] & ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [13] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [1] & !\b2v_inst|u3|X_Cont [0]) ) ) ) # ( !\b2v_inst|u3|Y_Cont [0] & ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [13] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [1] & \b2v_inst|u3|X_Cont [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [1]),
	.datad(!\b2v_inst|u3|X_Cont [0]),
	.datae(!\b2v_inst|u3|Y_Cont [0]),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~58 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~58 .lut_mask = 64'h000F0F00FF0F0FFF;
defparam \b2v_inst|u4|Add0~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N53
dffeas \b2v_inst|u4|mDATAd_1[1] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [1]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[1] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y15_N46
dffeas \b2v_inst|u4|mDATAd_0[0] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [12]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[0] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N48
cyclonev_lcell_comb \b2v_inst|u4|Add0~63 (
// Equation(s):
// \b2v_inst|u4|Add0~63_combout  = ( \b2v_inst|u3|Y_Cont [0] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [0] & ( (!\b2v_inst|u3|X_Cont [0]) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [12]) ) ) ) # 
// ( !\b2v_inst|u3|Y_Cont [0] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [0] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [12]) # (\b2v_inst|u3|X_Cont [0]) ) ) ) # ( \b2v_inst|u3|Y_Cont [0] & ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [0] & ( (\b2v_inst|u3|X_Cont [0] & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [12]) ) ) ) # ( !\b2v_inst|u3|Y_Cont [0] & ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [0] & ( (!\b2v_inst|u3|X_Cont [0] & \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [12]) ) ) )

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [12]),
	.datad(gnd),
	.datae(!\b2v_inst|u3|Y_Cont [0]),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~63 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~63 .lut_mask = 64'h0A0A05055F5FAFAF;
defparam \b2v_inst|u4|Add0~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N44
dffeas \b2v_inst|u4|mDATAd_1[0] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [0]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[0] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N0
cyclonev_lcell_comb \b2v_inst|u4|Add0~61 (
// Equation(s):
// \b2v_inst|u4|Add0~61_cout  = CARRY(( \b2v_inst|u4|Add0~63_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [0]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [0])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [0])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [0]))))) ) + ( !VCC ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [0]),
	.datad(!\b2v_inst|u4|Add0~63_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst|u4|Add0~61_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~61 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~61 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N3
cyclonev_lcell_comb \b2v_inst|u4|Add0~56 (
// Equation(s):
// \b2v_inst|u4|Add0~56_cout  = CARRY(( \b2v_inst|u4|Add0~58_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [1]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [1])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [1])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [1]))))) ) + ( \b2v_inst|u4|Add0~61_cout  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [1]),
	.datad(!\b2v_inst|u4|Add0~58_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [1]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~61_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst|u4|Add0~56_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~56 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~56 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N6
cyclonev_lcell_comb \b2v_inst|u4|Add0~51 (
// Equation(s):
// \b2v_inst|u4|Add0~51_cout  = CARRY(( \b2v_inst|u4|Add0~53_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [2]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [2])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [2])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [2]))))) ) + ( \b2v_inst|u4|Add0~56_cout  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [2]),
	.datad(!\b2v_inst|u4|Add0~53_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [2]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~56_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst|u4|Add0~51_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~51 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~51 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N9
cyclonev_lcell_comb \b2v_inst|u4|Add0~46 (
// Equation(s):
// \b2v_inst|u4|Add0~46_cout  = CARRY(( \b2v_inst|u4|Add0~48_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [3]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [3])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [3])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [3]))))) ) + ( \b2v_inst|u4|Add0~51_cout  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [3]),
	.datad(!\b2v_inst|u4|Add0~48_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [3]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~51_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst|u4|Add0~46_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~46 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~46 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N12
cyclonev_lcell_comb \b2v_inst|u4|Add0~35 (
// Equation(s):
// \b2v_inst|u4|Add0~35_cout  = CARRY(( \b2v_inst|u4|Add0~43_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [4]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [4])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [4])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [4]))))) ) + ( \b2v_inst|u4|Add0~46_cout  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [4]),
	.datad(!\b2v_inst|u4|Add0~43_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [4]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\b2v_inst|u4|Add0~35_cout ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~35 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~35 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N15
cyclonev_lcell_comb \b2v_inst|u4|Add0~1 (
// Equation(s):
// \b2v_inst|u4|Add0~1_sumout  = SUM(( \b2v_inst|u4|Add0~32_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [5]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [5])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [5])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [5]))))) ) + ( \b2v_inst|u4|Add0~35_cout  ))
// \b2v_inst|u4|Add0~2  = CARRY(( \b2v_inst|u4|Add0~32_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [5]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [5])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [5])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [5]))))) ) + ( \b2v_inst|u4|Add0~35_cout  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [5]),
	.datad(!\b2v_inst|u4|Add0~32_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [5]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~35_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|Add0~1_sumout ),
	.cout(\b2v_inst|u4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~1 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~1 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N17
dffeas \b2v_inst|u4|mCCD_G[5] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mCCD_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mCCD_G[5] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mCCD_G[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N4
dffeas \b2v_inst|u3|X_Cont[1] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[1] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N10
dffeas \b2v_inst|u3|X_Cont[3] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(\b2v_inst|u3|X_Cont[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst|u3|X_Cont[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|X_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|X_Cont[3] .is_wysiwyg = "true";
defparam \b2v_inst|u3|X_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N35
dffeas \b2v_inst|u3|Y_Cont[1]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[1]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N38
dffeas \b2v_inst|u3|Y_Cont[2]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[2]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \b2v_inst2|Y[1]~6 (
// Equation(s):
// \b2v_inst2|Y[1]~6_combout  = ( \b2v_inst2|IMGY_out~0_combout  & ( (!\b2v_inst2|IMGY_out~2_combout  & (\b2v_inst2|Add6~33_sumout  & !\b2v_inst2|comptY [9])) ) ) # ( !\b2v_inst2|IMGY_out~0_combout  & ( (!\b2v_inst2|IMGY_out~1_combout  & 
// (\b2v_inst2|Add6~33_sumout  & !\b2v_inst2|comptY [9])) ) )

	.dataa(!\b2v_inst2|IMGY_out~1_combout ),
	.datab(!\b2v_inst2|IMGY_out~2_combout ),
	.datac(!\b2v_inst2|Add6~33_sumout ),
	.datad(!\b2v_inst2|comptY [9]),
	.datae(gnd),
	.dataf(!\b2v_inst2|IMGY_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[1]~6 .extended_lut = "off";
defparam \b2v_inst2|Y[1]~6 .lut_mask = 64'h0A000A000C000C00;
defparam \b2v_inst2|Y[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y19_N55
dffeas \b2v_inst|u3|Y_Cont[8]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[8]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N3
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3] = ( \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q  & ( (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & 
// (\b2v_inst|u3|Y_Cont [5] & \b2v_inst|u3|Y_Cont [6]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont [5]),
	.datad(!\b2v_inst|u3|Y_Cont [6]),
	.datae(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w[3] .lut_mask = 64'h0000000200000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N51
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0 (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout  = ( !\b2v_inst2|Add6~21_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Add6~5_sumout  & 
// \b2v_inst2|Add6~9_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~5_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0 .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0 .lut_mask = 64'h0000000000040000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N41
dffeas \b2v_inst|u3|Y_Cont[3]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[3]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = ( \b2v_inst2|Y[4]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y20_N56
dffeas \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N58
dffeas \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N46
dffeas \b2v_inst|u3|Y_Cont[5]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[5]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N45
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3] = ( \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q  & ( (!\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & (!\b2v_inst|u3|Y_Cont [9] & 
// !\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [6]),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont [9]),
	.datad(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w[3] .lut_mask = 64'h0000200000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0 (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout  = ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (!\b2v_inst2|Y[4]~3_combout  & 
// !\b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Y[4]~3_combout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0 .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N39
cyclonev_lcell_comb \b2v_inst2|Y[5]~9 (
// Equation(s):
// \b2v_inst2|Y[5]~9_combout  = ( \b2v_inst2|Y[4]~1_combout  & ( \b2v_inst2|Add6~5_sumout  ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst2|Y[4]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[5]~9 .extended_lut = "off";
defparam \b2v_inst2|Y[5]~9 .lut_mask = 64'h0000555500005555;
defparam \b2v_inst2|Y[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N41
dffeas \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Y[5]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N37
dffeas \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N18
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3] = ( !\b2v_inst|u3|Y_Cont [9] & ( \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q  & ( (\b2v_inst|u3|Y_Cont [7] & (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (!\b2v_inst|u3|Y_Cont [6] & 
// \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [7]),
	.datab(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont [6]),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont [9]),
	.dataf(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w[3] .lut_mask = 64'h0000000000400000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0 (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout  = ( !\b2v_inst2|Add6~21_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (!\b2v_inst2|Add6~5_sumout  & 
// \b2v_inst2|Add6~9_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~5_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0 .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N15
cyclonev_lcell_comb \b2v_inst3|gi~8 (
// Equation(s):
// \b2v_inst3|gi~8_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout ) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~8 .extended_lut = "off";
defparam \b2v_inst3|gi~8 .lut_mask = 64'h00F053530FFF5353;
defparam \b2v_inst3|gi~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N49
dffeas \b2v_inst|u3|Y_Cont[6]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[6]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N51
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3] = ( !\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q  & ( \b2v_inst|u3|Y_Cont [7] & ( (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & (!\b2v_inst|u3|Y_Cont [9] & 
// !\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont [9]),
	.datad(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w[3] .lut_mask = 64'h0000000010000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3] = ( !\b2v_inst2|Y[4]~3_combout  & ( \b2v_inst2|Add6~21_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Add6~9_sumout  & 
// !\b2v_inst2|Add6~5_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3] .lut_mask = 64'h0000000004000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N44
dffeas \b2v_inst|u3|Y_Cont[4]~DUPLICATE (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|u3|mCCD_FVAL~q ),
	.sload(gnd),
	.ena(\b2v_inst|u3|Y_Cont[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|Y_Cont[4]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst|u3|Y_Cont[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3] = ( \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont [6] & ( (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & 
// (\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q  & !\b2v_inst|u3|Y_Cont [9]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [9]),
	.datae(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w[3] .lut_mask = 64'h0000010000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N3
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3] = ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~5_sumout  & ( (!\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~21_sumout  & 
// \b2v_inst2|Y[4]~3_combout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~17_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Y[4]~3_combout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3] .lut_mask = 64'h0000000200000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N54
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3] = ( !\b2v_inst|u3|Y_Cont [9] & ( \b2v_inst|u3|Y_Cont [7] & ( (\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & 
// \b2v_inst|u3|Y_Cont [5]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [6]),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [5]),
	.datae(!\b2v_inst|u3|Y_Cont [9]),
	.dataf(!\b2v_inst|u3|Y_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w[3] .lut_mask = 64'h0000000000010000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3] = ( \b2v_inst2|Y[4]~3_combout  & ( !\b2v_inst2|Add6~17_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Add6~9_sumout  & 
// \b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~5_sumout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3] .lut_mask = 64'h0000000100000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \b2v_inst|u4|mwrite_DPRAM (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|always1~0_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mwrite_DPRAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mwrite_DPRAM .is_wysiwyg = "true";
defparam \b2v_inst|u4|mwrite_DPRAM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3] = ( \b2v_inst|u3|Y_Cont [7] & ( !\b2v_inst|u3|Y_Cont [5] & ( (\b2v_inst|u4|mwrite_DPRAM~q  & (\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u3|Y_Cont [8] & !\b2v_inst|u3|Y_Cont [9]))) ) ) )

	.dataa(!\b2v_inst|u4|mwrite_DPRAM~q ),
	.datab(!\b2v_inst|u3|Y_Cont [6]),
	.datac(!\b2v_inst|u3|Y_Cont [8]),
	.datad(!\b2v_inst|u3|Y_Cont [9]),
	.datae(!\b2v_inst|u3|Y_Cont [7]),
	.dataf(!\b2v_inst|u3|Y_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w[3] .lut_mask = 64'h0000010000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3] = ( !\b2v_inst2|Y[4]~3_combout  & ( \b2v_inst2|Add6~21_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Add6~9_sumout  & 
// \b2v_inst2|Add6~5_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3] .lut_mask = 64'h0000000000040000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N30
cyclonev_lcell_comb \b2v_inst3|gi~6 (
// Equation(s):
// \b2v_inst3|gi~6_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~6 .extended_lut = "off";
defparam \b2v_inst3|gi~6 .lut_mask = 64'h272727270055AAFF;
defparam \b2v_inst3|gi~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N8
dffeas \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst2|Y[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N4
dffeas \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N3
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3] = ( \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont [9] & ( (!\b2v_inst|u3|Y_Cont [8] & (\b2v_inst|u3|Y_Cont [5] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & 
// !\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [8]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w[3] .lut_mask = 64'h0000020000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N6
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0 (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout  = ( !\b2v_inst2|Add6~9_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (!\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Y[4]~1_combout  & 
// !\b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~17_sumout ),
	.datab(!\b2v_inst2|Add6~5_sumout ),
	.datac(!\b2v_inst2|Y[4]~1_combout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0 .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3] = ( !\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q  & ( (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (!\b2v_inst|u3|Y_Cont [9] & (!\b2v_inst|u3|Y_Cont [7] & 
// \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datab(!\b2v_inst|u3|Y_Cont [9]),
	.datac(!\b2v_inst|u3|Y_Cont [7]),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w[3] .lut_mask = 64'h0080000000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N9
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3] = ( !\b2v_inst2|Add6~9_sumout  & ( \b2v_inst2|Y[4]~1_combout  & ( (!\b2v_inst2|Y[4]~3_combout  & (!\b2v_inst2|Add6~5_sumout  & (!\b2v_inst2|Add6~17_sumout  & 
// !\b2v_inst2|Add6~21_sumout ))) ) ) ) # ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Y[4]~1_combout  & ( !\b2v_inst2|Y[4]~3_combout  ) ) ) # ( !\b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Y[4]~1_combout  & ( !\b2v_inst2|Y[4]~3_combout  ) ) )

	.dataa(!\b2v_inst2|Y[4]~3_combout ),
	.datab(!\b2v_inst2|Add6~5_sumout ),
	.datac(!\b2v_inst2|Add6~17_sumout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Y[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3] .lut_mask = 64'hAAAAAAAA80000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N42
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3] = ( \b2v_inst|u3|Y_Cont [5] & ( !\b2v_inst|u3|Y_Cont [7] & ( (!\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & 
// !\b2v_inst|u3|Y_Cont [9]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [6]),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [9]),
	.datae(!\b2v_inst|u3|Y_Cont [5]),
	.dataf(!\b2v_inst|u3|Y_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w[3] .lut_mask = 64'h0000200000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N42
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0 (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout  = ( \b2v_inst2|Add6~9_sumout  & ( \b2v_inst2|Add6~21_sumout  & ( (!\b2v_inst2|Y[4]~1_combout  & \b2v_inst2|Y[4]~3_combout ) ) ) ) # ( !\b2v_inst2|Add6~9_sumout  & ( 
// \b2v_inst2|Add6~21_sumout  & ( (!\b2v_inst2|Y[4]~1_combout  & \b2v_inst2|Y[4]~3_combout ) ) ) ) # ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~21_sumout  & ( (!\b2v_inst2|Y[4]~1_combout  & \b2v_inst2|Y[4]~3_combout ) ) ) ) # ( 
// !\b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~21_sumout  & ( (\b2v_inst2|Y[4]~3_combout  & ((!\b2v_inst2|Y[4]~1_combout ) # ((!\b2v_inst2|Add6~5_sumout  & !\b2v_inst2|Add6~17_sumout )))) ) ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Y[4]~3_combout ),
	.datad(!\b2v_inst2|Add6~17_sumout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0 .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0 .lut_mask = 64'h0E0C0C0C0C0C0C0C;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N27
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3] = ( \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont [9] & ( (!\b2v_inst|u3|Y_Cont [8] & (!\b2v_inst|u3|Y_Cont [5] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & 
// !\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [8]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w[3] .lut_mask = 64'h0000080000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0 (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout  = ( \b2v_inst2|Add6~5_sumout  & ( !\b2v_inst2|Add6~9_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (!\b2v_inst2|Add6~21_sumout  & 
// !\b2v_inst2|Y[4]~3_combout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Y[4]~3_combout ),
	.datae(!\b2v_inst2|Add6~5_sumout ),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0 .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N12
cyclonev_lcell_comb \b2v_inst3|gi~7 (
// Equation(s):
// \b2v_inst3|gi~7_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~7 .extended_lut = "off";
defparam \b2v_inst3|gi~7 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \b2v_inst3|gi~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N33
cyclonev_lcell_comb \b2v_inst2|Y[7]~8 (
// Equation(s):
// \b2v_inst2|Y[7]~8_combout  = ( \b2v_inst2|Y[4]~1_combout  & ( \b2v_inst2|Add6~21_sumout  ) )

	.dataa(!\b2v_inst2|Add6~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst2|Y[4]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[7]~8 .extended_lut = "off";
defparam \b2v_inst2|Y[7]~8 .lut_mask = 64'h0000555500005555;
defparam \b2v_inst2|Y[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N35
dffeas \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Y[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N32
dffeas \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N39
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3] = ( !\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q  & ( (!\b2v_inst|u3|Y_Cont [7] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & 
// (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & !\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [7]),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w[3] .lut_mask = 64'h0200000000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N57
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3] = ( \b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~17_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Y[4]~3_combout  & (!\b2v_inst2|Add6~5_sumout  & 
// !\b2v_inst2|Add6~9_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Y[4]~3_combout ),
	.datac(!\b2v_inst2|Add6~5_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3] .lut_mask = 64'h0000400000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N9
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3] = ( \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont [7] & ( (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & (!\b2v_inst|u3|Y_Cont [9] & 
// \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont [9]),
	.datad(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w[3] .lut_mask = 64'h0000001000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3] = ( \b2v_inst2|Add6~5_sumout  & ( !\b2v_inst2|Add6~9_sumout  & ( (!\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Y[4]~3_combout  & 
// \b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~17_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Y[4]~3_combout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~5_sumout ),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3] .lut_mask = 64'h0000000200000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3] = ( \b2v_inst|u4|mwrite_DPRAM~q  & ( \b2v_inst|u3|Y_Cont [5] & ( (!\b2v_inst|u3|Y_Cont [7] & (!\b2v_inst|u3|Y_Cont [6] & (!\b2v_inst|u3|Y_Cont [9] & \b2v_inst|u3|Y_Cont [8]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [7]),
	.datab(!\b2v_inst|u3|Y_Cont [6]),
	.datac(!\b2v_inst|u3|Y_Cont [9]),
	.datad(!\b2v_inst|u3|Y_Cont [8]),
	.datae(!\b2v_inst|u4|mwrite_DPRAM~q ),
	.dataf(!\b2v_inst|u3|Y_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w[3] .lut_mask = 64'h0000000000000080;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3] = ( !\b2v_inst2|Add6~5_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (!\b2v_inst2|Add6~9_sumout  & 
// \b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~5_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3] .lut_mask = 64'h0000000000400000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3] = ( !\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & ( \b2v_inst|u3|Y_Cont [6] & ( (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & 
// (!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q  & !\b2v_inst|u3|Y_Cont [9]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [9]),
	.datae(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w[3] .lut_mask = 64'h0000000010000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3] = ( !\b2v_inst2|Y[4]~3_combout  & ( \b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Add6~21_sumout  & 
// !\b2v_inst2|Add6~9_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3] .lut_mask = 64'h0000000004000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N48
cyclonev_lcell_comb \b2v_inst3|gi~5 (
// Equation(s):
// \b2v_inst3|gi~5_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout )) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~5 .extended_lut = "off";
defparam \b2v_inst3|gi~5 .lut_mask = 64'h50505F5F03F303F3;
defparam \b2v_inst3|gi~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N18
cyclonev_lcell_comb \b2v_inst3|gi~9 (
// Equation(s):
// \b2v_inst3|gi~9_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~5_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\b2v_inst3|gi~6_combout ) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~5_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~7_combout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~8_combout )) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst3|gi~5_combout  & ( (\b2v_inst3|gi~6_combout  & 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst3|gi~5_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & ((\b2v_inst3|gi~7_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~8_combout )) ) ) )

	.dataa(!\b2v_inst3|gi~8_combout ),
	.datab(!\b2v_inst3|gi~6_combout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\b2v_inst3|gi~7_combout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst3|gi~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~9 .extended_lut = "off";
defparam \b2v_inst3|gi~9 .lut_mask = 64'h05F5030305F5F3F3;
defparam \b2v_inst3|gi~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N15
cyclonev_lcell_comb \b2v_inst2|Y[8]~7 (
// Equation(s):
// \b2v_inst2|Y[8]~7_combout  = ( \b2v_inst2|Y[4]~1_combout  & ( \b2v_inst2|Add6~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|Add6~17_sumout ),
	.datad(gnd),
	.datae(!\b2v_inst2|Y[4]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst2|Y[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst2|Y[8]~7 .extended_lut = "off";
defparam \b2v_inst2|Y[8]~7 .lut_mask = 64'h00000F0F00000F0F;
defparam \b2v_inst2|Y[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N16
dffeas \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst2|Y[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N13
dffeas \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|address_reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4] .is_wysiwyg = "true";
defparam \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N9
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3] = ( !\b2v_inst|u3|Y_Cont [7] & ( \b2v_inst|u3|Y_Cont [9] & ( (\b2v_inst|u3|Y_Cont [6] & (!\b2v_inst|u3|Y_Cont [5] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & !\b2v_inst|u3|Y_Cont 
// [8]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [6]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [8]),
	.datae(!\b2v_inst|u3|Y_Cont [7]),
	.dataf(!\b2v_inst|u3|Y_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w[3] .lut_mask = 64'h0000000004000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N51
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3] = ( !\b2v_inst2|Y[4]~3_combout  & ( \b2v_inst2|Add6~5_sumout  & ( (!\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~21_sumout  & 
// \b2v_inst2|Add6~17_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~9_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Add6~17_sumout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3] .lut_mask = 64'h0000000000200000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N18
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3] = ( !\b2v_inst|u3|Y_Cont [8] & ( \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & ( (\b2v_inst|u3|Y_Cont [9] & (!\b2v_inst|u3|Y_Cont [5] & (\b2v_inst|u3|Y_Cont [6] & 
// \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [9]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u3|Y_Cont [6]),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont [8]),
	.dataf(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w[3] .lut_mask = 64'h0000000000040000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3] = ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Y[4]~3_combout  & ( (!\b2v_inst2|Add6~21_sumout  & (\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Y[4]~1_combout  & 
// \b2v_inst2|Add6~17_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~21_sumout ),
	.datab(!\b2v_inst2|Add6~5_sumout ),
	.datac(!\b2v_inst2|Y[4]~1_combout ),
	.datad(!\b2v_inst2|Add6~17_sumout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3] .lut_mask = 64'h0000000200000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N21
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3] = ( !\b2v_inst|u3|Y_Cont [7] & ( \b2v_inst|u3|Y_Cont [8] & ( (\b2v_inst|u3|Y_Cont [9] & (!\b2v_inst|u3|Y_Cont [5] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & \b2v_inst|u3|Y_Cont 
// [6]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [9]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [6]),
	.datae(!\b2v_inst|u3|Y_Cont [7]),
	.dataf(!\b2v_inst|u3|Y_Cont [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w[3] .lut_mask = 64'h0000000000040000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N21
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3] = ( !\b2v_inst2|Y[4]~3_combout  & ( \b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~21_sumout  & 
// !\b2v_inst2|Add6~9_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~17_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3] .lut_mask = 64'h0000000001000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N51
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3] = ( \b2v_inst|u3|Y_Cont [7] & ( \b2v_inst|u3|Y_Cont [9] & ( (!\b2v_inst|u3|Y_Cont [5] & (\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u3|Y_Cont [8] & \b2v_inst|u4|mwrite_DPRAM~q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [5]),
	.datab(!\b2v_inst|u3|Y_Cont [6]),
	.datac(!\b2v_inst|u3|Y_Cont [8]),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~q ),
	.datae(!\b2v_inst|u3|Y_Cont [7]),
	.dataf(!\b2v_inst|u3|Y_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w[3] .lut_mask = 64'h0000000000000002;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3] = ( \b2v_inst2|Add6~17_sumout  & ( !\b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Add6~21_sumout  & 
// \b2v_inst2|Add6~9_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~5_sumout ),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst2|Add6~17_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3] .lut_mask = 64'h0000000100000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N15
cyclonev_lcell_comb \b2v_inst3|gi~2 (
// Equation(s):
// \b2v_inst3|gi~2_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & ( 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout ))))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout ))))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout ))))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~2 .extended_lut = "off";
defparam \b2v_inst3|gi~2 .lut_mask = 64'h50305F30503F5F3F;
defparam \b2v_inst3|gi~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N0
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3] = ( \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont [6] & ( (!\b2v_inst|u3|Y_Cont [8] & (\b2v_inst|u3|Y_Cont [5] & (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & 
// \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [8]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w[3] .lut_mask = 64'h0000002000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N48
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3] = ( !\b2v_inst2|Add6~5_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (!\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~17_sumout  & 
// !\b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~9_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Add6~17_sumout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~5_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3] .lut_mask = 64'h0000000002000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N15
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3] = ( \b2v_inst|u3|Y_Cont [7] & ( !\b2v_inst|u3|Y_Cont [8] & ( (\b2v_inst|u3|Y_Cont [9] & (\b2v_inst|u3|Y_Cont [5] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & !\b2v_inst|u3|Y_Cont 
// [6]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [9]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [6]),
	.datae(!\b2v_inst|u3|Y_Cont [7]),
	.dataf(!\b2v_inst|u3|Y_Cont [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w[3] .lut_mask = 64'h0000010000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3] = ( !\b2v_inst2|Add6~21_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~17_sumout  & (!\b2v_inst2|Add6~5_sumout  & 
// \b2v_inst2|Add6~9_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~5_sumout ),
	.datad(!\b2v_inst2|Add6~9_sumout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3] .lut_mask = 64'h0000000000100000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3] = ( \b2v_inst|u3|Y_Cont [8] & ( !\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & ( (\b2v_inst|u3|Y_Cont [9] & (\b2v_inst|u3|Y_Cont [5] & (!\b2v_inst|u3|Y_Cont [6] & 
// \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [9]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u3|Y_Cont [6]),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont [8]),
	.dataf(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w[3] .lut_mask = 64'h0000001000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N18
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3] = ( !\b2v_inst2|Add6~5_sumout  & ( \b2v_inst2|Y[4]~3_combout  & ( (\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Add6~9_sumout  & 
// \b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~17_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~5_sumout ),
	.dataf(!\b2v_inst2|Y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3] .lut_mask = 64'h0000000000100000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3] = ( \b2v_inst|u3|Y_Cont [8] & ( !\b2v_inst|u3|Y_Cont [6] & ( (\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q  & (\b2v_inst|u3|Y_Cont [9] & (\b2v_inst|u3|Y_Cont [7] & 
// \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datab(!\b2v_inst|u3|Y_Cont [9]),
	.datac(!\b2v_inst|u3|Y_Cont [7]),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont [8]),
	.dataf(!\b2v_inst|u3|Y_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w[3] .lut_mask = 64'h0000000100000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3] = ( \b2v_inst2|Add6~17_sumout  & ( !\b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|Y[4]~3_combout  & (\b2v_inst2|Y[4]~1_combout  & 
// \b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~9_sumout ),
	.datab(!\b2v_inst2|Y[4]~3_combout ),
	.datac(!\b2v_inst2|Y[4]~1_combout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~17_sumout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3] .lut_mask = 64'h0000000100000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N36
cyclonev_lcell_comb \b2v_inst3|gi~1 (
// Equation(s):
// \b2v_inst3|gi~1_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & ( 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout ))))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout ))))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout ))))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~1 .extended_lut = "off";
defparam \b2v_inst3|gi~1 .lut_mask = 64'h440C770C443F773F;
defparam \b2v_inst3|gi~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N57
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3] = ( !\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & ( \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q  & ( (\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & (\b2v_inst|u3|Y_Cont [5] & 
// \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [6]),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont [5]),
	.datad(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w[3] .lut_mask = 64'h0000000000010000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N51
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3] = ( \b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~9_sumout  & ( (\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~17_sumout  & 
// \b2v_inst2|Y[4]~3_combout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Add6~17_sumout ),
	.datad(!\b2v_inst2|Y[4]~3_combout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3] .lut_mask = 64'h0000000100000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N0
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3] = ( \b2v_inst|u3|Y_Cont [9] & ( !\b2v_inst|u3|Y_Cont [7] & ( (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & (\b2v_inst|u3|Y_Cont [6] & 
// \b2v_inst|u3|Y_Cont [5]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datab(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont [6]),
	.datad(!\b2v_inst|u3|Y_Cont [5]),
	.datae(!\b2v_inst|u3|Y_Cont [9]),
	.dataf(!\b2v_inst|u3|Y_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w[3] .lut_mask = 64'h0000000200000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3] = ( \b2v_inst2|Y[4]~3_combout  & ( !\b2v_inst2|Add6~9_sumout  & ( (!\b2v_inst2|Add6~21_sumout  & (\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Add6~17_sumout  & 
// \b2v_inst2|Y[4]~1_combout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~21_sumout ),
	.datab(!\b2v_inst2|Add6~5_sumout ),
	.datac(!\b2v_inst2|Add6~17_sumout ),
	.datad(!\b2v_inst2|Y[4]~1_combout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3] .lut_mask = 64'h0000000200000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3] = ( \b2v_inst|u4|mwrite_DPRAM~q  & ( \b2v_inst|u3|Y_Cont [5] & ( (\b2v_inst|u3|Y_Cont [9] & (\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u3|Y_Cont [7] & \b2v_inst|u3|Y_Cont [8]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [9]),
	.datab(!\b2v_inst|u3|Y_Cont [6]),
	.datac(!\b2v_inst|u3|Y_Cont [7]),
	.datad(!\b2v_inst|u3|Y_Cont [8]),
	.datae(!\b2v_inst|u4|mwrite_DPRAM~q ),
	.dataf(!\b2v_inst|u3|Y_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w[3] .lut_mask = 64'h0000000000000001;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N42
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3] = ( \b2v_inst2|Add6~17_sumout  & ( \b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Add6~9_sumout  & (\b2v_inst2|Y[4]~3_combout  & (\b2v_inst2|Y[4]~1_combout  & 
// \b2v_inst2|Add6~21_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~9_sumout ),
	.datab(!\b2v_inst2|Y[4]~3_combout ),
	.datac(!\b2v_inst2|Y[4]~1_combout ),
	.datad(!\b2v_inst2|Add6~21_sumout ),
	.datae(!\b2v_inst2|Add6~17_sumout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3] .lut_mask = 64'h0000000000000001;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N33
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3] = ( \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & ( (\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q  & (\b2v_inst|u3|Y_Cont [9] & 
// (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & \b2v_inst|u3|Y_Cont [7]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q ),
	.datab(!\b2v_inst|u3|Y_Cont [9]),
	.datac(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [7]),
	.datae(!\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w[3] .lut_mask = 64'h0000000100000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N48
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3] = ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~21_sumout  & ( (\b2v_inst2|Add6~5_sumout  & (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Y[4]~3_combout  & 
// \b2v_inst2|Add6~17_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Add6~5_sumout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst2|Y[4]~3_combout ),
	.datad(!\b2v_inst2|Add6~17_sumout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3] .lut_mask = 64'h0000000100000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N12
cyclonev_lcell_comb \b2v_inst3|gi~3 (
// Equation(s):
// \b2v_inst3|gi~3_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout ) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~3 .extended_lut = "off";
defparam \b2v_inst3|gi~3 .lut_mask = 64'h0C0C44773F3F4477;
defparam \b2v_inst3|gi~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N24
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3] = ( \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q  & ( !\b2v_inst|u3|Y_Cont [6] & ( (!\b2v_inst|u3|Y_Cont [8] & (!\b2v_inst|u3|Y_Cont [5] & (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q  & 
// \b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [8]),
	.datab(!\b2v_inst|u3|Y_Cont [5]),
	.datac(!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q ),
	.datad(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datae(!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ),
	.dataf(!\b2v_inst|u3|Y_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w[3] .lut_mask = 64'h0000008000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3] = ( \b2v_inst2|Add6~17_sumout  & ( !\b2v_inst2|Add6~21_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst2|Y[4]~3_combout  & (!\b2v_inst2|Add6~9_sumout  & 
// !\b2v_inst2|Add6~5_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Y[4]~3_combout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(!\b2v_inst2|Add6~17_sumout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3] .lut_mask = 64'h0000400000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3] = ( \b2v_inst|u4|mwrite_DPRAM~q  & ( !\b2v_inst|u3|Y_Cont [5] & ( (\b2v_inst|u3|Y_Cont [9] & (!\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u3|Y_Cont [8] & !\b2v_inst|u3|Y_Cont [7]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [9]),
	.datab(!\b2v_inst|u3|Y_Cont [6]),
	.datac(!\b2v_inst|u3|Y_Cont [8]),
	.datad(!\b2v_inst|u3|Y_Cont [7]),
	.datae(!\b2v_inst|u4|mwrite_DPRAM~q ),
	.dataf(!\b2v_inst|u3|Y_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w[3] .lut_mask = 64'h0000040000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3] = ( \b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~9_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~17_sumout  & (!\b2v_inst2|Add6~5_sumout  & 
// !\b2v_inst2|Y[4]~3_combout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~5_sumout ),
	.datad(!\b2v_inst2|Y[4]~3_combout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3] .lut_mask = 64'h0000100000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N21
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3] = ( !\b2v_inst|u3|Y_Cont [5] & ( \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q  & ( (\b2v_inst|u3|Y_Cont [7] & (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q  & (\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q  & 
// !\b2v_inst|u3|Y_Cont [6]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [7]),
	.datab(!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q ),
	.datac(!\b2v_inst|u4|mwrite_DPRAM~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [6]),
	.datae(!\b2v_inst|u3|Y_Cont [5]),
	.dataf(!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w[3] .lut_mask = 64'h0000000004000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3] = ( \b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~21_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~17_sumout  & (!\b2v_inst2|Y[4]~3_combout  & 
// !\b2v_inst2|Add6~5_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Y[4]~3_combout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3] .lut_mask = 64'h0000100000000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3] = ( \b2v_inst|u4|mwrite_DPRAM~q  & ( !\b2v_inst|u3|Y_Cont [5] & ( (\b2v_inst|u3|Y_Cont [9] & (!\b2v_inst|u3|Y_Cont [6] & (\b2v_inst|u3|Y_Cont [8] & \b2v_inst|u3|Y_Cont [7]))) ) ) )

	.dataa(!\b2v_inst|u3|Y_Cont [9]),
	.datab(!\b2v_inst|u3|Y_Cont [6]),
	.datac(!\b2v_inst|u3|Y_Cont [8]),
	.datad(!\b2v_inst|u3|Y_Cont [7]),
	.datae(!\b2v_inst|u4|mwrite_DPRAM~q ),
	.dataf(!\b2v_inst|u3|Y_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w[3] .lut_mask = 64'h0000000400000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3] (
// Equation(s):
// \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3] = ( !\b2v_inst2|Y[4]~3_combout  & ( \b2v_inst2|Add6~21_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst2|Add6~17_sumout  & (\b2v_inst2|Add6~9_sumout  & 
// !\b2v_inst2|Add6~5_sumout ))) ) ) )

	.dataa(!\b2v_inst2|Y[4]~1_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Add6~9_sumout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst2|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3] .extended_lut = "off";
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3] .lut_mask = 64'h0000000001000000;
defparam \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [5]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N54
cyclonev_lcell_comb \b2v_inst3|gi~0 (
// Equation(s):
// \b2v_inst3|gi~0_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout  & ( 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~0 .extended_lut = "off";
defparam \b2v_inst3|gi~0 .lut_mask = 64'h50305F30503F5F3F;
defparam \b2v_inst3|gi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N6
cyclonev_lcell_comb \b2v_inst3|gi~4 (
// Equation(s):
// \b2v_inst3|gi~4_combout  = ( \b2v_inst3|gi~0_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst3|gi~2_combout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst3|gi~3_combout ))) ) ) ) # ( !\b2v_inst3|gi~0_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst3|gi~2_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst3|gi~3_combout ))) ) ) ) # ( \b2v_inst3|gi~0_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\b2v_inst3|gi~1_combout ) ) ) ) # ( !\b2v_inst3|gi~0_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst3|gi~1_combout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\b2v_inst3|gi~2_combout ),
	.datac(!\b2v_inst3|gi~1_combout ),
	.datad(!\b2v_inst3|gi~3_combout ),
	.datae(!\b2v_inst3|gi~0_combout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~4 .extended_lut = "off";
defparam \b2v_inst3|gi~4 .lut_mask = 64'h0505AFAF22772277;
defparam \b2v_inst3|gi~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \b2v_inst3|gi~10 (
// Equation(s):
// \b2v_inst3|gi~10_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( \b2v_inst3|gi~4_combout  ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( \b2v_inst3|gi~4_combout  & ( 
// \b2v_inst3|gi~9_combout  ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( !\b2v_inst3|gi~4_combout  & ( \b2v_inst3|gi~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst3|gi~9_combout ),
	.datad(gnd),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.dataf(!\b2v_inst3|gi~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~10 .extended_lut = "off";
defparam \b2v_inst3|gi~10 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \b2v_inst3|gi~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N26
dffeas \b2v_inst3|gi[0] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[0] .is_wysiwyg = "true";
defparam \b2v_inst3|gi[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N15
cyclonev_lcell_comb \b2v_inst3|b_out~1 (
// Equation(s):
// \b2v_inst3|b_out~1_combout  = ( \b2v_inst3|gi [0] & ( (\b2v_inst2|IMG~0_combout  & ((\b2v_inst3|b_out~0_combout ) # (\b2v_inst3|nbi[0]~2_combout ))) ) ) # ( !\b2v_inst3|gi [0] & ( (\b2v_inst3|nbi[0]~2_combout  & \b2v_inst2|IMG~0_combout ) ) )

	.dataa(!\b2v_inst3|nbi[0]~2_combout ),
	.datab(gnd),
	.datac(!\b2v_inst2|IMG~0_combout ),
	.datad(!\b2v_inst3|b_out~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gi [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~1 .extended_lut = "off";
defparam \b2v_inst3|b_out~1 .lut_mask = 64'h05050505050F050F;
defparam \b2v_inst3|b_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N17
dffeas \b2v_inst3|b_out[0] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|b_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|b_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|b_out[0] .is_wysiwyg = "true";
defparam \b2v_inst3|b_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N1
dffeas \b2v_inst|u4|mDATAd_0[6] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [18]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[6] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N3
cyclonev_lcell_comb \b2v_inst|u4|Add0~37 (
// Equation(s):
// \b2v_inst|u4|Add0~37_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [18] & ( \b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6]) # 
// (\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ) ) ) ) # ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [18] & ( \b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  & 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6]) ) ) ) # ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [18] & ( !\b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ) # 
// (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6]) ) ) ) # ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [18] & ( !\b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  & 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datad(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6]),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [18]),
	.dataf(!\b2v_inst|u3|Y_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~37 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~37 .lut_mask = 64'h000FF0FF00F00FFF;
defparam \b2v_inst|u4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N12
cyclonev_lcell_comb \b2v_inst|u4|mDATAd_1[6]~feeder (
// Equation(s):
// \b2v_inst|u4|mDATAd_1[6]~feeder_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|mDATAd_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[6]~feeder .extended_lut = "off";
defparam \b2v_inst|u4|mDATAd_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u4|mDATAd_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y15_N14
dffeas \b2v_inst|u4|mDATAd_1[6] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|mDATAd_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[6] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N18
cyclonev_lcell_comb \b2v_inst|u4|Add0~5 (
// Equation(s):
// \b2v_inst|u4|Add0~5_sumout  = SUM(( \b2v_inst|u4|Add0~37_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [6]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [6])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [6])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [6]))))) ) + ( \b2v_inst|u4|Add0~2  ))
// \b2v_inst|u4|Add0~6  = CARRY(( \b2v_inst|u4|Add0~37_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [6]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [6])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [6])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [6]))))) ) + ( \b2v_inst|u4|Add0~2  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [6]),
	.datad(!\b2v_inst|u4|Add0~37_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [6]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|Add0~5_sumout ),
	.cout(\b2v_inst|u4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~5 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~5 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N20
dffeas \b2v_inst|u4|mCCD_G[6] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mCCD_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mCCD_G[6] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mCCD_G[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N36
cyclonev_lcell_comb \b2v_inst3|gi~19 (
// Equation(s):
// \b2v_inst3|gi~19_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~19 .extended_lut = "off";
defparam \b2v_inst3|gi~19 .lut_mask = 64'h333300FF55550F0F;
defparam \b2v_inst3|gi~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N42
cyclonev_lcell_comb \b2v_inst3|gi~16 (
// Equation(s):
// \b2v_inst3|gi~16_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~16 .extended_lut = "off";
defparam \b2v_inst3|gi~16 .lut_mask = 64'h55550F0F333300FF;
defparam \b2v_inst3|gi~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N0
cyclonev_lcell_comb \b2v_inst3|gi~17 (
// Equation(s):
// \b2v_inst3|gi~17_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~17 .extended_lut = "off";
defparam \b2v_inst3|gi~17 .lut_mask = 64'h0207A2A75257F2F7;
defparam \b2v_inst3|gi~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N30
cyclonev_lcell_comb \b2v_inst3|gi~18 (
// Equation(s):
// \b2v_inst3|gi~18_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~18 .extended_lut = "off";
defparam \b2v_inst3|gi~18 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \b2v_inst3|gi~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N6
cyclonev_lcell_comb \b2v_inst3|gi~20 (
// Equation(s):
// \b2v_inst3|gi~20_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~18_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~16_combout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~17_combout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~18_combout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\b2v_inst3|gi~19_combout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst3|gi~18_combout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~16_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~17_combout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst3|gi~18_combout  & ( (\b2v_inst3|gi~19_combout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\b2v_inst3|gi~19_combout ),
	.datab(!\b2v_inst3|gi~16_combout ),
	.datac(!\b2v_inst3|gi~17_combout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst3|gi~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~20 .extended_lut = "off";
defparam \b2v_inst3|gi~20 .lut_mask = 64'h0055330FFF55330F;
defparam \b2v_inst3|gi~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N6
cyclonev_lcell_comb \b2v_inst3|gi~14 (
// Equation(s):
// \b2v_inst3|gi~14_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout  & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~14 .extended_lut = "off";
defparam \b2v_inst3|gi~14 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \b2v_inst3|gi~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N54
cyclonev_lcell_comb \b2v_inst3|gi~12 (
// Equation(s):
// \b2v_inst3|gi~12_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout )))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout )))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout )))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~12 .extended_lut = "off";
defparam \b2v_inst3|gi~12 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \b2v_inst3|gi~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N12
cyclonev_lcell_comb \b2v_inst3|gi~11 (
// Equation(s):
// \b2v_inst3|gi~11_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout )))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~11 .extended_lut = "off";
defparam \b2v_inst3|gi~11 .lut_mask = 64'h012389AB4567CDEF;
defparam \b2v_inst3|gi~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [6]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N36
cyclonev_lcell_comb \b2v_inst3|gi~13 (
// Equation(s):
// \b2v_inst3|gi~13_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout ) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout ) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~13 .extended_lut = "off";
defparam \b2v_inst3|gi~13 .lut_mask = 64'h0A5F22220A5F7777;
defparam \b2v_inst3|gi~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N24
cyclonev_lcell_comb \b2v_inst3|gi~15 (
// Equation(s):
// \b2v_inst3|gi~15_combout  = ( \b2v_inst3|gi~13_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~12_combout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~14_combout )) ) ) ) # ( !\b2v_inst3|gi~13_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~12_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~14_combout )) ) ) ) # ( \b2v_inst3|gi~13_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst3|gi~11_combout ) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\b2v_inst3|gi~13_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & \b2v_inst3|gi~11_combout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst3|gi~14_combout ),
	.datac(!\b2v_inst3|gi~12_combout ),
	.datad(!\b2v_inst3|gi~11_combout ),
	.datae(!\b2v_inst3|gi~13_combout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~15 .extended_lut = "off";
defparam \b2v_inst3|gi~15 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \b2v_inst3|gi~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N15
cyclonev_lcell_comb \b2v_inst3|gi~21 (
// Equation(s):
// \b2v_inst3|gi~21_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( \b2v_inst3|gi~15_combout  ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( \b2v_inst3|gi~15_combout  & ( 
// \b2v_inst3|gi~20_combout  ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( !\b2v_inst3|gi~15_combout  & ( \b2v_inst3|gi~20_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst3|gi~20_combout ),
	.datad(gnd),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.dataf(!\b2v_inst3|gi~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~21 .extended_lut = "off";
defparam \b2v_inst3|gi~21 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \b2v_inst3|gi~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \b2v_inst3|gi[1] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[1] .is_wysiwyg = "true";
defparam \b2v_inst3|gi[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N6
cyclonev_lcell_comb \b2v_inst3|b_out~2 (
// Equation(s):
// \b2v_inst3|b_out~2_combout  = (\b2v_inst2|IMG~0_combout  & (((\b2v_inst3|gi [1] & \b2v_inst3|b_out~0_combout )) # (\b2v_inst3|nbi[0]~2_combout )))

	.dataa(!\b2v_inst3|nbi[0]~2_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(!\b2v_inst3|gi [1]),
	.datad(!\b2v_inst3|b_out~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~2 .extended_lut = "off";
defparam \b2v_inst3|b_out~2 .lut_mask = 64'h1113111311131113;
defparam \b2v_inst3|b_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \b2v_inst3|b_out[1] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|b_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|b_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|b_out[1] .is_wysiwyg = "true";
defparam \b2v_inst3|b_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \CCD_DATA[8]~input (
	.i(CCD_DATA[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[8]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[8]~input .bus_hold = "false";
defparam \CCD_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y2_N4
dffeas \b2v_inst|rCCD_DATA[8] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CCD_DATA[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[8] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N15
cyclonev_lcell_comb \b2v_inst|u3|mCCD_DATA[8]~feeder (
// Equation(s):
// \b2v_inst|u3|mCCD_DATA[8]~feeder_combout  = ( \b2v_inst|rCCD_DATA [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|rCCD_DATA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u3|mCCD_DATA[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[8]~feeder .extended_lut = "off";
defparam \b2v_inst|u3|mCCD_DATA[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u3|mCCD_DATA[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N16
dffeas \b2v_inst|u3|mCCD_DATA[8] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u3|mCCD_DATA[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[8] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \CCD_DATA[9]~input (
	.i(CCD_DATA[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CCD_DATA[9]~input_o ));
// synopsys translate_off
defparam \CCD_DATA[9]~input .bus_hold = "false";
defparam \CCD_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y16_N41
dffeas \b2v_inst|rCCD_DATA[9] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CCD_DATA[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|rCCD_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|rCCD_DATA[9] .is_wysiwyg = "true";
defparam \b2v_inst|rCCD_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y16_N40
dffeas \b2v_inst|u3|mCCD_DATA[9] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|rCCD_DATA [9]),
	.clrn(\b2v_inst|u2|oRST_2~q ),
	.aload(gnd),
	.sclr(!\b2v_inst|rCCD_LVAL~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u3|mCCD_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u3|mCCD_DATA[9] .is_wysiwyg = "true";
defparam \b2v_inst|u3|mCCD_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\b2v_inst|u3|oDVAL~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [8],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [7],\b2v_inst|u3|mCCD_DATA [9],
\b2v_inst|u3|mCCD_DATA [8]}),
	.portaaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [10],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [9],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [8],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [7],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [6],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [5],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [4],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [3],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [2],
\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [1],\b2v_inst|u4|u0|altshift_taps_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .clk0_input_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .clk0_output_clock_enable = "ena0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .logical_ram_name = "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_kvt:auto_generated|altsyncram_e1f1:altsyncram2|ALTSYNCRAM";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .mixed_port_feed_through_mode = "old";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .operation_mode = "dual_port";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_out_clock = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_first_bit_number = 8;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_width = 11;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_out_clear = "none";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_out_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_width = 5;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_first_address = 0;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_first_bit_number = 8;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_last_address = 2047;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_logical_ram_depth = 1278;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_logical_ram_width = 24;
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_read_enable_clock = "clock0";
defparam \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X46_Y15_N4
dffeas \b2v_inst|u4|mDATAd_0[7] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [19]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[7] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N21
cyclonev_lcell_comb \b2v_inst|u4|Add0~38 (
// Equation(s):
// \b2v_inst|u4|Add0~38_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [19] ) ) # ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & ( !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  $ (\b2v_inst|u3|Y_Cont [0]) ) ) ) # ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & ( !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  $ (!\b2v_inst|u3|Y_Cont [0]) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\b2v_inst|u3|Y_Cont [0]),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [7]),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~38 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~38 .lut_mask = 64'h000033CCCC33FFFF;
defparam \b2v_inst|u4|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N32
dffeas \b2v_inst|u4|mDATAd_1[7] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [7]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[7] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N21
cyclonev_lcell_comb \b2v_inst|u4|Add0~9 (
// Equation(s):
// \b2v_inst|u4|Add0~9_sumout  = SUM(( \b2v_inst|u4|Add0~38_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [7]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [7])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [7])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [7]))))) ) + ( \b2v_inst|u4|Add0~6  ))
// \b2v_inst|u4|Add0~10  = CARRY(( \b2v_inst|u4|Add0~38_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [7]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [7])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [7])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [7]))))) ) + ( \b2v_inst|u4|Add0~6  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [7]),
	.datad(!\b2v_inst|u4|Add0~38_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [7]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|Add0~9_sumout ),
	.cout(\b2v_inst|u4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~9 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~9 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N23
dffeas \b2v_inst|u4|mCCD_G[7] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mCCD_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mCCD_G[7] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mCCD_G[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N54
cyclonev_lcell_comb \b2v_inst3|gi~29 (
// Equation(s):
// \b2v_inst3|gi~29_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~29 .extended_lut = "off";
defparam \b2v_inst3|gi~29 .lut_mask = 64'h0305F30503F5F3F5;
defparam \b2v_inst3|gi~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont [8],\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N12
cyclonev_lcell_comb \b2v_inst3|gi~28 (
// Equation(s):
// \b2v_inst3|gi~28_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout )) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout ) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~28 .extended_lut = "off";
defparam \b2v_inst3|gi~28 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \b2v_inst3|gi~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N0
cyclonev_lcell_comb \b2v_inst3|gi~30 (
// Equation(s):
// \b2v_inst3|gi~30_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~30 .extended_lut = "off";
defparam \b2v_inst3|gi~30 .lut_mask = 64'h0C3F0C3F44447777;
defparam \b2v_inst3|gi~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N18
cyclonev_lcell_comb \b2v_inst3|gi~27 (
// Equation(s):
// \b2v_inst3|gi~27_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout )))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout )))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~27 .extended_lut = "off";
defparam \b2v_inst3|gi~27 .lut_mask = 64'h018923AB45CD67EF;
defparam \b2v_inst3|gi~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N30
cyclonev_lcell_comb \b2v_inst3|gi~31 (
// Equation(s):
// \b2v_inst3|gi~31_combout  = ( \b2v_inst3|gi~30_combout  & ( \b2v_inst3|gi~27_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\b2v_inst3|gi~29_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\b2v_inst3|gi~28_combout )))) ) ) ) # ( !\b2v_inst3|gi~30_combout  & ( 
// \b2v_inst3|gi~27_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst3|gi~29_combout  & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\b2v_inst3|gi~28_combout )))) ) ) ) # ( \b2v_inst3|gi~30_combout  & ( !\b2v_inst3|gi~27_combout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\b2v_inst3|gi~29_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\b2v_inst3|gi~28_combout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\b2v_inst3|gi~30_combout  & ( !\b2v_inst3|gi~27_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst3|gi~29_combout  & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst3|gi~28_combout  & 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\b2v_inst3|gi~29_combout ),
	.datab(!\b2v_inst3|gi~28_combout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst3|gi~30_combout ),
	.dataf(!\b2v_inst3|gi~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~31 .extended_lut = "off";
defparam \b2v_inst3|gi~31 .lut_mask = 64'h500350F35F035FF3;
defparam \b2v_inst3|gi~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N24
cyclonev_lcell_comb \b2v_inst3|gi~22 (
// Equation(s):
// \b2v_inst3|gi~22_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) 
// # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout )) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout )) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~22 .extended_lut = "off";
defparam \b2v_inst3|gi~22 .lut_mask = 64'h0F550F550033FF33;
defparam \b2v_inst3|gi~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N42
cyclonev_lcell_comb \b2v_inst3|gi~23 (
// Equation(s):
// \b2v_inst3|gi~23_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~23 .extended_lut = "off";
defparam \b2v_inst3|gi~23 .lut_mask = 64'h55550F0F333300FF;
defparam \b2v_inst3|gi~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N6
cyclonev_lcell_comb \b2v_inst3|gi~25 (
// Equation(s):
// \b2v_inst3|gi~25_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout )))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout )))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout  & 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~25 .extended_lut = "off";
defparam \b2v_inst3|gi~25 .lut_mask = 64'h220522AF770577AF;
defparam \b2v_inst3|gi~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [7]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N36
cyclonev_lcell_comb \b2v_inst3|gi~24 (
// Equation(s):
// \b2v_inst3|gi~24_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~24 .extended_lut = "off";
defparam \b2v_inst3|gi~24 .lut_mask = 64'h0F0F555500FF3333;
defparam \b2v_inst3|gi~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N48
cyclonev_lcell_comb \b2v_inst3|gi~26 (
// Equation(s):
// \b2v_inst3|gi~26_combout  = ( \b2v_inst3|gi~24_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~23_combout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~25_combout ))) ) ) ) # ( !\b2v_inst3|gi~24_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~23_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~25_combout ))) ) ) ) # ( \b2v_inst3|gi~24_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\b2v_inst3|gi~22_combout ) ) ) ) # ( !\b2v_inst3|gi~24_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst3|gi~22_combout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\b2v_inst3|gi~22_combout ),
	.datab(!\b2v_inst3|gi~23_combout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\b2v_inst3|gi~25_combout ),
	.datae(!\b2v_inst3|gi~24_combout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~26 .extended_lut = "off";
defparam \b2v_inst3|gi~26 .lut_mask = 64'h50505F5F303F303F;
defparam \b2v_inst3|gi~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N42
cyclonev_lcell_comb \b2v_inst3|gi~32 (
// Equation(s):
// \b2v_inst3|gi~32_combout  = ( \b2v_inst3|gi~31_combout  & ( \b2v_inst3|gi~26_combout  ) ) # ( !\b2v_inst3|gi~31_combout  & ( \b2v_inst3|gi~26_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] ) ) ) # ( 
// \b2v_inst3|gi~31_combout  & ( !\b2v_inst3|gi~26_combout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(gnd),
	.datae(!\b2v_inst3|gi~31_combout ),
	.dataf(!\b2v_inst3|gi~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~32 .extended_lut = "off";
defparam \b2v_inst3|gi~32 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \b2v_inst3|gi~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N43
dffeas \b2v_inst3|gi[2] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[2] .is_wysiwyg = "true";
defparam \b2v_inst3|gi[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N27
cyclonev_lcell_comb \b2v_inst3|b_out~3 (
// Equation(s):
// \b2v_inst3|b_out~3_combout  = ( \b2v_inst3|gi [2] & ( (\b2v_inst2|IMG~0_combout  & ((\b2v_inst3|b_out~0_combout ) # (\b2v_inst3|nbi[0]~2_combout ))) ) ) # ( !\b2v_inst3|gi [2] & ( (\b2v_inst3|nbi[0]~2_combout  & \b2v_inst2|IMG~0_combout ) ) )

	.dataa(!\b2v_inst3|nbi[0]~2_combout ),
	.datab(gnd),
	.datac(!\b2v_inst2|IMG~0_combout ),
	.datad(!\b2v_inst3|b_out~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gi [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~3 .extended_lut = "off";
defparam \b2v_inst3|b_out~3 .lut_mask = 64'h05050505050F050F;
defparam \b2v_inst3|b_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N28
dffeas \b2v_inst3|b_out[2] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|b_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|b_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|b_out[2] .is_wysiwyg = "true";
defparam \b2v_inst3|b_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N4
dffeas \b2v_inst|u4|mDATAd_0[8] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [20]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[8] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N15
cyclonev_lcell_comb \b2v_inst|u4|Add0~39 (
// Equation(s):
// \b2v_inst|u4|Add0~39_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [8] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [20] ) ) # ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [8] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [20] & ( !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  $ (\b2v_inst|u3|Y_Cont [0]) ) ) ) # ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [8] & ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [20] & ( !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  $ (!\b2v_inst|u3|Y_Cont [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datad(!\b2v_inst|u3|Y_Cont [0]),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [8]),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~39 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~39 .lut_mask = 64'h00000FF0F00FFFFF;
defparam \b2v_inst|u4|Add0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N27
cyclonev_lcell_comb \b2v_inst|u4|mDATAd_1[8]~feeder (
// Equation(s):
// \b2v_inst|u4|mDATAd_1[8]~feeder_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|mDATAd_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[8]~feeder .extended_lut = "off";
defparam \b2v_inst|u4|mDATAd_1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u4|mDATAd_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N29
dffeas \b2v_inst|u4|mDATAd_1[8] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|mDATAd_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[8] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N24
cyclonev_lcell_comb \b2v_inst|u4|Add0~13 (
// Equation(s):
// \b2v_inst|u4|Add0~13_sumout  = SUM(( \b2v_inst|u4|Add0~39_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [8]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [8])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [8])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [8]))))) ) + ( \b2v_inst|u4|Add0~10  ))
// \b2v_inst|u4|Add0~14  = CARRY(( \b2v_inst|u4|Add0~39_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [8]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [8])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [8])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [8]))))) ) + ( \b2v_inst|u4|Add0~10  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [8]),
	.datad(!\b2v_inst|u4|Add0~39_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [8]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|Add0~13_sumout ),
	.cout(\b2v_inst|u4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~13 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~13 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N26
dffeas \b2v_inst|u4|mCCD_G[8] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mCCD_G [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mCCD_G[8] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mCCD_G[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [5],\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N24
cyclonev_lcell_comb \b2v_inst3|gi~38 (
// Equation(s):
// \b2v_inst3|gi~38_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout ) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout ) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~38 .extended_lut = "off";
defparam \b2v_inst3|gi~38 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \b2v_inst3|gi~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N6
cyclonev_lcell_comb \b2v_inst3|gi~39 (
// Equation(s):
// \b2v_inst3|gi~39_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout )) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~39 .extended_lut = "off";
defparam \b2v_inst3|gi~39 .lut_mask = 64'h50505F5F03F303F3;
defparam \b2v_inst3|gi~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N12
cyclonev_lcell_comb \b2v_inst3|gi~40 (
// Equation(s):
// \b2v_inst3|gi~40_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~40 .extended_lut = "off";
defparam \b2v_inst3|gi~40 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \b2v_inst3|gi~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \b2v_inst3|gi~41 (
// Equation(s):
// \b2v_inst3|gi~41_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout )) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout )) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~41 .extended_lut = "off";
defparam \b2v_inst3|gi~41 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \b2v_inst3|gi~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N15
cyclonev_lcell_comb \b2v_inst3|gi~42 (
// Equation(s):
// \b2v_inst3|gi~42_combout  = ( \b2v_inst3|gi~40_combout  & ( \b2v_inst3|gi~41_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst3|gi~38_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~39_combout )))) ) ) ) # ( !\b2v_inst3|gi~40_combout  & ( \b2v_inst3|gi~41_combout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~38_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~39_combout ))))) ) ) ) # ( \b2v_inst3|gi~40_combout  & ( 
// !\b2v_inst3|gi~41_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~38_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~39_combout ))))) ) ) ) # ( !\b2v_inst3|gi~40_combout  & ( 
// !\b2v_inst3|gi~41_combout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~38_combout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~39_combout ))))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst3|gi~38_combout ),
	.datad(!\b2v_inst3|gi~39_combout ),
	.datae(!\b2v_inst3|gi~40_combout ),
	.dataf(!\b2v_inst3|gi~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~42 .extended_lut = "off";
defparam \b2v_inst3|gi~42 .lut_mask = 64'h04158C9D2637AEBF;
defparam \b2v_inst3|gi~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N48
cyclonev_lcell_comb \b2v_inst3|gi~36 (
// Equation(s):
// \b2v_inst3|gi~36_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout )) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~36 .extended_lut = "off";
defparam \b2v_inst3|gi~36 .lut_mask = 64'h444403CF777703CF;
defparam \b2v_inst3|gi~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N18
cyclonev_lcell_comb \b2v_inst3|gi~35 (
// Equation(s):
// \b2v_inst3|gi~35_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~35 .extended_lut = "off";
defparam \b2v_inst3|gi~35 .lut_mask = 64'h0033550FFF33550F;
defparam \b2v_inst3|gi~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N30
cyclonev_lcell_comb \b2v_inst3|gi~33 (
// Equation(s):
// \b2v_inst3|gi~33_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout  & 
// ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~33 .extended_lut = "off";
defparam \b2v_inst3|gi~33 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \b2v_inst3|gi~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [8]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N3
cyclonev_lcell_comb \b2v_inst3|gi~34 (
// Equation(s):
// \b2v_inst3|gi~34_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~34 .extended_lut = "off";
defparam \b2v_inst3|gi~34 .lut_mask = 64'h33330F0F555500FF;
defparam \b2v_inst3|gi~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N42
cyclonev_lcell_comb \b2v_inst3|gi~37 (
// Equation(s):
// \b2v_inst3|gi~37_combout  = ( \b2v_inst3|gi~34_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\b2v_inst3|gi~36_combout ) ) ) ) # ( 
// !\b2v_inst3|gi~34_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst3|gi~36_combout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( \b2v_inst3|gi~34_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~33_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst3|gi~35_combout )) ) ) ) # ( !\b2v_inst3|gi~34_combout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~33_combout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~35_combout )) ) ) )

	.dataa(!\b2v_inst3|gi~36_combout ),
	.datab(!\b2v_inst3|gi~35_combout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\b2v_inst3|gi~33_combout ),
	.datae(!\b2v_inst3|gi~34_combout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~37 .extended_lut = "off";
defparam \b2v_inst3|gi~37 .lut_mask = 64'h03F303F30505F5F5;
defparam \b2v_inst3|gi~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N3
cyclonev_lcell_comb \b2v_inst3|gi~43 (
// Equation(s):
// \b2v_inst3|gi~43_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( \b2v_inst3|gi~37_combout  ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( \b2v_inst3|gi~37_combout  & ( 
// \b2v_inst3|gi~42_combout  ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( !\b2v_inst3|gi~37_combout  & ( \b2v_inst3|gi~42_combout  ) ) )

	.dataa(!\b2v_inst3|gi~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.dataf(!\b2v_inst3|gi~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~43 .extended_lut = "off";
defparam \b2v_inst3|gi~43 .lut_mask = 64'h555500005555FFFF;
defparam \b2v_inst3|gi~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \b2v_inst3|gi[3] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[3] .is_wysiwyg = "true";
defparam \b2v_inst3|gi[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N9
cyclonev_lcell_comb \b2v_inst3|b_out~4 (
// Equation(s):
// \b2v_inst3|b_out~4_combout  = (\b2v_inst2|IMG~0_combout  & (((\b2v_inst3|b_out~0_combout  & \b2v_inst3|gi [3])) # (\b2v_inst3|nbi[0]~2_combout )))

	.dataa(!\b2v_inst3|nbi[0]~2_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(!\b2v_inst3|b_out~0_combout ),
	.datad(!\b2v_inst3|gi [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~4 .extended_lut = "off";
defparam \b2v_inst3|b_out~4 .lut_mask = 64'h1113111311131113;
defparam \b2v_inst3|b_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N10
dffeas \b2v_inst3|b_out[3] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|b_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|b_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|b_out[3] .is_wysiwyg = "true";
defparam \b2v_inst3|b_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N42
cyclonev_lcell_comb \b2v_inst|u4|mDATAd_0[9]~feeder (
// Equation(s):
// \b2v_inst|u4|mDATAd_0[9]~feeder_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|mDATAd_0[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[9]~feeder .extended_lut = "off";
defparam \b2v_inst|u4|mDATAd_0[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u4|mDATAd_0[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N43
dffeas \b2v_inst|u4|mDATAd_0[9] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|mDATAd_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[9] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N48
cyclonev_lcell_comb \b2v_inst|u4|Add0~40 (
// Equation(s):
// \b2v_inst|u4|Add0~40_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [9] ) ) # ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [9] & ( !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  $ (!\b2v_inst|u3|Y_Cont [0]) ) ) ) # ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [9] & ( !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q  $ (\b2v_inst|u3|Y_Cont [0]) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q ),
	.datac(!\b2v_inst|u3|Y_Cont [0]),
	.datad(gnd),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [21]),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~40 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~40 .lut_mask = 64'h0000C3C33C3CFFFF;
defparam \b2v_inst|u4|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N52
dffeas \b2v_inst|u4|mDATAd_1[9] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [9]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[9] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N27
cyclonev_lcell_comb \b2v_inst|u4|Add0~17 (
// Equation(s):
// \b2v_inst|u4|Add0~17_sumout  = SUM(( \b2v_inst|u4|Add0~40_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [9]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [9])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [9])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [9]))))) ) + ( \b2v_inst|u4|Add0~14  ))
// \b2v_inst|u4|Add0~18  = CARRY(( \b2v_inst|u4|Add0~40_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [9]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [9])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [9])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [9]))))) ) + ( \b2v_inst|u4|Add0~14  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [9]),
	.datad(!\b2v_inst|u4|Add0~40_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [9]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|Add0~17_sumout ),
	.cout(\b2v_inst|u4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~17 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~17 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N53
dffeas \b2v_inst|u4|mCCD_G[9] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|Add0~17_sumout ),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mCCD_G [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mCCD_G[9] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mCCD_G[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \b2v_inst3|gi~47 (
// Equation(s):
// \b2v_inst3|gi~47_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~47 .extended_lut = "off";
defparam \b2v_inst3|gi~47 .lut_mask = 64'h333300FF55550F0F;
defparam \b2v_inst3|gi~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \b2v_inst3|gi~45 (
// Equation(s):
// \b2v_inst3|gi~45_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~45 .extended_lut = "off";
defparam \b2v_inst3|gi~45 .lut_mask = 64'h330F5500330F55FF;
defparam \b2v_inst3|gi~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \b2v_inst3|gi~46 (
// Equation(s):
// \b2v_inst3|gi~46_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~46 .extended_lut = "off";
defparam \b2v_inst3|gi~46 .lut_mask = 64'h3333555500FF0F0F;
defparam \b2v_inst3|gi~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \b2v_inst3|gi~44 (
// Equation(s):
// \b2v_inst3|gi~44_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout  & 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout  & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~44 .extended_lut = "off";
defparam \b2v_inst3|gi~44 .lut_mask = 64'h0035F0350F35FF35;
defparam \b2v_inst3|gi~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \b2v_inst3|gi~48 (
// Equation(s):
// \b2v_inst3|gi~48_combout  = ( \b2v_inst3|gi~46_combout  & ( \b2v_inst3|gi~44_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst3|gi~45_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~47_combout ))) ) ) ) # ( !\b2v_inst3|gi~46_combout  & ( \b2v_inst3|gi~44_combout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\b2v_inst3|gi~45_combout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst3|gi~47_combout  & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \b2v_inst3|gi~46_combout  & ( !\b2v_inst3|gi~44_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst3|gi~45_combout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\b2v_inst3|gi~47_combout ))) ) ) ) # ( !\b2v_inst3|gi~46_combout  & ( !\b2v_inst3|gi~44_combout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst3|gi~45_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~47_combout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst3|gi~47_combout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\b2v_inst3|gi~45_combout ),
	.datae(!\b2v_inst3|gi~46_combout ),
	.dataf(!\b2v_inst3|gi~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~48 .extended_lut = "off";
defparam \b2v_inst3|gi~48 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \b2v_inst3|gi~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \b2v_inst3|gi~50 (
// Equation(s):
// \b2v_inst3|gi~50_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~50 .extended_lut = "off";
defparam \b2v_inst3|gi~50 .lut_mask = 64'h20252A2F70757A7F;
defparam \b2v_inst3|gi~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [8],\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [5],\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N6
cyclonev_lcell_comb \b2v_inst3|gi~51 (
// Equation(s):
// \b2v_inst3|gi~51_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~51 .extended_lut = "off";
defparam \b2v_inst3|gi~51 .lut_mask = 64'h30303F3F505F505F;
defparam \b2v_inst3|gi~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \b2v_inst3|gi~49 (
// Equation(s):
// \b2v_inst3|gi~49_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~49 .extended_lut = "off";
defparam \b2v_inst3|gi~49 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \b2v_inst3|gi~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [9]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N39
cyclonev_lcell_comb \b2v_inst3|gi~52 (
// Equation(s):
// \b2v_inst3|gi~52_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~52 .extended_lut = "off";
defparam \b2v_inst3|gi~52 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \b2v_inst3|gi~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \b2v_inst3|gi~53 (
// Equation(s):
// \b2v_inst3|gi~53_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~50_combout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~49_combout  ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~52_combout  ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ( \b2v_inst3|gi~51_combout  ) ) )

	.dataa(!\b2v_inst3|gi~50_combout ),
	.datab(!\b2v_inst3|gi~51_combout ),
	.datac(!\b2v_inst3|gi~49_combout ),
	.datad(!\b2v_inst3|gi~52_combout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~53 .extended_lut = "off";
defparam \b2v_inst3|gi~53 .lut_mask = 64'h333300FF0F0F5555;
defparam \b2v_inst3|gi~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N54
cyclonev_lcell_comb \b2v_inst3|gi~54 (
// Equation(s):
// \b2v_inst3|gi~54_combout  = ( \b2v_inst3|gi~53_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]) # (\b2v_inst3|gi~48_combout ) ) ) # ( !\b2v_inst3|gi~53_combout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & \b2v_inst3|gi~48_combout ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datab(gnd),
	.datac(!\b2v_inst3|gi~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst3|gi~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~54 .extended_lut = "off";
defparam \b2v_inst3|gi~54 .lut_mask = 64'h05050505AFAFAFAF;
defparam \b2v_inst3|gi~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N55
dffeas \b2v_inst3|gi[4] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[4] .is_wysiwyg = "true";
defparam \b2v_inst3|gi[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N12
cyclonev_lcell_comb \b2v_inst3|b_out~5 (
// Equation(s):
// \b2v_inst3|b_out~5_combout  = ( \b2v_inst3|gi [4] & ( (\b2v_inst2|IMG~0_combout  & ((\b2v_inst3|b_out~0_combout ) # (\b2v_inst3|nbi[0]~2_combout ))) ) ) # ( !\b2v_inst3|gi [4] & ( (\b2v_inst3|nbi[0]~2_combout  & \b2v_inst2|IMG~0_combout ) ) )

	.dataa(!\b2v_inst3|nbi[0]~2_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(gnd),
	.datad(!\b2v_inst3|b_out~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gi [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~5 .extended_lut = "off";
defparam \b2v_inst3|b_out~5 .lut_mask = 64'h1111111111331133;
defparam \b2v_inst3|b_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N13
dffeas \b2v_inst3|b_out[4] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|b_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|b_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|b_out[4] .is_wysiwyg = "true";
defparam \b2v_inst3|b_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N48
cyclonev_lcell_comb \b2v_inst|u4|mDATAd_0[10]~feeder (
// Equation(s):
// \b2v_inst|u4|mDATAd_0[10]~feeder_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|mDATAd_0[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[10]~feeder .extended_lut = "off";
defparam \b2v_inst|u4|mDATAd_0[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b2v_inst|u4|mDATAd_0[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N50
dffeas \b2v_inst|u4|mDATAd_0[10] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|mDATAd_0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[10] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N57
cyclonev_lcell_comb \b2v_inst|u4|Add0~41 (
// Equation(s):
// \b2v_inst|u4|Add0~41_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [10] & ( \b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont [0]) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [22]) ) ) ) 
// # ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [10] & ( \b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [22] & \b2v_inst|u3|X_Cont [0]) ) ) ) # ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [10] & ( !\b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u3|X_Cont [0]) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [22]) ) ) ) # ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [10] & ( !\b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [22] & !\b2v_inst|u3|X_Cont [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [22]),
	.datad(!\b2v_inst|u3|X_Cont [0]),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [10]),
	.dataf(!\b2v_inst|u3|Y_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~41 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~41 .lut_mask = 64'h0F000FFF000FFF0F;
defparam \b2v_inst|u4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N4
dffeas \b2v_inst|u4|mDATAd_1[10] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [10]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[10] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N30
cyclonev_lcell_comb \b2v_inst|u4|Add0~21 (
// Equation(s):
// \b2v_inst|u4|Add0~21_sumout  = SUM(( \b2v_inst|u4|Add0~41_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [10]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [10])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [10])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [10]))))) ) + ( \b2v_inst|u4|Add0~18  ))
// \b2v_inst|u4|Add0~22  = CARRY(( \b2v_inst|u4|Add0~41_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [10]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [10])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [10])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [10]))))) ) + ( \b2v_inst|u4|Add0~18  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [10]),
	.datad(!\b2v_inst|u4|Add0~41_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [10]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|Add0~21_sumout ),
	.cout(\b2v_inst|u4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~21 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~21 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N32
dffeas \b2v_inst|u4|mCCD_G[10] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mCCD_G [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mCCD_G[10] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mCCD_G[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N24
cyclonev_lcell_comb \b2v_inst3|gi~60 (
// Equation(s):
// \b2v_inst3|gi~60_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~60 .extended_lut = "off";
defparam \b2v_inst3|gi~60 .lut_mask = 64'h000F5353F0FF5353;
defparam \b2v_inst3|gi~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N48
cyclonev_lcell_comb \b2v_inst3|gi~63 (
// Equation(s):
// \b2v_inst3|gi~63_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~63 .extended_lut = "off";
defparam \b2v_inst3|gi~63 .lut_mask = 64'h00FF55550F0F3333;
defparam \b2v_inst3|gi~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N54
cyclonev_lcell_comb \b2v_inst3|gi~62 (
// Equation(s):
// \b2v_inst3|gi~62_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~62 .extended_lut = "off";
defparam \b2v_inst3|gi~62 .lut_mask = 64'h0505AFAF22772277;
defparam \b2v_inst3|gi~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N18
cyclonev_lcell_comb \b2v_inst3|gi~61 (
// Equation(s):
// \b2v_inst3|gi~61_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) 
// # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~61 .extended_lut = "off";
defparam \b2v_inst3|gi~61 .lut_mask = 64'h303F0505303FF5F5;
defparam \b2v_inst3|gi~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N54
cyclonev_lcell_comb \b2v_inst3|gi~64 (
// Equation(s):
// \b2v_inst3|gi~64_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~61_combout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\b2v_inst3|gi~60_combout ) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst3|gi~61_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~62_combout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~63_combout )) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst3|gi~61_combout  & ( (\b2v_inst3|gi~60_combout  & 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst3|gi~61_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & ((\b2v_inst3|gi~62_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~63_combout )) ) ) )

	.dataa(!\b2v_inst3|gi~60_combout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst3|gi~63_combout ),
	.datad(!\b2v_inst3|gi~62_combout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst3|gi~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~64 .extended_lut = "off";
defparam \b2v_inst3|gi~64 .lut_mask = 64'h03CF444403CF7777;
defparam \b2v_inst3|gi~64 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N51
cyclonev_lcell_comb \b2v_inst3|gi~55 (
// Equation(s):
// \b2v_inst3|gi~55_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) 
// # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~55 .extended_lut = "off";
defparam \b2v_inst3|gi~55 .lut_mask = 64'h447703034477CFCF;
defparam \b2v_inst3|gi~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N6
cyclonev_lcell_comb \b2v_inst3|gi~56 (
// Equation(s):
// \b2v_inst3|gi~56_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~56 .extended_lut = "off";
defparam \b2v_inst3|gi~56 .lut_mask = 64'h55330F0055330FFF;
defparam \b2v_inst3|gi~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N24
cyclonev_lcell_comb \b2v_inst3|gi~57 (
// Equation(s):
// \b2v_inst3|gi~57_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~57 .extended_lut = "off";
defparam \b2v_inst3|gi~57 .lut_mask = 64'h0C443F440C773F77;
defparam \b2v_inst3|gi~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [10]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N42
cyclonev_lcell_comb \b2v_inst3|gi~58 (
// Equation(s):
// \b2v_inst3|gi~58_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~58 .extended_lut = "off";
defparam \b2v_inst3|gi~58 .lut_mask = 64'h00FF0F0F33335555;
defparam \b2v_inst3|gi~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N36
cyclonev_lcell_comb \b2v_inst3|gi~59 (
// Equation(s):
// \b2v_inst3|gi~59_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst3|gi~58_combout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst3|gi~57_combout  ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \b2v_inst3|gi~56_combout  ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ( \b2v_inst3|gi~55_combout  ) ) )

	.dataa(!\b2v_inst3|gi~55_combout ),
	.datab(!\b2v_inst3|gi~56_combout ),
	.datac(!\b2v_inst3|gi~57_combout ),
	.datad(!\b2v_inst3|gi~58_combout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~59 .extended_lut = "off";
defparam \b2v_inst3|gi~59 .lut_mask = 64'h555533330F0F00FF;
defparam \b2v_inst3|gi~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N12
cyclonev_lcell_comb \b2v_inst3|gi~65 (
// Equation(s):
// \b2v_inst3|gi~65_combout  = ( \b2v_inst3|gi~59_combout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]) # (\b2v_inst3|gi~64_combout ) ) ) # ( !\b2v_inst3|gi~59_combout  & ( (\b2v_inst3|gi~64_combout  & 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]) ) )

	.dataa(!\b2v_inst3|gi~64_combout ),
	.datab(gnd),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst3|gi~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~65 .extended_lut = "off";
defparam \b2v_inst3|gi~65 .lut_mask = 64'h505050505F5F5F5F;
defparam \b2v_inst3|gi~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N13
dffeas \b2v_inst3|gi[5] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[5] .is_wysiwyg = "true";
defparam \b2v_inst3|gi[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
cyclonev_lcell_comb \b2v_inst3|b_out~6 (
// Equation(s):
// \b2v_inst3|b_out~6_combout  = ( \b2v_inst3|gi [5] & ( (\b2v_inst2|IMG~0_combout  & ((\b2v_inst3|b_out~0_combout ) # (\b2v_inst3|nbi[0]~2_combout ))) ) ) # ( !\b2v_inst3|gi [5] & ( (\b2v_inst3|nbi[0]~2_combout  & \b2v_inst2|IMG~0_combout ) ) )

	.dataa(!\b2v_inst3|nbi[0]~2_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(gnd),
	.datad(!\b2v_inst3|b_out~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gi [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~6 .extended_lut = "off";
defparam \b2v_inst3|b_out~6 .lut_mask = 64'h1111111111331133;
defparam \b2v_inst3|b_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \b2v_inst3|b_out[5] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|b_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|b_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|b_out[5] .is_wysiwyg = "true";
defparam \b2v_inst3|b_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N52
dffeas \b2v_inst|u4|mDATAd_0[11] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [23]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_0[11] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_0[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N36
cyclonev_lcell_comb \b2v_inst|u4|Add0~42 (
// Equation(s):
// \b2v_inst|u4|Add0~42_combout  = ( \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & ( \b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u3|X_Cont [0]) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [11]) ) ) ) # 
// ( !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & ( \b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [11] & !\b2v_inst|u3|X_Cont [0]) ) ) ) # ( 
// \b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & ( !\b2v_inst|u3|Y_Cont [0] & ( (!\b2v_inst|u3|X_Cont [0]) # (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [11]) ) ) ) # ( 
// !\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & ( !\b2v_inst|u3|Y_Cont [0] & ( (\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [11] & \b2v_inst|u3|X_Cont [0]) ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [11]),
	.datac(!\b2v_inst|u3|X_Cont [0]),
	.datad(gnd),
	.datae(!\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [23]),
	.dataf(!\b2v_inst|u3|Y_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst|u4|Add0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~42 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~42 .lut_mask = 64'h0303F3F330303F3F;
defparam \b2v_inst|u4|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N49
dffeas \b2v_inst|u4|mDATAd_1[11] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst|u4|u0|altshift_taps_component|auto_generated|altsyncram2|q_b [11]),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mDATAd_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mDATAd_1[11] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mDATAd_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N33
cyclonev_lcell_comb \b2v_inst|u4|Add0~25 (
// Equation(s):
// \b2v_inst|u4|Add0~25_sumout  = SUM(( \b2v_inst|u4|Add0~42_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [11]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [11])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [11])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [11]))))) ) + ( \b2v_inst|u4|Add0~22  ))
// \b2v_inst|u4|Add0~26  = CARRY(( \b2v_inst|u4|Add0~42_combout  ) + ( (!\b2v_inst|u3|X_Cont [0] & ((!\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [11]))) # (\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [11])))) # (\b2v_inst|u3|X_Cont [0] & 
// ((!\b2v_inst|u3|Y_Cont [0] & (\b2v_inst|u4|mDATAd_0 [11])) # (\b2v_inst|u3|Y_Cont [0] & ((\b2v_inst|u4|mDATAd_1 [11]))))) ) + ( \b2v_inst|u4|Add0~22  ))

	.dataa(!\b2v_inst|u3|X_Cont [0]),
	.datab(!\b2v_inst|u3|Y_Cont [0]),
	.datac(!\b2v_inst|u4|mDATAd_0 [11]),
	.datad(!\b2v_inst|u4|Add0~42_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst|u4|mDATAd_1 [11]),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|Add0~25_sumout ),
	.cout(\b2v_inst|u4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~25 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~25 .lut_mask = 64'h0000F960000000FF;
defparam \b2v_inst|u4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N35
dffeas \b2v_inst|u4|mCCD_G[11] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mCCD_G [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mCCD_G[11] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mCCD_G[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N18
cyclonev_lcell_comb \b2v_inst3|gi~74 (
// Equation(s):
// \b2v_inst3|gi~74_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~74 .extended_lut = "off";
defparam \b2v_inst3|gi~74 .lut_mask = 64'h0F000FFF55335533;
defparam \b2v_inst3|gi~74 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N15
cyclonev_lcell_comb \b2v_inst3|gi~72 (
// Equation(s):
// \b2v_inst3|gi~72_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout ) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout )))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~72 .extended_lut = "off";
defparam \b2v_inst3|gi~72 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \b2v_inst3|gi~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N0
cyclonev_lcell_comb \b2v_inst3|gi~73 (
// Equation(s):
// \b2v_inst3|gi~73_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & 
// ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~73 .extended_lut = "off";
defparam \b2v_inst3|gi~73 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \b2v_inst3|gi~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont [6],\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N30
cyclonev_lcell_comb \b2v_inst3|gi~71 (
// Equation(s):
// \b2v_inst3|gi~71_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout )) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~71 .extended_lut = "off";
defparam \b2v_inst3|gi~71 .lut_mask = 64'h0F000FFF33553355;
defparam \b2v_inst3|gi~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N24
cyclonev_lcell_comb \b2v_inst3|gi~75 (
// Equation(s):
// \b2v_inst3|gi~75_combout  = ( \b2v_inst3|gi~73_combout  & ( \b2v_inst3|gi~71_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst3|gi~74_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst3|gi~72_combout )))) ) ) ) # ( !\b2v_inst3|gi~73_combout  & ( \b2v_inst3|gi~71_combout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst3|gi~74_combout  & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\b2v_inst3|gi~72_combout )))) ) ) ) # ( \b2v_inst3|gi~73_combout  & ( !\b2v_inst3|gi~71_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\b2v_inst3|gi~74_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst3|gi~72_combout  & 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\b2v_inst3|gi~73_combout  & ( !\b2v_inst3|gi~71_combout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst3|gi~74_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst3|gi~72_combout ))))) ) ) )

	.dataa(!\b2v_inst3|gi~74_combout ),
	.datab(!\b2v_inst3|gi~72_combout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst3|gi~73_combout ),
	.dataf(!\b2v_inst3|gi~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~75 .extended_lut = "off";
defparam \b2v_inst3|gi~75 .lut_mask = 64'h0053F0530F53FF53;
defparam \b2v_inst3|gi~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N54
cyclonev_lcell_comb \b2v_inst3|gi~67 (
// Equation(s):
// \b2v_inst3|gi~67_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~67 .extended_lut = "off";
defparam \b2v_inst3|gi~67 .lut_mask = 64'h018923AB45CD67EF;
defparam \b2v_inst3|gi~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N6
cyclonev_lcell_comb \b2v_inst3|gi~69 (
// Equation(s):
// \b2v_inst3|gi~69_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) 
// # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout ))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~69 .extended_lut = "off";
defparam \b2v_inst3|gi~69 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \b2v_inst3|gi~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N48
cyclonev_lcell_comb \b2v_inst3|gi~68 (
// Equation(s):
// \b2v_inst3|gi~68_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout  ) ) 
// ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout  ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout  ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout  ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~68 .extended_lut = "off";
defparam \b2v_inst3|gi~68 .lut_mask = 64'h0F0F555500FF3333;
defparam \b2v_inst3|gi~68 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [11]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N36
cyclonev_lcell_comb \b2v_inst3|gi~66 (
// Equation(s):
// \b2v_inst3|gi~66_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~66 .extended_lut = "off";
defparam \b2v_inst3|gi~66 .lut_mask = 64'h50305F30503F5F3F;
defparam \b2v_inst3|gi~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N12
cyclonev_lcell_comb \b2v_inst3|gi~70 (
// Equation(s):
// \b2v_inst3|gi~70_combout  = ( \b2v_inst3|gi~66_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~67_combout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~69_combout ))) ) ) ) # ( !\b2v_inst3|gi~66_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~67_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~69_combout ))) ) ) ) # ( \b2v_inst3|gi~66_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\b2v_inst3|gi~68_combout ) ) ) ) # ( !\b2v_inst3|gi~66_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst3|gi~68_combout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\b2v_inst3|gi~67_combout ),
	.datab(!\b2v_inst3|gi~69_combout ),
	.datac(!\b2v_inst3|gi~68_combout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\b2v_inst3|gi~66_combout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~70 .extended_lut = "off";
defparam \b2v_inst3|gi~70 .lut_mask = 64'h000FFF0F55335533;
defparam \b2v_inst3|gi~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N57
cyclonev_lcell_comb \b2v_inst3|gi~76 (
// Equation(s):
// \b2v_inst3|gi~76_combout  = (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & (\b2v_inst3|gi~75_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\b2v_inst3|gi~70_combout )))

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datab(gnd),
	.datac(!\b2v_inst3|gi~75_combout ),
	.datad(!\b2v_inst3|gi~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~76 .extended_lut = "off";
defparam \b2v_inst3|gi~76 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \b2v_inst3|gi~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N59
dffeas \b2v_inst3|gi[6] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[6] .is_wysiwyg = "true";
defparam \b2v_inst3|gi[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N33
cyclonev_lcell_comb \b2v_inst3|b_out~7 (
// Equation(s):
// \b2v_inst3|b_out~7_combout  = ( \b2v_inst2|IMG~0_combout  & ( ((\b2v_inst3|b_out~0_combout  & \b2v_inst3|gi [6])) # (\b2v_inst3|nbi[0]~2_combout ) ) )

	.dataa(!\b2v_inst3|nbi[0]~2_combout ),
	.datab(gnd),
	.datac(!\b2v_inst3|b_out~0_combout ),
	.datad(!\b2v_inst3|gi [6]),
	.datae(gnd),
	.dataf(!\b2v_inst2|IMG~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~7 .extended_lut = "off";
defparam \b2v_inst3|b_out~7 .lut_mask = 64'h00000000555F555F;
defparam \b2v_inst3|b_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N35
dffeas \b2v_inst3|b_out[6] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|b_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|b_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|b_out[6] .is_wysiwyg = "true";
defparam \b2v_inst3|b_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N36
cyclonev_lcell_comb \b2v_inst|u4|Add0~29 (
// Equation(s):
// \b2v_inst|u4|Add0~29_sumout  = SUM(( GND ) + ( GND ) + ( \b2v_inst|u4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst|u4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst|u4|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst|u4|Add0~29 .extended_lut = "off";
defparam \b2v_inst|u4|Add0~29 .lut_mask = 64'h0000FFFF00000000;
defparam \b2v_inst|u4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N38
dffeas \b2v_inst|u4|mCCD_G[12] (
	.clk(\CCD_PIXCLK~inputCLKENA0_outclk ),
	.d(\b2v_inst|u4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\b2v_inst|u2|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|u4|mCCD_G [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|u4|mCCD_G[12] .is_wysiwyg = "true";
defparam \b2v_inst|u4|mCCD_G[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \b2v_inst3|gi~82 (
// Equation(s):
// \b2v_inst3|gi~82_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout ))) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout ) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~82 .extended_lut = "off";
defparam \b2v_inst3|gi~82 .lut_mask = 64'h0A0A5F5F22772277;
defparam \b2v_inst3|gi~82 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \b2v_inst3|gi~83 (
// Equation(s):
// \b2v_inst3|gi~83_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) 
// # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout )) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout )) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~83 .extended_lut = "off";
defparam \b2v_inst3|gi~83 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \b2v_inst3|gi~83 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N36
cyclonev_lcell_comb \b2v_inst3|gi~85 (
// Equation(s):
// \b2v_inst3|gi~85_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~85 .extended_lut = "off";
defparam \b2v_inst3|gi~85 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \b2v_inst3|gi~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N18
cyclonev_lcell_comb \b2v_inst3|gi~84 (
// Equation(s):
// \b2v_inst3|gi~84_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout )))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~84 .extended_lut = "off";
defparam \b2v_inst3|gi~84 .lut_mask = 64'h530053F0530F53FF;
defparam \b2v_inst3|gi~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N54
cyclonev_lcell_comb \b2v_inst3|gi~86 (
// Equation(s):
// \b2v_inst3|gi~86_combout  = ( \b2v_inst3|gi~85_combout  & ( \b2v_inst3|gi~84_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\b2v_inst3|gi~82_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~83_combout )))) ) ) ) # ( !\b2v_inst3|gi~85_combout  & ( \b2v_inst3|gi~84_combout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~82_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~83_combout ))))) ) ) ) # ( \b2v_inst3|gi~85_combout  & ( 
// !\b2v_inst3|gi~84_combout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~82_combout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~83_combout ))))) ) ) ) # ( !\b2v_inst3|gi~85_combout  & ( 
// !\b2v_inst3|gi~84_combout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst3|gi~82_combout )) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\b2v_inst3|gi~83_combout ))))) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\b2v_inst3|gi~82_combout ),
	.datac(!\b2v_inst3|gi~83_combout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\b2v_inst3|gi~85_combout ),
	.dataf(!\b2v_inst3|gi~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~86 .extended_lut = "off";
defparam \b2v_inst3|gi~86 .lut_mask = 64'h110511AFBB05BBAF;
defparam \b2v_inst3|gi~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [5],\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [5],
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N0
cyclonev_lcell_comb \b2v_inst3|gi~80 (
// Equation(s):
// \b2v_inst3|gi~80_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout )) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~80 .extended_lut = "off";
defparam \b2v_inst3|gi~80 .lut_mask = 64'h55000F3355FF0F33;
defparam \b2v_inst3|gi~80 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N51
cyclonev_lcell_comb \b2v_inst3|gi~78 (
// Equation(s):
// \b2v_inst3|gi~78_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout )) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout ) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~78 .extended_lut = "off";
defparam \b2v_inst3|gi~78 .lut_mask = 64'h000F3535F0FF3535;
defparam \b2v_inst3|gi~78 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \b2v_inst3|gi~79 (
// Equation(s):
// \b2v_inst3|gi~79_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout ))) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout ) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout )) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout ))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout  & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout ),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~79 .extended_lut = "off";
defparam \b2v_inst3|gi~79 .lut_mask = 64'h000F5533FF0F5533;
defparam \b2v_inst3|gi~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont [1],\b2v_inst|u3|X_Cont[9]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [2],\b2v_inst|u3|X_Cont[1]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont [3],\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[4]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[7]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont [3],\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\b2v_inst|rClk [0]),
	.clk1(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w [3]),
	.ena1(\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b2v_inst|u4|mCCD_G [12]}),
	.portaaddr({\b2v_inst|u3|Y_Cont [4],\b2v_inst|u3|Y_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|Y_Cont [2],\b2v_inst|u3|Y_Cont[1]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [9],\b2v_inst|u3|X_Cont[8]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [7],\b2v_inst|u3|X_Cont[6]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[5]~DUPLICATE_q ,
\b2v_inst|u3|X_Cont [4],\b2v_inst|u3|X_Cont[3]~DUPLICATE_q ,\b2v_inst|u3|X_Cont[2]~DUPLICATE_q ,\b2v_inst|u3|X_Cont [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst2|Y[3]~4_combout ,\b2v_inst2|Y[2]~0_combout ,\b2v_inst2|Y[1]~6_combout ,\b2v_inst2|Y[0]~2_combout ,\b2v_inst3|LessThan13~0_combout ,\b2v_inst2|X[7]~8_combout ,\b2v_inst2|X[6]~6_combout ,\b2v_inst2|X[5]~5_combout ,\b2v_inst2|X[4]~4_combout ,
\b2v_inst2|X[3]~2_combout ,\b2v_inst2|X[2]~7_combout ,\b2v_inst2|X[1]~1_combout ,\b2v_inst2|X[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 262144;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N57
cyclonev_lcell_comb \b2v_inst3|gi~77 (
// Equation(s):
// \b2v_inst3|gi~77_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout )) ) ) ) # ( 
// !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout )) ) ) ) # ( 
// \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout ) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout  & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout ),
	.datac(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout ),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~77 .extended_lut = "off";
defparam \b2v_inst3|gi~77 .lut_mask = 64'h30303F3F05F505F5;
defparam \b2v_inst3|gi~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \b2v_inst3|gi~81 (
// Equation(s):
// \b2v_inst3|gi~81_combout  = ( \b2v_inst3|gi~77_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~78_combout ))) # 
// (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~80_combout )) ) ) ) # ( !\b2v_inst3|gi~77_combout  & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\b2v_inst3|gi~78_combout ))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\b2v_inst3|gi~80_combout )) ) ) ) # ( \b2v_inst3|gi~77_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\b2v_inst3|gi~79_combout ) ) ) ) # ( !\b2v_inst3|gi~77_combout  & ( 
// !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & \b2v_inst3|gi~79_combout ) ) ) )

	.dataa(!\b2v_inst3|gi~80_combout ),
	.datab(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\b2v_inst3|gi~78_combout ),
	.datad(!\b2v_inst3|gi~79_combout ),
	.datae(!\b2v_inst3|gi~77_combout ),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~81 .extended_lut = "off";
defparam \b2v_inst3|gi~81 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \b2v_inst3|gi~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N24
cyclonev_lcell_comb \b2v_inst3|gi~87 (
// Equation(s):
// \b2v_inst3|gi~87_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( \b2v_inst3|gi~81_combout  ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4] & ( \b2v_inst3|gi~86_combout  ) )

	.dataa(!\b2v_inst3|gi~86_combout ),
	.datab(!\b2v_inst3|gi~81_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gi~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gi~87 .extended_lut = "off";
defparam \b2v_inst3|gi~87 .lut_mask = 64'h5555333355553333;
defparam \b2v_inst3|gi~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N25
dffeas \b2v_inst3|gi[7] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[7] .is_wysiwyg = "true";
defparam \b2v_inst3|gi[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N24
cyclonev_lcell_comb \b2v_inst3|b_out~8 (
// Equation(s):
// \b2v_inst3|b_out~8_combout  = ( \b2v_inst3|gi [7] & ( (\b2v_inst2|IMG~0_combout  & ((\b2v_inst3|b_out~0_combout ) # (\b2v_inst3|nbi[0]~2_combout ))) ) ) # ( !\b2v_inst3|gi [7] & ( (\b2v_inst3|nbi[0]~2_combout  & \b2v_inst2|IMG~0_combout ) ) )

	.dataa(!\b2v_inst3|nbi[0]~2_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(gnd),
	.datad(!\b2v_inst3|b_out~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gi [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|b_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|b_out~8 .extended_lut = "off";
defparam \b2v_inst3|b_out~8 .lut_mask = 64'h1111111111331133;
defparam \b2v_inst3|b_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N26
dffeas \b2v_inst3|b_out[7] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|b_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|b_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|b_out[7] .is_wysiwyg = "true";
defparam \b2v_inst3|b_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \b2v_inst3|ngi[0]~4 (
// Equation(s):
// \b2v_inst3|ngi[0]~4_combout  = ( \b2v_inst3|nri[6]~9_combout  & ( (\SW[2]~input_o  & ((!\b2v_inst3|ngi[0]~0_combout ) # ((!\b2v_inst3|nri[6]~10_combout ) # (\b2v_inst3|nbi[0]~0_combout )))) ) ) # ( !\b2v_inst3|nri[6]~9_combout  & ( \SW[2]~input_o  ) )

	.dataa(!\b2v_inst3|ngi[0]~0_combout ),
	.datab(!\b2v_inst3|nri[6]~10_combout ),
	.datac(!\b2v_inst3|nbi[0]~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\b2v_inst3|nri[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~4 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~4 .lut_mask = 64'h00FF00FF00EF00EF;
defparam \b2v_inst3|ngi[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N42
cyclonev_lcell_comb \b2v_inst3|Mux1~0 (
// Equation(s):
// \b2v_inst3|Mux1~0_combout  = ( \b2v_inst2|Y[2]~0_combout  & ( \b2v_inst2|X[2]~7_combout  & ( (\b2v_inst2|Y[1]~6_combout  & (\b2v_inst2|X[1]~1_combout  & (!\b2v_inst2|X[0]~0_combout  $ (!\b2v_inst2|Y[0]~2_combout )))) ) ) ) # ( !\b2v_inst2|Y[2]~0_combout  
// & ( \b2v_inst2|X[2]~7_combout  & ( (\b2v_inst2|Y[1]~6_combout  & (\b2v_inst2|X[1]~1_combout  & (\b2v_inst2|X[0]~0_combout  & \b2v_inst2|Y[0]~2_combout ))) ) ) ) # ( \b2v_inst2|Y[2]~0_combout  & ( !\b2v_inst2|X[2]~7_combout  & ( (!\b2v_inst2|X[1]~1_combout 
//  & ((!\b2v_inst2|Y[1]~6_combout  & ((\b2v_inst2|Y[0]~2_combout ))) # (\b2v_inst2|Y[1]~6_combout  & (\b2v_inst2|X[0]~0_combout )))) ) ) ) # ( !\b2v_inst2|Y[2]~0_combout  & ( !\b2v_inst2|X[2]~7_combout  & ( (!\b2v_inst2|X[0]~0_combout  & 
// (\b2v_inst2|Y[1]~6_combout  & ((\b2v_inst2|Y[0]~2_combout )))) # (\b2v_inst2|X[0]~0_combout  & (((!\b2v_inst2|X[1]~1_combout )))) ) ) )

	.dataa(!\b2v_inst2|Y[1]~6_combout ),
	.datab(!\b2v_inst2|X[1]~1_combout ),
	.datac(!\b2v_inst2|X[0]~0_combout ),
	.datad(!\b2v_inst2|Y[0]~2_combout ),
	.datae(!\b2v_inst2|Y[2]~0_combout ),
	.dataf(!\b2v_inst2|X[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux1~0 .extended_lut = "off";
defparam \b2v_inst3|Mux1~0 .lut_mask = 64'h0C5C048C00010110;
defparam \b2v_inst3|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N57
cyclonev_lcell_comb \b2v_inst3|ngi[0]~13 (
// Equation(s):
// \b2v_inst3|ngi[0]~13_combout  = ( \b2v_inst3|Mux1~0_combout  & ( !\b2v_inst2|Y[2]~0_combout  $ (!\b2v_inst2|Y[3]~4_combout ) ) )

	.dataa(!\b2v_inst2|Y[2]~0_combout ),
	.datab(gnd),
	.datac(!\b2v_inst2|Y[3]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst3|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~13 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~13 .lut_mask = 64'h000000005A5A5A5A;
defparam \b2v_inst3|ngi[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N33
cyclonev_lcell_comb \b2v_inst3|Mux32~1 (
// Equation(s):
// \b2v_inst3|Mux32~1_combout  = ( \b2v_inst2|X[1]~1_combout  & ( (!\b2v_inst2|X[0]~0_combout  & !\b2v_inst2|X[2]~7_combout ) ) ) # ( !\b2v_inst2|X[1]~1_combout  & ( !\b2v_inst2|X[2]~7_combout  ) )

	.dataa(!\b2v_inst2|X[0]~0_combout ),
	.datab(!\b2v_inst2|X[2]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux32~1 .extended_lut = "off";
defparam \b2v_inst3|Mux32~1 .lut_mask = 64'hCCCCCCCC88888888;
defparam \b2v_inst3|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \b2v_inst3|Mux14~0 (
// Equation(s):
// \b2v_inst3|Mux14~0_combout  = ( \b2v_inst2|X[1]~1_combout  & ( (\b2v_inst2|X[0]~0_combout  & !\b2v_inst2|X[2]~7_combout ) ) ) # ( !\b2v_inst2|X[1]~1_combout  & ( (\b2v_inst2|X[0]~0_combout  & \b2v_inst2|X[2]~7_combout ) ) )

	.dataa(!\b2v_inst2|X[0]~0_combout ),
	.datab(!\b2v_inst2|X[2]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux14~0 .extended_lut = "off";
defparam \b2v_inst3|Mux14~0 .lut_mask = 64'h1111111144444444;
defparam \b2v_inst3|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \b2v_inst3|Mux14~1 (
// Equation(s):
// \b2v_inst3|Mux14~1_combout  = ( \b2v_inst2|Y[1]~6_combout  & ( \b2v_inst2|Y[0]~2_combout  & ( (!\b2v_inst2|Y[2]~0_combout  & ((\b2v_inst3|Mux14~0_combout ))) # (\b2v_inst2|Y[2]~0_combout  & (\b2v_inst3|Mux32~1_combout )) ) ) ) # ( 
// !\b2v_inst2|Y[1]~6_combout  & ( \b2v_inst2|Y[0]~2_combout  & ( (!\b2v_inst2|Y[2]~0_combout  & ((\b2v_inst3|Mux14~0_combout ))) # (\b2v_inst2|Y[2]~0_combout  & (\b2v_inst3|Mux32~1_combout )) ) ) ) # ( \b2v_inst2|Y[1]~6_combout  & ( 
// !\b2v_inst2|Y[0]~2_combout  & ( (\b2v_inst3|Mux32~1_combout  & !\b2v_inst2|Y[2]~0_combout ) ) ) ) # ( !\b2v_inst2|Y[1]~6_combout  & ( !\b2v_inst2|Y[0]~2_combout  & ( \b2v_inst3|LessThan25~0_combout  ) ) )

	.dataa(!\b2v_inst3|Mux32~1_combout ),
	.datab(!\b2v_inst2|Y[2]~0_combout ),
	.datac(!\b2v_inst3|LessThan25~0_combout ),
	.datad(!\b2v_inst3|Mux14~0_combout ),
	.datae(!\b2v_inst2|Y[1]~6_combout ),
	.dataf(!\b2v_inst2|Y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux14~1 .extended_lut = "off";
defparam \b2v_inst3|Mux14~1 .lut_mask = 64'h0F0F444411DD11DD;
defparam \b2v_inst3|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \b2v_inst3|ngi[0]~11 (
// Equation(s):
// \b2v_inst3|ngi[0]~11_combout  = ( \b2v_inst3|gen~21_combout  & ( (!\b2v_inst3|gen~19_combout  & ((!\b2v_inst3|nbi[0]~0_combout ))) # (\b2v_inst3|gen~19_combout  & (!\b2v_inst3|gen~20_combout )) ) ) # ( !\b2v_inst3|gen~21_combout  & ( 
// (!\b2v_inst3|nbi[0]~0_combout  & ((!\b2v_inst3|gen~19_combout ) # ((!\b2v_inst3|gen~20_combout  & !\b2v_inst3|gen~22_combout )))) ) )

	.dataa(!\b2v_inst3|gen~20_combout ),
	.datab(!\b2v_inst3|gen~19_combout ),
	.datac(!\b2v_inst3|nbi[0]~0_combout ),
	.datad(!\b2v_inst3|gen~22_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gen~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~11 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~11 .lut_mask = 64'hE0C0E0C0E2E2E2E2;
defparam \b2v_inst3|ngi[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N27
cyclonev_lcell_comb \b2v_inst3|Mux70~0 (
// Equation(s):
// \b2v_inst3|Mux70~0_combout  = ( \b2v_inst2|X[2]~7_combout  & ( (!\b2v_inst2|Y[1]~6_combout  & (((!\b2v_inst2|X[1]~1_combout  & \b2v_inst2|X[0]~0_combout )))) # (\b2v_inst2|Y[1]~6_combout  & (\b2v_inst2|Y[0]~2_combout  & ((\b2v_inst2|X[0]~0_combout ) # 
// (\b2v_inst2|X[1]~1_combout )))) ) ) # ( !\b2v_inst2|X[2]~7_combout  & ( (\b2v_inst2|Y[1]~6_combout  & (\b2v_inst2|Y[0]~2_combout  & ((!\b2v_inst2|X[1]~1_combout ) # (\b2v_inst2|X[0]~0_combout )))) ) )

	.dataa(!\b2v_inst2|Y[1]~6_combout ),
	.datab(!\b2v_inst2|Y[0]~2_combout ),
	.datac(!\b2v_inst2|X[1]~1_combout ),
	.datad(!\b2v_inst2|X[0]~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|X[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux70~0 .extended_lut = "off";
defparam \b2v_inst3|Mux70~0 .lut_mask = 64'h1011101101B101B1;
defparam \b2v_inst3|Mux70~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \b2v_inst3|Mux70~1 (
// Equation(s):
// \b2v_inst3|Mux70~1_combout  = ( \b2v_inst2|Y[1]~6_combout  & ( \b2v_inst2|comptX[1]~DUPLICATE_q  & ( (!\b2v_inst2|comptX [2] & ((!\b2v_inst2|Y[0]~2_combout  & ((\b2v_inst2|X[3]~3_combout ))) # (\b2v_inst2|Y[0]~2_combout  & (\b2v_inst2|comptX [0] & 
// !\b2v_inst2|X[3]~3_combout )))) # (\b2v_inst2|comptX [2] & (((!\b2v_inst2|Y[0]~2_combout )))) ) ) ) # ( !\b2v_inst2|Y[1]~6_combout  & ( \b2v_inst2|comptX[1]~DUPLICATE_q  & ( (!\b2v_inst2|comptX [2] & ((!\b2v_inst2|Y[0]~2_combout  & (\b2v_inst2|comptX [0] 
// & !\b2v_inst2|X[3]~3_combout )) # (\b2v_inst2|Y[0]~2_combout  & ((\b2v_inst2|X[3]~3_combout ))))) # (\b2v_inst2|comptX [2] & (((\b2v_inst2|Y[0]~2_combout )))) ) ) ) # ( \b2v_inst2|Y[1]~6_combout  & ( !\b2v_inst2|comptX[1]~DUPLICATE_q  & ( 
// (!\b2v_inst2|comptX [0] & (!\b2v_inst2|Y[0]~2_combout  & ((!\b2v_inst2|comptX [2]) # (\b2v_inst2|X[3]~3_combout )))) # (\b2v_inst2|comptX [0] & (!\b2v_inst2|Y[0]~2_combout  $ (((!\b2v_inst2|comptX [2] & !\b2v_inst2|X[3]~3_combout ))))) ) ) ) # ( 
// !\b2v_inst2|Y[1]~6_combout  & ( !\b2v_inst2|comptX[1]~DUPLICATE_q  & ( (!\b2v_inst2|comptX [0] & (\b2v_inst2|Y[0]~2_combout  & ((!\b2v_inst2|comptX [2]) # (\b2v_inst2|X[3]~3_combout )))) # (\b2v_inst2|comptX [0] & (!\b2v_inst2|Y[0]~2_combout  $ 
// (((\b2v_inst2|X[3]~3_combout ) # (\b2v_inst2|comptX [2]))))) ) ) )

	.dataa(!\b2v_inst2|comptX [0]),
	.datab(!\b2v_inst2|comptX [2]),
	.datac(!\b2v_inst2|Y[0]~2_combout ),
	.datad(!\b2v_inst2|X[3]~3_combout ),
	.datae(!\b2v_inst2|Y[1]~6_combout ),
	.dataf(!\b2v_inst2|comptX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux70~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux70~1 .extended_lut = "off";
defparam \b2v_inst3|Mux70~1 .lut_mask = 64'h490F94F0430F34F0;
defparam \b2v_inst3|Mux70~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N24
cyclonev_lcell_comb \b2v_inst3|Mux70~2 (
// Equation(s):
// \b2v_inst3|Mux70~2_combout  = ( \b2v_inst3|Mux70~1_combout  & ( (!\b2v_inst2|Y[1]~6_combout  $ (!\b2v_inst2|Y[2]~0_combout )) # (\b2v_inst3|Mux70~0_combout ) ) ) # ( !\b2v_inst3|Mux70~1_combout  & ( (\b2v_inst3|Mux70~0_combout  & 
// (!\b2v_inst2|Y[1]~6_combout  $ (\b2v_inst2|Y[2]~0_combout ))) ) )

	.dataa(!\b2v_inst2|Y[1]~6_combout ),
	.datab(gnd),
	.datac(!\b2v_inst3|Mux70~0_combout ),
	.datad(!\b2v_inst2|Y[2]~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|Mux70~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux70~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux70~2 .extended_lut = "off";
defparam \b2v_inst3|Mux70~2 .lut_mask = 64'h0A050A055FAF5FAF;
defparam \b2v_inst3|Mux70~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \b2v_inst3|LessThan26~2 (
// Equation(s):
// \b2v_inst3|LessThan26~2_combout  = ( !\b2v_inst2|Add6~9_sumout  & ( (!\b2v_inst2|Add6~21_sumout  & !\b2v_inst2|Add6~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst2|Add6~21_sumout ),
	.datad(!\b2v_inst2|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan26~2 .extended_lut = "off";
defparam \b2v_inst3|LessThan26~2 .lut_mask = 64'hF000F00000000000;
defparam \b2v_inst3|LessThan26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N0
cyclonev_lcell_comb \b2v_inst3|LessThan26~3 (
// Equation(s):
// \b2v_inst3|LessThan26~3_combout  = ( \b2v_inst3|LessThan17~0_combout  & ( \b2v_inst2|Add6~5_sumout  & ( \b2v_inst2|Y[4]~1_combout  ) ) ) # ( !\b2v_inst3|LessThan17~0_combout  & ( \b2v_inst2|Add6~5_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & 
// ((!\b2v_inst3|LessThan26~2_combout ) # ((\b2v_inst2|Y[0]~2_combout  & \b2v_inst3|LessThan16~0_combout )))) ) ) ) # ( \b2v_inst3|LessThan17~0_combout  & ( !\b2v_inst2|Add6~5_sumout  & ( (!\b2v_inst3|LessThan26~2_combout  & \b2v_inst2|Y[4]~1_combout ) ) ) ) 
// # ( !\b2v_inst3|LessThan17~0_combout  & ( !\b2v_inst2|Add6~5_sumout  & ( (!\b2v_inst3|LessThan26~2_combout  & \b2v_inst2|Y[4]~1_combout ) ) ) )

	.dataa(!\b2v_inst3|LessThan26~2_combout ),
	.datab(!\b2v_inst2|Y[0]~2_combout ),
	.datac(!\b2v_inst2|Y[4]~1_combout ),
	.datad(!\b2v_inst3|LessThan16~0_combout ),
	.datae(!\b2v_inst3|LessThan17~0_combout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan26~3 .extended_lut = "off";
defparam \b2v_inst3|LessThan26~3 .lut_mask = 64'h0A0A0A0A0A0B0F0F;
defparam \b2v_inst3|LessThan26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \b2v_inst3|ngi[0]~10 (
// Equation(s):
// \b2v_inst3|ngi[0]~10_combout  = ( \b2v_inst3|LessThan24~1_combout  & ( \b2v_inst3|LessThan4~1_combout  & ( (!\b2v_inst3|LessThan26~3_combout  & ((!\b2v_inst3|LessThan21~1_combout ) # (!\b2v_inst3|LessThan23~2_combout ))) ) ) ) # ( 
// !\b2v_inst3|LessThan24~1_combout  & ( \b2v_inst3|LessThan4~1_combout  & ( (!\b2v_inst3|LessThan26~3_combout  & (\b2v_inst3|LessThan24~0_combout  & ((!\b2v_inst3|LessThan21~1_combout ) # (!\b2v_inst3|LessThan23~2_combout )))) ) ) ) # ( 
// \b2v_inst3|LessThan24~1_combout  & ( !\b2v_inst3|LessThan4~1_combout  & ( (!\b2v_inst3|LessThan26~3_combout  & (\b2v_inst3|LessThan21~1_combout  & !\b2v_inst3|LessThan23~2_combout )) ) ) ) # ( !\b2v_inst3|LessThan24~1_combout  & ( 
// !\b2v_inst3|LessThan4~1_combout  & ( (!\b2v_inst3|LessThan26~3_combout  & (\b2v_inst3|LessThan21~1_combout  & (!\b2v_inst3|LessThan23~2_combout  & \b2v_inst3|LessThan24~0_combout ))) ) ) )

	.dataa(!\b2v_inst3|LessThan26~3_combout ),
	.datab(!\b2v_inst3|LessThan21~1_combout ),
	.datac(!\b2v_inst3|LessThan23~2_combout ),
	.datad(!\b2v_inst3|LessThan24~0_combout ),
	.datae(!\b2v_inst3|LessThan24~1_combout ),
	.dataf(!\b2v_inst3|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~10 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~10 .lut_mask = 64'h0020202000A8A8A8;
defparam \b2v_inst3|ngi[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \b2v_inst3|Mux43~0 (
// Equation(s):
// \b2v_inst3|Mux43~0_combout  = ( \b2v_inst2|X[0]~0_combout  & ( \b2v_inst2|X[2]~7_combout  & ( (\b2v_inst2|X[1]~1_combout  & (!\b2v_inst2|Y[2]~0_combout  & !\b2v_inst2|Y[0]~2_combout )) ) ) ) # ( !\b2v_inst2|X[0]~0_combout  & ( \b2v_inst2|X[2]~7_combout  & 
// ( (!\b2v_inst2|Y[2]~0_combout  & ((!\b2v_inst2|Y[1]~6_combout  & (\b2v_inst2|X[1]~1_combout  & \b2v_inst2|Y[0]~2_combout )) # (\b2v_inst2|Y[1]~6_combout  & ((!\b2v_inst2|Y[0]~2_combout ))))) ) ) ) # ( \b2v_inst2|X[0]~0_combout  & ( 
// !\b2v_inst2|X[2]~7_combout  & ( (!\b2v_inst2|X[1]~1_combout  & ((!\b2v_inst2|Y[2]~0_combout ) # ((!\b2v_inst2|Y[1]~6_combout ) # (\b2v_inst2|Y[0]~2_combout )))) ) ) ) # ( !\b2v_inst2|X[0]~0_combout  & ( !\b2v_inst2|X[2]~7_combout  & ( 
// (\b2v_inst2|Y[1]~6_combout  & ((!\b2v_inst2|Y[2]~0_combout  & ((!\b2v_inst2|Y[0]~2_combout ))) # (\b2v_inst2|Y[2]~0_combout  & (!\b2v_inst2|X[1]~1_combout  & \b2v_inst2|Y[0]~2_combout )))) ) ) )

	.dataa(!\b2v_inst2|X[1]~1_combout ),
	.datab(!\b2v_inst2|Y[2]~0_combout ),
	.datac(!\b2v_inst2|Y[1]~6_combout ),
	.datad(!\b2v_inst2|Y[0]~2_combout ),
	.datae(!\b2v_inst2|X[0]~0_combout ),
	.dataf(!\b2v_inst2|X[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux43~0 .extended_lut = "off";
defparam \b2v_inst3|Mux43~0 .lut_mask = 64'h0C02A8AA0C404400;
defparam \b2v_inst3|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \b2v_inst3|Mux43~1 (
// Equation(s):
// \b2v_inst3|Mux43~1_combout  = ( \b2v_inst2|Add6~33_sumout  & ( \b2v_inst2|Add6~29_sumout  & ( (\b2v_inst3|Mux43~0_combout  & (((\b2v_inst2|IMGY_out~4_combout ) # (\b2v_inst2|comptY [9])) # (\b2v_inst2|Add6~1_sumout ))) ) ) ) # ( !\b2v_inst2|Add6~33_sumout 
//  & ( \b2v_inst2|Add6~29_sumout  & ( (\b2v_inst3|Mux43~0_combout  & ((\b2v_inst2|IMGY_out~4_combout ) # (\b2v_inst2|comptY [9]))) ) ) ) # ( \b2v_inst2|Add6~33_sumout  & ( !\b2v_inst2|Add6~29_sumout  & ( (\b2v_inst3|Mux43~0_combout  & 
// ((!\b2v_inst2|Add6~1_sumout ) # ((\b2v_inst2|IMGY_out~4_combout ) # (\b2v_inst2|comptY [9])))) ) ) ) # ( !\b2v_inst2|Add6~33_sumout  & ( !\b2v_inst2|Add6~29_sumout  & ( \b2v_inst3|Mux43~0_combout  ) ) )

	.dataa(!\b2v_inst2|Add6~1_sumout ),
	.datab(!\b2v_inst3|Mux43~0_combout ),
	.datac(!\b2v_inst2|comptY [9]),
	.datad(!\b2v_inst2|IMGY_out~4_combout ),
	.datae(!\b2v_inst2|Add6~33_sumout ),
	.dataf(!\b2v_inst2|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|Mux43~1 .extended_lut = "off";
defparam \b2v_inst3|Mux43~1 .lut_mask = 64'h3333233303331333;
defparam \b2v_inst3|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N15
cyclonev_lcell_comb \b2v_inst3|LessThan16~2 (
// Equation(s):
// \b2v_inst3|LessThan16~2_combout  = ( \b2v_inst2|Add6~9_sumout  & ( \b2v_inst2|Add6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan16~2 .extended_lut = "off";
defparam \b2v_inst3|LessThan16~2 .lut_mask = 64'h000000000000FFFF;
defparam \b2v_inst3|LessThan16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
cyclonev_lcell_comb \b2v_inst3|LessThan16~3 (
// Equation(s):
// \b2v_inst3|LessThan16~3_combout  = ( !\b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~17_sumout  & ( (!\b2v_inst3|LessThan16~2_combout ) # ((!\b2v_inst2|Y[4]~3_combout  & ((!\b2v_inst3|LessThan16~0_combout ) # (!\b2v_inst2|Y[3]~4_combout )))) ) ) )

	.dataa(!\b2v_inst3|LessThan16~2_combout ),
	.datab(!\b2v_inst3|LessThan16~0_combout ),
	.datac(!\b2v_inst2|Y[4]~3_combout ),
	.datad(!\b2v_inst2|Y[3]~4_combout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan16~3 .extended_lut = "off";
defparam \b2v_inst3|LessThan16~3 .lut_mask = 64'hFAEA000000000000;
defparam \b2v_inst3|LessThan16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N27
cyclonev_lcell_comb \b2v_inst3|gen~37 (
// Equation(s):
// \b2v_inst3|gen~37_combout  = ( \b2v_inst3|gen~0_combout  & ( (\b2v_inst3|gen~8_combout  & (\b2v_inst3|gen~3_combout  & (\b2v_inst3|gen~10_combout  & !\b2v_inst2|Y[6]~5_combout ))) ) )

	.dataa(!\b2v_inst3|gen~8_combout ),
	.datab(!\b2v_inst3|gen~3_combout ),
	.datac(!\b2v_inst3|gen~10_combout ),
	.datad(!\b2v_inst2|Y[6]~5_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|gen~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~37 .extended_lut = "off";
defparam \b2v_inst3|gen~37 .lut_mask = 64'h0000000001000100;
defparam \b2v_inst3|gen~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N30
cyclonev_lcell_comb \b2v_inst3|LessThan10~1 (
// Equation(s):
// \b2v_inst3|LessThan10~1_combout  = ( !\b2v_inst2|Add6~9_sumout  & ( !\b2v_inst2|Add6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst2|Add6~9_sumout ),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan10~1 .extended_lut = "off";
defparam \b2v_inst3|LessThan10~1 .lut_mask = 64'hFFFF000000000000;
defparam \b2v_inst3|LessThan10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N42
cyclonev_lcell_comb \b2v_inst3|gen~35 (
// Equation(s):
// \b2v_inst3|gen~35_combout  = ( \b2v_inst2|Add6~21_sumout  & ( \b2v_inst3|LessThan10~1_combout  & ( (\b2v_inst3|gen~5_combout  & ((!\b2v_inst2|Y[4]~1_combout ) # ((!\b2v_inst2|Add6~17_sumout  & !\b2v_inst3|LessThan17~0_combout )))) ) ) ) # ( 
// !\b2v_inst2|Add6~21_sumout  & ( \b2v_inst3|LessThan10~1_combout  & ( (\b2v_inst3|gen~5_combout  & ((!\b2v_inst2|Add6~17_sumout ) # (!\b2v_inst2|Y[4]~1_combout ))) ) ) ) # ( \b2v_inst2|Add6~21_sumout  & ( !\b2v_inst3|LessThan10~1_combout  & ( 
// (\b2v_inst3|gen~5_combout  & !\b2v_inst2|Y[4]~1_combout ) ) ) ) # ( !\b2v_inst2|Add6~21_sumout  & ( !\b2v_inst3|LessThan10~1_combout  & ( (\b2v_inst3|gen~5_combout  & ((!\b2v_inst2|Add6~17_sumout ) # (!\b2v_inst2|Y[4]~1_combout ))) ) ) )

	.dataa(!\b2v_inst3|gen~5_combout ),
	.datab(!\b2v_inst2|Add6~17_sumout ),
	.datac(!\b2v_inst2|Y[4]~1_combout ),
	.datad(!\b2v_inst3|LessThan17~0_combout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst3|LessThan10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~35 .extended_lut = "off";
defparam \b2v_inst3|gen~35 .lut_mask = 64'h5454505054545450;
defparam \b2v_inst3|gen~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \b2v_inst3|gen~36 (
// Equation(s):
// \b2v_inst3|gen~36_combout  = ( \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout  & ( (\b2v_inst3|gen~8_combout  & (\b2v_inst3|gen~9_combout  & \b2v_inst3|Equal1~1_combout )) ) )

	.dataa(!\b2v_inst3|gen~8_combout ),
	.datab(gnd),
	.datac(!\b2v_inst3|gen~9_combout ),
	.datad(!\b2v_inst3|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~36 .extended_lut = "off";
defparam \b2v_inst3|gen~36 .lut_mask = 64'h0000000000050005;
defparam \b2v_inst3|gen~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N36
cyclonev_lcell_comb \b2v_inst3|nri[0]~11 (
// Equation(s):
// \b2v_inst3|nri[0]~11_combout  = ( \b2v_inst3|gen~6_combout  & ( !\b2v_inst3|gen~36_combout  & ( (!\b2v_inst3|gen~37_combout  & ((!\b2v_inst3|gen~35_combout ) # (\b2v_inst3|LessThan16~3_combout ))) ) ) ) # ( !\b2v_inst3|gen~6_combout  & ( 
// !\b2v_inst3|gen~36_combout  & ( (!\b2v_inst3|gen~37_combout  & (((!\b2v_inst3|gen~7_combout ) # (!\b2v_inst3|gen~35_combout )) # (\b2v_inst3|LessThan16~3_combout ))) ) ) )

	.dataa(!\b2v_inst3|LessThan16~3_combout ),
	.datab(!\b2v_inst3|gen~7_combout ),
	.datac(!\b2v_inst3|gen~37_combout ),
	.datad(!\b2v_inst3|gen~35_combout ),
	.datae(!\b2v_inst3|gen~6_combout ),
	.dataf(!\b2v_inst3|gen~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[0]~11 .extended_lut = "off";
defparam \b2v_inst3|nri[0]~11 .lut_mask = 64'hF0D0F05000000000;
defparam \b2v_inst3|nri[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N18
cyclonev_lcell_comb \b2v_inst3|LessThan10~2 (
// Equation(s):
// \b2v_inst3|LessThan10~2_combout  = ( \b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~17_sumout  & ( (\b2v_inst3|LessThan10~1_combout  & ((!\b2v_inst2|Y[4]~3_combout ) # ((!\b2v_inst3|LessThan16~0_combout  & !\b2v_inst2|Y[3]~4_combout )))) ) ) ) # ( 
// !\b2v_inst2|Add6~21_sumout  & ( !\b2v_inst2|Add6~17_sumout  ) )

	.dataa(!\b2v_inst2|Y[4]~3_combout ),
	.datab(!\b2v_inst3|LessThan16~0_combout ),
	.datac(!\b2v_inst3|LessThan10~1_combout ),
	.datad(!\b2v_inst2|Y[3]~4_combout ),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan10~2 .extended_lut = "off";
defparam \b2v_inst3|LessThan10~2 .lut_mask = 64'hFFFF0E0A00000000;
defparam \b2v_inst3|LessThan10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N33
cyclonev_lcell_comb \b2v_inst3|LessThan11~3 (
// Equation(s):
// \b2v_inst3|LessThan11~3_combout  = ( \b2v_inst2|Add6~21_sumout  & ( \b2v_inst2|Add6~9_sumout  ) )

	.dataa(!\b2v_inst2|Add6~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst2|Add6~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan11~3 .extended_lut = "off";
defparam \b2v_inst3|LessThan11~3 .lut_mask = 64'h0000555500005555;
defparam \b2v_inst3|LessThan11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N12
cyclonev_lcell_comb \b2v_inst3|LessThan11~4 (
// Equation(s):
// \b2v_inst3|LessThan11~4_combout  = ( \b2v_inst2|Y[4]~3_combout  & ( \b2v_inst3|LessThan11~0_combout  & ( (!\b2v_inst3|LessThan11~3_combout  & !\b2v_inst2|Add6~17_sumout ) ) ) ) # ( !\b2v_inst2|Y[4]~3_combout  & ( \b2v_inst3|LessThan11~0_combout  & ( 
// (!\b2v_inst2|Add6~17_sumout  & ((!\b2v_inst3|LessThan11~3_combout ) # (!\b2v_inst2|Add6~5_sumout ))) ) ) ) # ( \b2v_inst2|Y[4]~3_combout  & ( !\b2v_inst3|LessThan11~0_combout  & ( (!\b2v_inst2|Add6~17_sumout  & ((!\b2v_inst3|LessThan11~3_combout ) # 
// ((!\b2v_inst3|LessThan11~1_combout  & !\b2v_inst2|Add6~5_sumout )))) ) ) ) # ( !\b2v_inst2|Y[4]~3_combout  & ( !\b2v_inst3|LessThan11~0_combout  & ( (!\b2v_inst2|Add6~17_sumout  & ((!\b2v_inst3|LessThan11~3_combout ) # (!\b2v_inst2|Add6~5_sumout ))) ) ) )

	.dataa(!\b2v_inst3|LessThan11~3_combout ),
	.datab(!\b2v_inst3|LessThan11~1_combout ),
	.datac(!\b2v_inst2|Add6~17_sumout ),
	.datad(!\b2v_inst2|Add6~5_sumout ),
	.datae(!\b2v_inst2|Y[4]~3_combout ),
	.dataf(!\b2v_inst3|LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan11~4 .extended_lut = "off";
defparam \b2v_inst3|LessThan11~4 .lut_mask = 64'hF0A0E0A0F0A0A0A0;
defparam \b2v_inst3|LessThan11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \b2v_inst3|ngi[0]~5 (
// Equation(s):
// \b2v_inst3|ngi[0]~5_combout  = ( \b2v_inst3|gen~11_combout  & ( \b2v_inst3|LessThan11~4_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (!\b2v_inst3|LessThan10~2_combout  & ((\b2v_inst3|gen~16_combout ) # (\b2v_inst3|gen~12_combout )))) ) ) ) # ( 
// !\b2v_inst3|gen~11_combout  & ( \b2v_inst3|LessThan11~4_combout  & ( (\b2v_inst2|Y[4]~1_combout  & (\b2v_inst3|gen~16_combout  & !\b2v_inst3|LessThan10~2_combout )) ) ) )

	.dataa(!\b2v_inst3|gen~12_combout ),
	.datab(!\b2v_inst2|Y[4]~1_combout ),
	.datac(!\b2v_inst3|gen~16_combout ),
	.datad(!\b2v_inst3|LessThan10~2_combout ),
	.datae(!\b2v_inst3|gen~11_combout ),
	.dataf(!\b2v_inst3|LessThan11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~5 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~5 .lut_mask = 64'h0000000003001300;
defparam \b2v_inst3|ngi[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \b2v_inst3|ngi[0]~6 (
// Equation(s):
// \b2v_inst3|ngi[0]~6_combout  = ( \b2v_inst3|LessThan12~0_combout  & ( \b2v_inst3|LessThan13~1_combout  & ( !\b2v_inst3|gen~4_combout  ) ) ) # ( !\b2v_inst3|LessThan12~0_combout  & ( \b2v_inst3|LessThan13~1_combout  & ( !\b2v_inst3|gen~4_combout  ) ) ) # ( 
// \b2v_inst3|LessThan12~0_combout  & ( !\b2v_inst3|LessThan13~1_combout  & ( !\b2v_inst3|gen~4_combout  ) ) ) # ( !\b2v_inst3|LessThan12~0_combout  & ( !\b2v_inst3|LessThan13~1_combout  & ( (!\b2v_inst3|gen~4_combout  & ((!\b2v_inst3|gen~1_combout ) # 
// ((!\b2v_inst3|Equal9~0_combout ) # (\b2v_inst2|X[3]~3_combout )))) ) ) )

	.dataa(!\b2v_inst3|gen~1_combout ),
	.datab(!\b2v_inst3|gen~4_combout ),
	.datac(!\b2v_inst2|X[3]~3_combout ),
	.datad(!\b2v_inst3|Equal9~0_combout ),
	.datae(!\b2v_inst3|LessThan12~0_combout ),
	.dataf(!\b2v_inst3|LessThan13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~6 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~6 .lut_mask = 64'hCC8CCCCCCCCCCCCC;
defparam \b2v_inst3|ngi[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \b2v_inst3|ngi[0]~8 (
// Equation(s):
// \b2v_inst3|ngi[0]~8_combout  = ( \b2v_inst2|Y[4]~1_combout  & ( !\b2v_inst3|LessThan10~2_combout  & ( (\b2v_inst3|LessThan11~4_combout  & (\b2v_inst3|gen~11_combout  & ((\b2v_inst3|gen~33_combout ) # (\b2v_inst3|gen~34_combout )))) ) ) )

	.dataa(!\b2v_inst3|LessThan11~4_combout ),
	.datab(!\b2v_inst3|gen~34_combout ),
	.datac(!\b2v_inst3|gen~11_combout ),
	.datad(!\b2v_inst3|gen~33_combout ),
	.datae(!\b2v_inst2|Y[4]~1_combout ),
	.dataf(!\b2v_inst3|LessThan10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~8 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~8 .lut_mask = 64'h0000010500000000;
defparam \b2v_inst3|ngi[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N39
cyclonev_lcell_comb \b2v_inst3|LessThan7~2 (
// Equation(s):
// \b2v_inst3|LessThan7~2_combout  = ( \b2v_inst2|Add6~5_sumout  & ( (((\b2v_inst2|Add6~13_sumout ) # (\b2v_inst2|Add6~29_sumout )) # (\b2v_inst2|Add6~1_sumout )) # (\b2v_inst2|Add6~33_sumout ) ) )

	.dataa(!\b2v_inst2|Add6~33_sumout ),
	.datab(!\b2v_inst2|Add6~1_sumout ),
	.datac(!\b2v_inst2|Add6~29_sumout ),
	.datad(!\b2v_inst2|Add6~13_sumout ),
	.datae(gnd),
	.dataf(!\b2v_inst2|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|LessThan7~2 .extended_lut = "off";
defparam \b2v_inst3|LessThan7~2 .lut_mask = 64'h000000007FFF7FFF;
defparam \b2v_inst3|LessThan7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \b2v_inst3|gen~38 (
// Equation(s):
// \b2v_inst3|gen~38_combout  = ( \b2v_inst2|IMGY_out~3_combout  & ( !\b2v_inst2|Add6~17_sumout  & ( (\b2v_inst2|Y[4]~1_combout  & ((!\b2v_inst2|Add6~21_sumout ) # ((!\b2v_inst2|Add6~9_sumout ) # (!\b2v_inst3|LessThan7~2_combout )))) ) ) ) # ( 
// !\b2v_inst2|IMGY_out~3_combout  & ( !\b2v_inst2|Add6~17_sumout  & ( \b2v_inst2|Y[4]~1_combout  ) ) )

	.dataa(!\b2v_inst2|Add6~21_sumout ),
	.datab(!\b2v_inst2|Add6~9_sumout ),
	.datac(!\b2v_inst2|Y[4]~1_combout ),
	.datad(!\b2v_inst3|LessThan7~2_combout ),
	.datae(!\b2v_inst2|IMGY_out~3_combout ),
	.dataf(!\b2v_inst2|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|gen~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|gen~38 .extended_lut = "off";
defparam \b2v_inst3|gen~38 .lut_mask = 64'h0F0F0F0E00000000;
defparam \b2v_inst3|gen~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
cyclonev_lcell_comb \b2v_inst3|ngi[0]~7 (
// Equation(s):
// \b2v_inst3|ngi[0]~7_combout  = ( \b2v_inst3|LessThan6~1_combout  & ( \b2v_inst3|gen~30_combout  & ( !\b2v_inst3|ngi[0]~1_combout  ) ) ) # ( !\b2v_inst3|LessThan6~1_combout  & ( \b2v_inst3|gen~30_combout  & ( (!\b2v_inst3|ngi[0]~1_combout  & 
// ((!\b2v_inst3|gen~38_combout ) # ((!\b2v_inst3|gen~29_combout  & !\b2v_inst3|gen~27_combout )))) ) ) ) # ( \b2v_inst3|LessThan6~1_combout  & ( !\b2v_inst3|gen~30_combout  & ( !\b2v_inst3|ngi[0]~1_combout  ) ) ) # ( !\b2v_inst3|LessThan6~1_combout  & ( 
// !\b2v_inst3|gen~30_combout  & ( (!\b2v_inst3|ngi[0]~1_combout  & ((!\b2v_inst3|gen~29_combout ) # (!\b2v_inst3|gen~38_combout ))) ) ) )

	.dataa(!\b2v_inst3|gen~29_combout ),
	.datab(!\b2v_inst3|ngi[0]~1_combout ),
	.datac(!\b2v_inst3|gen~27_combout ),
	.datad(!\b2v_inst3|gen~38_combout ),
	.datae(!\b2v_inst3|LessThan6~1_combout ),
	.dataf(!\b2v_inst3|gen~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~7 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~7 .lut_mask = 64'hCC88CCCCCC80CCCC;
defparam \b2v_inst3|ngi[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N30
cyclonev_lcell_comb \b2v_inst3|ngi[0]~9 (
// Equation(s):
// \b2v_inst3|ngi[0]~9_combout  = ( \b2v_inst3|ngi[0]~8_combout  & ( \b2v_inst3|ngi[0]~7_combout  & ( (\b2v_inst3|nri[0]~11_combout  & (!\b2v_inst3|ngi[0]~5_combout  & \b2v_inst3|ngi[0]~6_combout )) ) ) ) # ( !\b2v_inst3|ngi[0]~8_combout  & ( 
// \b2v_inst3|ngi[0]~7_combout  & ( (\b2v_inst3|nri[0]~11_combout  & (!\b2v_inst3|ngi[0]~5_combout  & \b2v_inst3|ngi[0]~6_combout )) ) ) ) # ( \b2v_inst3|ngi[0]~8_combout  & ( !\b2v_inst3|ngi[0]~7_combout  & ( (\b2v_inst3|nri[0]~11_combout  & 
// (!\b2v_inst3|ngi[0]~5_combout  & \b2v_inst3|ngi[0]~6_combout )) ) ) ) # ( !\b2v_inst3|ngi[0]~8_combout  & ( !\b2v_inst3|ngi[0]~7_combout  & ( (\b2v_inst3|nri[0]~11_combout  & (!\b2v_inst3|ngi[0]~5_combout  & (\b2v_inst3|ngi[0]~6_combout  & 
// \b2v_inst3|ngi[0]~3_combout ))) ) ) )

	.dataa(!\b2v_inst3|nri[0]~11_combout ),
	.datab(!\b2v_inst3|ngi[0]~5_combout ),
	.datac(!\b2v_inst3|ngi[0]~6_combout ),
	.datad(!\b2v_inst3|ngi[0]~3_combout ),
	.datae(!\b2v_inst3|ngi[0]~8_combout ),
	.dataf(!\b2v_inst3|ngi[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~9 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~9 .lut_mask = 64'h0004040404040404;
defparam \b2v_inst3|ngi[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \b2v_inst3|ngi[0]~12 (
// Equation(s):
// \b2v_inst3|ngi[0]~12_combout  = ( \b2v_inst3|Mux43~1_combout  & ( \b2v_inst3|ngi[0]~9_combout  & ( ((!\b2v_inst3|ngi[0]~10_combout  & ((\b2v_inst3|Mux70~2_combout ))) # (\b2v_inst3|ngi[0]~10_combout  & (\b2v_inst3|Mux14~1_combout ))) # 
// (\b2v_inst3|ngi[0]~11_combout ) ) ) ) # ( !\b2v_inst3|Mux43~1_combout  & ( \b2v_inst3|ngi[0]~9_combout  & ( (!\b2v_inst3|ngi[0]~11_combout  & ((!\b2v_inst3|ngi[0]~10_combout  & ((\b2v_inst3|Mux70~2_combout ))) # (\b2v_inst3|ngi[0]~10_combout  & 
// (\b2v_inst3|Mux14~1_combout )))) # (\b2v_inst3|ngi[0]~11_combout  & (((!\b2v_inst3|ngi[0]~10_combout )))) ) ) ) # ( \b2v_inst3|Mux43~1_combout  & ( !\b2v_inst3|ngi[0]~9_combout  & ( (!\b2v_inst3|ngi[0]~11_combout  & ((!\b2v_inst3|ngi[0]~10_combout  & 
// ((\b2v_inst3|Mux70~2_combout ))) # (\b2v_inst3|ngi[0]~10_combout  & (\b2v_inst3|Mux14~1_combout )))) # (\b2v_inst3|ngi[0]~11_combout  & (((\b2v_inst3|ngi[0]~10_combout )))) ) ) ) # ( !\b2v_inst3|Mux43~1_combout  & ( !\b2v_inst3|ngi[0]~9_combout  & ( 
// (!\b2v_inst3|ngi[0]~11_combout  & ((!\b2v_inst3|ngi[0]~10_combout  & ((\b2v_inst3|Mux70~2_combout ))) # (\b2v_inst3|ngi[0]~10_combout  & (\b2v_inst3|Mux14~1_combout )))) ) ) )

	.dataa(!\b2v_inst3|Mux14~1_combout ),
	.datab(!\b2v_inst3|ngi[0]~11_combout ),
	.datac(!\b2v_inst3|Mux70~2_combout ),
	.datad(!\b2v_inst3|ngi[0]~10_combout ),
	.datae(!\b2v_inst3|Mux43~1_combout ),
	.dataf(!\b2v_inst3|ngi[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|ngi[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|ngi[0]~12 .extended_lut = "off";
defparam \b2v_inst3|ngi[0]~12 .lut_mask = 64'h0C440C773F443F77;
defparam \b2v_inst3|ngi[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N3
cyclonev_lcell_comb \b2v_inst3|g_out~0 (
// Equation(s):
// \b2v_inst3|g_out~0_combout  = ( \b2v_inst3|ngi[0]~12_combout  & ( \b2v_inst3|gi [0] & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|ngi[0]~4_combout ) # ((!\b2v_inst3|nbi[0]~0_combout ) # (\b2v_inst3|ngi[0]~13_combout )))) ) ) ) # ( 
// !\b2v_inst3|ngi[0]~12_combout  & ( \b2v_inst3|gi [0] & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|ngi[0]~4_combout ) # ((\b2v_inst3|ngi[0]~13_combout  & \b2v_inst3|nbi[0]~0_combout )))) ) ) ) # ( \b2v_inst3|ngi[0]~12_combout  & ( !\b2v_inst3|gi [0] & ( 
// (\b2v_inst3|ngi[0]~4_combout  & (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nbi[0]~0_combout ) # (\b2v_inst3|ngi[0]~13_combout )))) ) ) ) # ( !\b2v_inst3|ngi[0]~12_combout  & ( !\b2v_inst3|gi [0] & ( (\b2v_inst3|ngi[0]~4_combout  & 
// (\b2v_inst3|ngi[0]~13_combout  & (\b2v_inst2|IMG~0_combout  & \b2v_inst3|nbi[0]~0_combout ))) ) ) )

	.dataa(!\b2v_inst3|ngi[0]~4_combout ),
	.datab(!\b2v_inst3|ngi[0]~13_combout ),
	.datac(!\b2v_inst2|IMG~0_combout ),
	.datad(!\b2v_inst3|nbi[0]~0_combout ),
	.datae(!\b2v_inst3|ngi[0]~12_combout ),
	.dataf(!\b2v_inst3|gi [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|g_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|g_out~0 .extended_lut = "off";
defparam \b2v_inst3|g_out~0 .lut_mask = 64'h000105010A0B0F0B;
defparam \b2v_inst3|g_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N5
dffeas \b2v_inst3|g_out[0] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|g_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|g_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|g_out[0] .is_wysiwyg = "true";
defparam \b2v_inst3|g_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \b2v_inst3|g_out~1 (
// Equation(s):
// \b2v_inst3|g_out~1_combout  = ( \b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [1] & ( (\b2v_inst2|IMG~0_combout  & (((!\b2v_inst3|ngi[0]~4_combout ) # (\b2v_inst3|ngi[0]~12_combout )) # (\b2v_inst3|nbi[0]~0_combout ))) ) ) ) # ( 
// !\b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [1] & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|ngi[0]~4_combout ) # ((!\b2v_inst3|nbi[0]~0_combout  & \b2v_inst3|ngi[0]~12_combout )))) ) ) ) # ( \b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [1] & ( 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~4_combout  & ((\b2v_inst3|ngi[0]~12_combout ) # (\b2v_inst3|nbi[0]~0_combout )))) ) ) ) # ( !\b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [1] & ( (!\b2v_inst3|nbi[0]~0_combout  & 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~4_combout  & \b2v_inst3|ngi[0]~12_combout ))) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~0_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(!\b2v_inst3|ngi[0]~4_combout ),
	.datad(!\b2v_inst3|ngi[0]~12_combout ),
	.datae(!\b2v_inst3|ngi[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|g_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|g_out~1 .extended_lut = "off";
defparam \b2v_inst3|g_out~1 .lut_mask = 64'h0002010330323133;
defparam \b2v_inst3|g_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N7
dffeas \b2v_inst3|g_out[1] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|g_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|g_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|g_out[1] .is_wysiwyg = "true";
defparam \b2v_inst3|g_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N9
cyclonev_lcell_comb \b2v_inst3|g_out~2 (
// Equation(s):
// \b2v_inst3|g_out~2_combout  = ( \b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [2] & ( (\b2v_inst2|IMG~0_combout  & (((!\b2v_inst3|ngi[0]~4_combout ) # (\b2v_inst3|ngi[0]~12_combout )) # (\b2v_inst3|nbi[0]~0_combout ))) ) ) ) # ( 
// !\b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [2] & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|ngi[0]~4_combout ) # ((!\b2v_inst3|nbi[0]~0_combout  & \b2v_inst3|ngi[0]~12_combout )))) ) ) ) # ( \b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [2] & ( 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~4_combout  & ((\b2v_inst3|ngi[0]~12_combout ) # (\b2v_inst3|nbi[0]~0_combout )))) ) ) ) # ( !\b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [2] & ( (!\b2v_inst3|nbi[0]~0_combout  & 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~12_combout  & \b2v_inst3|ngi[0]~4_combout ))) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~0_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(!\b2v_inst3|ngi[0]~12_combout ),
	.datad(!\b2v_inst3|ngi[0]~4_combout ),
	.datae(!\b2v_inst3|ngi[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|g_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|g_out~2 .extended_lut = "off";
defparam \b2v_inst3|g_out~2 .lut_mask = 64'h0002001333023313;
defparam \b2v_inst3|g_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N11
dffeas \b2v_inst3|g_out[2] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|g_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|g_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|g_out[2] .is_wysiwyg = "true";
defparam \b2v_inst3|g_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N4
dffeas \b2v_inst3|gi[3]~DUPLICATE (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[3]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst3|gi[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \b2v_inst3|g_out~3 (
// Equation(s):
// \b2v_inst3|g_out~3_combout  = ( \b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi[3]~DUPLICATE_q  & ( (\b2v_inst2|IMG~0_combout  & (((!\b2v_inst3|ngi[0]~4_combout ) # (\b2v_inst3|ngi[0]~12_combout )) # (\b2v_inst3|nbi[0]~0_combout ))) ) ) ) # ( 
// !\b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi[3]~DUPLICATE_q  & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|ngi[0]~4_combout ) # ((!\b2v_inst3|nbi[0]~0_combout  & \b2v_inst3|ngi[0]~12_combout )))) ) ) ) # ( \b2v_inst3|ngi[0]~13_combout  & ( 
// !\b2v_inst3|gi[3]~DUPLICATE_q  & ( (\b2v_inst3|ngi[0]~4_combout  & (\b2v_inst2|IMG~0_combout  & ((\b2v_inst3|ngi[0]~12_combout ) # (\b2v_inst3|nbi[0]~0_combout )))) ) ) ) # ( !\b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi[3]~DUPLICATE_q  & ( 
// (!\b2v_inst3|nbi[0]~0_combout  & (\b2v_inst3|ngi[0]~12_combout  & (\b2v_inst3|ngi[0]~4_combout  & \b2v_inst2|IMG~0_combout ))) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~0_combout ),
	.datab(!\b2v_inst3|ngi[0]~12_combout ),
	.datac(!\b2v_inst3|ngi[0]~4_combout ),
	.datad(!\b2v_inst2|IMG~0_combout ),
	.datae(!\b2v_inst3|ngi[0]~13_combout ),
	.dataf(!\b2v_inst3|gi[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|g_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|g_out~3 .extended_lut = "off";
defparam \b2v_inst3|g_out~3 .lut_mask = 64'h0002000700F200F7;
defparam \b2v_inst3|g_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \b2v_inst3|g_out[3] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|g_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|g_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|g_out[3] .is_wysiwyg = "true";
defparam \b2v_inst3|g_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N45
cyclonev_lcell_comb \b2v_inst3|g_out~4 (
// Equation(s):
// \b2v_inst3|g_out~4_combout  = ( \b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [4] & ( (\b2v_inst2|IMG~0_combout  & (((!\b2v_inst3|ngi[0]~4_combout ) # (\b2v_inst3|ngi[0]~12_combout )) # (\b2v_inst3|nbi[0]~0_combout ))) ) ) ) # ( 
// !\b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [4] & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|ngi[0]~4_combout ) # ((!\b2v_inst3|nbi[0]~0_combout  & \b2v_inst3|ngi[0]~12_combout )))) ) ) ) # ( \b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [4] & ( 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~4_combout  & ((\b2v_inst3|ngi[0]~12_combout ) # (\b2v_inst3|nbi[0]~0_combout )))) ) ) ) # ( !\b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [4] & ( (!\b2v_inst3|nbi[0]~0_combout  & 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~12_combout  & \b2v_inst3|ngi[0]~4_combout ))) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~0_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(!\b2v_inst3|ngi[0]~12_combout ),
	.datad(!\b2v_inst3|ngi[0]~4_combout ),
	.datae(!\b2v_inst3|ngi[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|g_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|g_out~4 .extended_lut = "off";
defparam \b2v_inst3|g_out~4 .lut_mask = 64'h0002001333023313;
defparam \b2v_inst3|g_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N46
dffeas \b2v_inst3|g_out[4] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|g_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|g_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|g_out[4] .is_wysiwyg = "true";
defparam \b2v_inst3|g_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N15
cyclonev_lcell_comb \b2v_inst3|g_out~5 (
// Equation(s):
// \b2v_inst3|g_out~5_combout  = ( \b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [5] & ( (\b2v_inst2|IMG~0_combout  & (((!\b2v_inst3|ngi[0]~4_combout ) # (\b2v_inst3|ngi[0]~12_combout )) # (\b2v_inst3|nbi[0]~0_combout ))) ) ) ) # ( 
// !\b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [5] & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|ngi[0]~4_combout ) # ((!\b2v_inst3|nbi[0]~0_combout  & \b2v_inst3|ngi[0]~12_combout )))) ) ) ) # ( \b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [5] & ( 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~4_combout  & ((\b2v_inst3|ngi[0]~12_combout ) # (\b2v_inst3|nbi[0]~0_combout )))) ) ) ) # ( !\b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [5] & ( (!\b2v_inst3|nbi[0]~0_combout  & 
// (\b2v_inst3|ngi[0]~12_combout  & (\b2v_inst2|IMG~0_combout  & \b2v_inst3|ngi[0]~4_combout ))) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~0_combout ),
	.datab(!\b2v_inst3|ngi[0]~12_combout ),
	.datac(!\b2v_inst2|IMG~0_combout ),
	.datad(!\b2v_inst3|ngi[0]~4_combout ),
	.datae(!\b2v_inst3|ngi[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|g_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|g_out~5 .extended_lut = "off";
defparam \b2v_inst3|g_out~5 .lut_mask = 64'h000200070F020F07;
defparam \b2v_inst3|g_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \b2v_inst3|g_out[5] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|g_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|g_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|g_out[5] .is_wysiwyg = "true";
defparam \b2v_inst3|g_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N58
dffeas \b2v_inst3|gi[6]~DUPLICATE (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|gi~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|gi[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|gi[6]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst3|gi[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \b2v_inst3|g_out~6 (
// Equation(s):
// \b2v_inst3|g_out~6_combout  = ( \b2v_inst3|gi[6]~DUPLICATE_q  & ( \b2v_inst2|IMG~0_combout  & ( (!\b2v_inst3|ngi[0]~4_combout ) # ((!\b2v_inst3|nbi[0]~0_combout  & ((\b2v_inst3|ngi[0]~12_combout ))) # (\b2v_inst3|nbi[0]~0_combout  & 
// (\b2v_inst3|ngi[0]~13_combout ))) ) ) ) # ( !\b2v_inst3|gi[6]~DUPLICATE_q  & ( \b2v_inst2|IMG~0_combout  & ( (\b2v_inst3|ngi[0]~4_combout  & ((!\b2v_inst3|nbi[0]~0_combout  & ((\b2v_inst3|ngi[0]~12_combout ))) # (\b2v_inst3|nbi[0]~0_combout  & 
// (\b2v_inst3|ngi[0]~13_combout )))) ) ) )

	.dataa(!\b2v_inst3|ngi[0]~4_combout ),
	.datab(!\b2v_inst3|ngi[0]~13_combout ),
	.datac(!\b2v_inst3|nbi[0]~0_combout ),
	.datad(!\b2v_inst3|ngi[0]~12_combout ),
	.datae(!\b2v_inst3|gi[6]~DUPLICATE_q ),
	.dataf(!\b2v_inst2|IMG~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|g_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|g_out~6 .extended_lut = "off";
defparam \b2v_inst3|g_out~6 .lut_mask = 64'h000000000151ABFB;
defparam \b2v_inst3|g_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N37
dffeas \b2v_inst3|g_out[6] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|g_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|g_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|g_out[6] .is_wysiwyg = "true";
defparam \b2v_inst3|g_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \b2v_inst3|g_out~7 (
// Equation(s):
// \b2v_inst3|g_out~7_combout  = ( \b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [7] & ( (\b2v_inst2|IMG~0_combout  & (((!\b2v_inst3|ngi[0]~4_combout ) # (\b2v_inst3|ngi[0]~12_combout )) # (\b2v_inst3|nbi[0]~0_combout ))) ) ) ) # ( 
// !\b2v_inst3|ngi[0]~13_combout  & ( \b2v_inst3|gi [7] & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|ngi[0]~4_combout ) # ((!\b2v_inst3|nbi[0]~0_combout  & \b2v_inst3|ngi[0]~12_combout )))) ) ) ) # ( \b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [7] & ( 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~4_combout  & ((\b2v_inst3|ngi[0]~12_combout ) # (\b2v_inst3|nbi[0]~0_combout )))) ) ) ) # ( !\b2v_inst3|ngi[0]~13_combout  & ( !\b2v_inst3|gi [7] & ( (!\b2v_inst3|nbi[0]~0_combout  & 
// (\b2v_inst2|IMG~0_combout  & (\b2v_inst3|ngi[0]~4_combout  & \b2v_inst3|ngi[0]~12_combout ))) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~0_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(!\b2v_inst3|ngi[0]~4_combout ),
	.datad(!\b2v_inst3|ngi[0]~12_combout ),
	.datae(!\b2v_inst3|ngi[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|g_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|g_out~7 .extended_lut = "off";
defparam \b2v_inst3|g_out~7 .lut_mask = 64'h0002010330323133;
defparam \b2v_inst3|g_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N44
dffeas \b2v_inst3|g_out[7] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|g_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|g_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|g_out[7] .is_wysiwyg = "true";
defparam \b2v_inst3|g_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N21
cyclonev_lcell_comb \b2v_inst3|nri[6]~12 (
// Equation(s):
// \b2v_inst3|nri[6]~12_combout  = ( \b2v_inst3|nri[6]~9_combout  & ( (\SW[2]~input_o  & ((!\b2v_inst3|ngi[0]~0_combout ) # ((!\b2v_inst3|nri[6]~10_combout ) # (\b2v_inst3|nbi[0]~0_combout )))) ) ) # ( !\b2v_inst3|nri[6]~9_combout  & ( \SW[2]~input_o  ) )

	.dataa(!\b2v_inst3|ngi[0]~0_combout ),
	.datab(!\b2v_inst3|nri[6]~10_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\b2v_inst3|nbi[0]~0_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|nri[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[6]~12 .extended_lut = "off";
defparam \b2v_inst3|nri[6]~12 .lut_mask = 64'h0F0F0F0F0E0F0E0F;
defparam \b2v_inst3|nri[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \b2v_inst3|nri[0]~13 (
// Equation(s):
// \b2v_inst3|nri[0]~13_combout  = ( \b2v_inst3|ngi[0]~5_combout  & ( \b2v_inst3|nri[0]~11_combout  ) ) # ( !\b2v_inst3|ngi[0]~5_combout  & ( (\b2v_inst3|nri[0]~11_combout  & (((!\b2v_inst3|ngi[0]~6_combout ) # (\b2v_inst3|ngi[0]~8_combout )) # 
// (\b2v_inst3|ngi[0]~3_combout ))) ) )

	.dataa(!\b2v_inst3|nri[0]~11_combout ),
	.datab(!\b2v_inst3|ngi[0]~3_combout ),
	.datac(!\b2v_inst3|ngi[0]~8_combout ),
	.datad(!\b2v_inst3|ngi[0]~6_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst3|ngi[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|nri[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|nri[0]~13 .extended_lut = "off";
defparam \b2v_inst3|nri[0]~13 .lut_mask = 64'h5515551555555555;
defparam \b2v_inst3|nri[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N48
cyclonev_lcell_comb \b2v_inst3|r_out~0 (
// Equation(s):
// \b2v_inst3|r_out~0_combout  = ( \b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [0] & ( (!\b2v_inst3|nri[6]~12_combout  & (!\SW[1]~input_o  & \b2v_inst2|IMG~0_combout )) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [0] & ( 
// (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nri[6]~12_combout  & ((!\SW[1]~input_o ))) # (\b2v_inst3|nri[6]~12_combout  & (\b2v_inst3|nbi[0]~1_combout )))) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( !\b2v_inst3|gi [0] & ( (\b2v_inst3|nbi[0]~1_combout  & 
// (\b2v_inst3|nri[6]~12_combout  & \b2v_inst2|IMG~0_combout )) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~1_combout ),
	.datab(!\b2v_inst3|nri[6]~12_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\b2v_inst2|IMG~0_combout ),
	.datae(!\b2v_inst3|nri[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|r_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|r_out~0 .extended_lut = "off";
defparam \b2v_inst3|r_out~0 .lut_mask = 64'h0011000000D100C0;
defparam \b2v_inst3|r_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N50
dffeas \b2v_inst3|r_out[0] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|r_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|r_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|r_out[0] .is_wysiwyg = "true";
defparam \b2v_inst3|r_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N18
cyclonev_lcell_comb \b2v_inst3|r_out~1 (
// Equation(s):
// \b2v_inst3|r_out~1_combout  = ( \b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [1] & ( (!\b2v_inst3|nri[6]~12_combout  & (!\SW[1]~input_o  & \b2v_inst2|IMG~0_combout )) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [1] & ( 
// (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nri[6]~12_combout  & ((!\SW[1]~input_o ))) # (\b2v_inst3|nri[6]~12_combout  & (\b2v_inst3|nbi[0]~1_combout )))) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( !\b2v_inst3|gi [1] & ( (\b2v_inst3|nbi[0]~1_combout  & 
// (\b2v_inst3|nri[6]~12_combout  & \b2v_inst2|IMG~0_combout )) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~1_combout ),
	.datab(!\b2v_inst3|nri[6]~12_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\b2v_inst2|IMG~0_combout ),
	.datae(!\b2v_inst3|nri[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|r_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|r_out~1 .extended_lut = "off";
defparam \b2v_inst3|r_out~1 .lut_mask = 64'h0011000000D100C0;
defparam \b2v_inst3|r_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N19
dffeas \b2v_inst3|r_out[1] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|r_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|r_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|r_out[1] .is_wysiwyg = "true";
defparam \b2v_inst3|r_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N36
cyclonev_lcell_comb \b2v_inst3|r_out~2 (
// Equation(s):
// \b2v_inst3|r_out~2_combout  = ( \b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [2] & ( (\b2v_inst2|IMG~0_combout  & (!\SW[1]~input_o  & !\b2v_inst3|nri[6]~12_combout )) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [2] & ( 
// (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nri[6]~12_combout  & ((!\SW[1]~input_o ))) # (\b2v_inst3|nri[6]~12_combout  & (\b2v_inst3|nbi[0]~1_combout )))) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( !\b2v_inst3|gi [2] & ( (\b2v_inst3|nbi[0]~1_combout  & 
// (\b2v_inst2|IMG~0_combout  & \b2v_inst3|nri[6]~12_combout )) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~1_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\b2v_inst3|nri[6]~12_combout ),
	.datae(!\b2v_inst3|nri[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|r_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|r_out~2 .extended_lut = "off";
defparam \b2v_inst3|r_out~2 .lut_mask = 64'h0011000030113000;
defparam \b2v_inst3|r_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N37
dffeas \b2v_inst3|r_out[2] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|r_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|r_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|r_out[2] .is_wysiwyg = "true";
defparam \b2v_inst3|r_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N42
cyclonev_lcell_comb \b2v_inst3|r_out~3 (
// Equation(s):
// \b2v_inst3|r_out~3_combout  = ( \b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi[3]~DUPLICATE_q  & ( (!\b2v_inst3|nri[6]~12_combout  & (!\SW[1]~input_o  & \b2v_inst2|IMG~0_combout )) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi[3]~DUPLICATE_q 
//  & ( (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nri[6]~12_combout  & ((!\SW[1]~input_o ))) # (\b2v_inst3|nri[6]~12_combout  & (\b2v_inst3|nbi[0]~1_combout )))) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( !\b2v_inst3|gi[3]~DUPLICATE_q  & ( 
// (\b2v_inst3|nbi[0]~1_combout  & (\b2v_inst3|nri[6]~12_combout  & \b2v_inst2|IMG~0_combout )) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~1_combout ),
	.datab(!\b2v_inst3|nri[6]~12_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\b2v_inst2|IMG~0_combout ),
	.datae(!\b2v_inst3|nri[0]~13_combout ),
	.dataf(!\b2v_inst3|gi[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|r_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|r_out~3 .extended_lut = "off";
defparam \b2v_inst3|r_out~3 .lut_mask = 64'h0011000000D100C0;
defparam \b2v_inst3|r_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N44
dffeas \b2v_inst3|r_out[3] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|r_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|r_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|r_out[3] .is_wysiwyg = "true";
defparam \b2v_inst3|r_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N39
cyclonev_lcell_comb \b2v_inst3|r_out~4 (
// Equation(s):
// \b2v_inst3|r_out~4_combout  = ( \b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [4] & ( (\b2v_inst2|IMG~0_combout  & (!\b2v_inst3|nri[6]~12_combout  & !\SW[1]~input_o )) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [4] & ( 
// (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nri[6]~12_combout  & ((!\SW[1]~input_o ))) # (\b2v_inst3|nri[6]~12_combout  & (\b2v_inst3|nbi[0]~1_combout )))) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( !\b2v_inst3|gi [4] & ( (\b2v_inst3|nbi[0]~1_combout  & 
// (\b2v_inst2|IMG~0_combout  & \b2v_inst3|nri[6]~12_combout )) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~1_combout ),
	.datab(!\b2v_inst2|IMG~0_combout ),
	.datac(!\b2v_inst3|nri[6]~12_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\b2v_inst3|nri[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|r_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|r_out~4 .extended_lut = "off";
defparam \b2v_inst3|r_out~4 .lut_mask = 64'h0101000031013000;
defparam \b2v_inst3|r_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N41
dffeas \b2v_inst3|r_out[4] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|r_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|r_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|r_out[4] .is_wysiwyg = "true";
defparam \b2v_inst3|r_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N21
cyclonev_lcell_comb \b2v_inst3|r_out~5 (
// Equation(s):
// \b2v_inst3|r_out~5_combout  = ( \b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [5] & ( (!\b2v_inst3|nri[6]~12_combout  & (\b2v_inst2|IMG~0_combout  & !\SW[1]~input_o )) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [5] & ( 
// (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nri[6]~12_combout  & ((!\SW[1]~input_o ))) # (\b2v_inst3|nri[6]~12_combout  & (\b2v_inst3|nbi[0]~1_combout )))) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( !\b2v_inst3|gi [5] & ( (\b2v_inst3|nbi[0]~1_combout  & 
// (\b2v_inst3|nri[6]~12_combout  & \b2v_inst2|IMG~0_combout )) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~1_combout ),
	.datab(!\b2v_inst3|nri[6]~12_combout ),
	.datac(!\b2v_inst2|IMG~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\b2v_inst3|nri[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|r_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|r_out~5 .extended_lut = "off";
defparam \b2v_inst3|r_out~5 .lut_mask = 64'h010100000D010C00;
defparam \b2v_inst3|r_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N22
dffeas \b2v_inst3|r_out[5] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|r_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|r_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|r_out[5] .is_wysiwyg = "true";
defparam \b2v_inst3|r_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N45
cyclonev_lcell_comb \b2v_inst3|r_out~6 (
// Equation(s):
// \b2v_inst3|r_out~6_combout  = ( \b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [6] & ( (!\b2v_inst3|nri[6]~12_combout  & (\b2v_inst2|IMG~0_combout  & !\SW[1]~input_o )) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [6] & ( 
// (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nri[6]~12_combout  & ((!\SW[1]~input_o ))) # (\b2v_inst3|nri[6]~12_combout  & (\b2v_inst3|nbi[0]~1_combout )))) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( !\b2v_inst3|gi [6] & ( (\b2v_inst3|nbi[0]~1_combout  & 
// (\b2v_inst3|nri[6]~12_combout  & \b2v_inst2|IMG~0_combout )) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~1_combout ),
	.datab(!\b2v_inst3|nri[6]~12_combout ),
	.datac(!\b2v_inst2|IMG~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\b2v_inst3|nri[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|r_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|r_out~6 .extended_lut = "off";
defparam \b2v_inst3|r_out~6 .lut_mask = 64'h010100000D010C00;
defparam \b2v_inst3|r_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N46
dffeas \b2v_inst3|r_out[6] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|r_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|r_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|r_out[6] .is_wysiwyg = "true";
defparam \b2v_inst3|r_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N51
cyclonev_lcell_comb \b2v_inst3|r_out~7 (
// Equation(s):
// \b2v_inst3|r_out~7_combout  = ( \b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [7] & ( (!\b2v_inst3|nri[6]~12_combout  & (\b2v_inst2|IMG~0_combout  & !\SW[1]~input_o )) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( \b2v_inst3|gi [7] & ( 
// (\b2v_inst2|IMG~0_combout  & ((!\b2v_inst3|nri[6]~12_combout  & ((!\SW[1]~input_o ))) # (\b2v_inst3|nri[6]~12_combout  & (\b2v_inst3|nbi[0]~1_combout )))) ) ) ) # ( !\b2v_inst3|nri[0]~13_combout  & ( !\b2v_inst3|gi [7] & ( (\b2v_inst3|nbi[0]~1_combout  & 
// (\b2v_inst3|nri[6]~12_combout  & \b2v_inst2|IMG~0_combout )) ) ) )

	.dataa(!\b2v_inst3|nbi[0]~1_combout ),
	.datab(!\b2v_inst3|nri[6]~12_combout ),
	.datac(!\b2v_inst2|IMG~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\b2v_inst3|nri[0]~13_combout ),
	.dataf(!\b2v_inst3|gi [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst3|r_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst3|r_out~7 .extended_lut = "off";
defparam \b2v_inst3|r_out~7 .lut_mask = 64'h010100000D010C00;
defparam \b2v_inst3|r_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N53
dffeas \b2v_inst3|r_out[7] (
	.clk(\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\b2v_inst3|r_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst|u2|oRST_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst3|r_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst3|r_out[7] .is_wysiwyg = "true";
defparam \b2v_inst3|r_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \Ext_Clock~input (
	.i(Ext_Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ext_Clock~input_o ));
// synopsys translate_off
defparam \Ext_Clock~input .bus_hold = "false";
defparam \Ext_Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \Ext_Clock~inputCLKENA0 (
	.inclk(\Ext_Clock~input_o ),
	.ena(vcc),
	.outclk(\Ext_Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Ext_Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Ext_Clock~inputCLKENA0 .disable_mode = "low";
defparam \Ext_Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Ext_Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Ext_Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N30
cyclonev_lcell_comb \b2v_inst10|Add0~29 (
// Equation(s):
// \b2v_inst10|Add0~29_sumout  = SUM(( \b2v_inst10|count_pwm [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst10|Add0~30  = CARRY(( \b2v_inst10|count_pwm [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|count_pwm [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add0~29_sumout ),
	.cout(\b2v_inst10|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add0~29 .extended_lut = "off";
defparam \b2v_inst10|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \b2v_inst10|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N33
cyclonev_lcell_comb \b2v_inst10|Add0~25 (
// Equation(s):
// \b2v_inst10|Add0~25_sumout  = SUM(( \b2v_inst10|count_pwm [1] ) + ( GND ) + ( \b2v_inst10|Add0~30  ))
// \b2v_inst10|Add0~26  = CARRY(( \b2v_inst10|count_pwm [1] ) + ( GND ) + ( \b2v_inst10|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|count_pwm [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add0~25_sumout ),
	.cout(\b2v_inst10|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add0~25 .extended_lut = "off";
defparam \b2v_inst10|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst10|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N36
cyclonev_lcell_comb \b2v_inst10|Add0~21 (
// Equation(s):
// \b2v_inst10|Add0~21_sumout  = SUM(( \b2v_inst10|count_pwm [2] ) + ( GND ) + ( \b2v_inst10|Add0~26  ))
// \b2v_inst10|Add0~22  = CARRY(( \b2v_inst10|count_pwm [2] ) + ( GND ) + ( \b2v_inst10|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|count_pwm [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add0~21_sumout ),
	.cout(\b2v_inst10|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add0~21 .extended_lut = "off";
defparam \b2v_inst10|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst10|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N24
cyclonev_lcell_comb \b2v_inst10|pwm_number[1]~6 (
// Equation(s):
// \b2v_inst10|pwm_number[1]~6_combout  = ( \b2v_inst10|pwm_number [0] & ( !\b2v_inst10|pwm_number [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b2v_inst10|pwm_number [0]),
	.dataf(!\b2v_inst10|pwm_number [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|pwm_number[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|pwm_number[1]~6 .extended_lut = "off";
defparam \b2v_inst10|pwm_number[1]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \b2v_inst10|pwm_number[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N9
cyclonev_lcell_comb \b2v_inst10|pwm_number[1]~1 (
// Equation(s):
// \b2v_inst10|pwm_number[1]~1_combout  = ( \b2v_inst10|pwm_number [1] & ( \b2v_inst10|pwm_number[1]~6_combout  & ( (\b2v_inst|u2|oRST_1~q  & ((!\b2v_inst10|etat.pwm_low_s~q ) # ((\b2v_inst10|LessThan2~1_combout  & !\b2v_inst10|LessThan2~0_combout )))) ) ) ) 
// # ( !\b2v_inst10|pwm_number [1] & ( \b2v_inst10|pwm_number[1]~6_combout  & ( (\b2v_inst|u2|oRST_1~q  & (\b2v_inst10|etat.pwm_low_s~q  & ((!\b2v_inst10|LessThan2~1_combout ) # (\b2v_inst10|LessThan2~0_combout )))) ) ) ) # ( \b2v_inst10|pwm_number [1] & ( 
// !\b2v_inst10|pwm_number[1]~6_combout  & ( \b2v_inst|u2|oRST_1~q  ) ) )

	.dataa(!\b2v_inst10|LessThan2~1_combout ),
	.datab(!\b2v_inst|u2|oRST_1~q ),
	.datac(!\b2v_inst10|LessThan2~0_combout ),
	.datad(!\b2v_inst10|etat.pwm_low_s~q ),
	.datae(!\b2v_inst10|pwm_number [1]),
	.dataf(!\b2v_inst10|pwm_number[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|pwm_number[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|pwm_number[1]~1 .extended_lut = "off";
defparam \b2v_inst10|pwm_number[1]~1 .lut_mask = 64'h0000333300233310;
defparam \b2v_inst10|pwm_number[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N11
dffeas \b2v_inst10|pwm_number[1] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|pwm_number[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|pwm_number [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|pwm_number[1] .is_wysiwyg = "true";
defparam \b2v_inst10|pwm_number[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N9
cyclonev_lcell_comb \b2v_inst10|Selector10~0 (
// Equation(s):
// \b2v_inst10|Selector10~0_combout  = ( \b2v_inst10|pwm_number [2] & ( \b2v_inst10|LessThan2~0_combout  & ( !\b2v_inst10|pwm_number [3] ) ) ) # ( !\b2v_inst10|pwm_number [2] & ( \b2v_inst10|LessThan2~0_combout  & ( (!\b2v_inst10|pwm_number [3]) # 
// ((!\b2v_inst10|pwm_number [0] & !\b2v_inst10|pwm_number [1])) ) ) ) # ( \b2v_inst10|pwm_number [2] & ( !\b2v_inst10|LessThan2~0_combout  & ( (!\b2v_inst10|pwm_number [3] & !\b2v_inst10|LessThan2~1_combout ) ) ) ) # ( !\b2v_inst10|pwm_number [2] & ( 
// !\b2v_inst10|LessThan2~0_combout  & ( (!\b2v_inst10|LessThan2~1_combout  & ((!\b2v_inst10|pwm_number [3]) # ((!\b2v_inst10|pwm_number [0] & !\b2v_inst10|pwm_number [1])))) ) ) )

	.dataa(!\b2v_inst10|pwm_number [3]),
	.datab(!\b2v_inst10|pwm_number [0]),
	.datac(!\b2v_inst10|pwm_number [1]),
	.datad(!\b2v_inst10|LessThan2~1_combout ),
	.datae(!\b2v_inst10|pwm_number [2]),
	.dataf(!\b2v_inst10|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Selector10~0 .extended_lut = "off";
defparam \b2v_inst10|Selector10~0 .lut_mask = 64'hEA00AA00EAEAAAAA;
defparam \b2v_inst10|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N15
cyclonev_lcell_comb \b2v_inst10|LessThan0~0 (
// Equation(s):
// \b2v_inst10|LessThan0~0_combout  = ( \b2v_inst10|count_pwm [5] & ( !\SW[5]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst10|count_pwm [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|LessThan0~0 .extended_lut = "off";
defparam \b2v_inst10|LessThan0~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \b2v_inst10|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N0
cyclonev_lcell_comb \b2v_inst10|LessThan0~2 (
// Equation(s):
// \b2v_inst10|LessThan0~2_combout  = ( \b2v_inst10|count_pwm [2] & ( \b2v_inst10|count_pwm [0] & ( (!\SW[2]~input_o ) # ((!\SW[0]~input_o  & ((!\SW[1]~input_o ) # (\b2v_inst10|count_pwm [1]))) # (\SW[0]~input_o  & (!\SW[1]~input_o  & \b2v_inst10|count_pwm 
// [1]))) ) ) ) # ( !\b2v_inst10|count_pwm [2] & ( \b2v_inst10|count_pwm [0] & ( (!\SW[2]~input_o  & ((!\SW[0]~input_o  & ((!\SW[1]~input_o ) # (\b2v_inst10|count_pwm [1]))) # (\SW[0]~input_o  & (!\SW[1]~input_o  & \b2v_inst10|count_pwm [1])))) ) ) ) # ( 
// \b2v_inst10|count_pwm [2] & ( !\b2v_inst10|count_pwm [0] & ( (!\SW[2]~input_o ) # ((!\SW[1]~input_o  & \b2v_inst10|count_pwm [1])) ) ) ) # ( !\b2v_inst10|count_pwm [2] & ( !\b2v_inst10|count_pwm [0] & ( (!\SW[1]~input_o  & (\b2v_inst10|count_pwm [1] & 
// !\SW[2]~input_o )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\b2v_inst10|count_pwm [1]),
	.datad(!\SW[2]~input_o ),
	.datae(!\b2v_inst10|count_pwm [2]),
	.dataf(!\b2v_inst10|count_pwm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|LessThan0~2 .extended_lut = "off";
defparam \b2v_inst10|LessThan0~2 .lut_mask = 64'h0C00FF0C8E00FF8E;
defparam \b2v_inst10|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N24
cyclonev_lcell_comb \b2v_inst10|LessThan0~1 (
// Equation(s):
// \b2v_inst10|LessThan0~1_combout  = ( \b2v_inst10|count_pwm [5] & ( !\SW[5]~input_o  ) ) # ( !\b2v_inst10|count_pwm [5] & ( \SW[5]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst10|count_pwm [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|LessThan0~1 .extended_lut = "off";
defparam \b2v_inst10|LessThan0~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \b2v_inst10|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N18
cyclonev_lcell_comb \b2v_inst10|LessThan0~3 (
// Equation(s):
// \b2v_inst10|LessThan0~3_combout  = ( \b2v_inst10|LessThan0~2_combout  & ( !\b2v_inst10|LessThan0~1_combout  & ( (!\SW[4]~input_o  & (((!\SW[3]~input_o ) # (\b2v_inst10|count_pwm [4])) # (\b2v_inst10|count_pwm [3]))) # (\SW[4]~input_o  & 
// (\b2v_inst10|count_pwm [4] & ((!\SW[3]~input_o ) # (\b2v_inst10|count_pwm [3])))) ) ) ) # ( !\b2v_inst10|LessThan0~2_combout  & ( !\b2v_inst10|LessThan0~1_combout  & ( (!\SW[4]~input_o  & (((\b2v_inst10|count_pwm [3] & !\SW[3]~input_o )) # 
// (\b2v_inst10|count_pwm [4]))) # (\SW[4]~input_o  & (\b2v_inst10|count_pwm [3] & (!\SW[3]~input_o  & \b2v_inst10|count_pwm [4]))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\b2v_inst10|count_pwm [3]),
	.datac(!\SW[3]~input_o ),
	.datad(!\b2v_inst10|count_pwm [4]),
	.datae(!\b2v_inst10|LessThan0~2_combout ),
	.dataf(!\b2v_inst10|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|LessThan0~3 .extended_lut = "off";
defparam \b2v_inst10|LessThan0~3 .lut_mask = 64'h20BAA2FB00000000;
defparam \b2v_inst10|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N6
cyclonev_lcell_comb \b2v_inst10|LessThan0~4 (
// Equation(s):
// \b2v_inst10|LessThan0~4_combout  = ( \b2v_inst10|LessThan0~0_combout  & ( \b2v_inst10|LessThan0~3_combout  & ( (!\b2v_inst10|count_pwm [7] & (((!\b2v_inst10|count_pwm [6] & \SW[6]~input_o )) # (\SW[7]~input_o ))) # (\b2v_inst10|count_pwm [7] & 
// (!\b2v_inst10|count_pwm [6] & (\SW[6]~input_o  & \SW[7]~input_o ))) ) ) ) # ( !\b2v_inst10|LessThan0~0_combout  & ( \b2v_inst10|LessThan0~3_combout  & ( (!\b2v_inst10|count_pwm [7] & (((!\b2v_inst10|count_pwm [6] & \SW[6]~input_o )) # (\SW[7]~input_o ))) 
// # (\b2v_inst10|count_pwm [7] & (!\b2v_inst10|count_pwm [6] & (\SW[6]~input_o  & \SW[7]~input_o ))) ) ) ) # ( \b2v_inst10|LessThan0~0_combout  & ( !\b2v_inst10|LessThan0~3_combout  & ( (!\b2v_inst10|count_pwm [7] & (((!\b2v_inst10|count_pwm [6] & 
// \SW[6]~input_o )) # (\SW[7]~input_o ))) # (\b2v_inst10|count_pwm [7] & (!\b2v_inst10|count_pwm [6] & (\SW[6]~input_o  & \SW[7]~input_o ))) ) ) ) # ( !\b2v_inst10|LessThan0~0_combout  & ( !\b2v_inst10|LessThan0~3_combout  & ( (!\b2v_inst10|count_pwm [7] & 
// ((!\b2v_inst10|count_pwm [6]) # ((\SW[7]~input_o ) # (\SW[6]~input_o )))) # (\b2v_inst10|count_pwm [7] & (\SW[7]~input_o  & ((!\b2v_inst10|count_pwm [6]) # (\SW[6]~input_o )))) ) ) )

	.dataa(!\b2v_inst10|count_pwm [6]),
	.datab(!\SW[6]~input_o ),
	.datac(!\b2v_inst10|count_pwm [7]),
	.datad(!\SW[7]~input_o ),
	.datae(!\b2v_inst10|LessThan0~0_combout ),
	.dataf(!\b2v_inst10|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|LessThan0~4 .extended_lut = "off";
defparam \b2v_inst10|LessThan0~4 .lut_mask = 64'hB0FB20F220F220F2;
defparam \b2v_inst10|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N12
cyclonev_lcell_comb \b2v_inst10|etat~9 (
// Equation(s):
// \b2v_inst10|etat~9_combout  = ( !\b2v_inst10|pwm_number [3] & ( \b2v_inst10|etat.pwm_low_s~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|etat.pwm_low_s~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b2v_inst10|pwm_number [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|etat~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|etat~9 .extended_lut = "off";
defparam \b2v_inst10|etat~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \b2v_inst10|etat~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N30
cyclonev_lcell_comb \b2v_inst10|Add2~25 (
// Equation(s):
// \b2v_inst10|Add2~25_sumout  = SUM(( \b2v_inst10|cnt [0] ) + ( VCC ) + ( !VCC ))
// \b2v_inst10|Add2~26  = CARRY(( \b2v_inst10|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~25_sumout ),
	.cout(\b2v_inst10|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~25 .extended_lut = "off";
defparam \b2v_inst10|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \b2v_inst10|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N33
cyclonev_lcell_comb \b2v_inst10|Add2~21 (
// Equation(s):
// \b2v_inst10|Add2~21_sumout  = SUM(( \b2v_inst10|cnt [1] ) + ( GND ) + ( \b2v_inst10|Add2~26  ))
// \b2v_inst10|Add2~22  = CARRY(( \b2v_inst10|cnt [1] ) + ( GND ) + ( \b2v_inst10|Add2~26  ))

	.dataa(!\b2v_inst10|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~21_sumout ),
	.cout(\b2v_inst10|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~21 .extended_lut = "off";
defparam \b2v_inst10|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst10|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N36
cyclonev_lcell_comb \b2v_inst10|Add2~37 (
// Equation(s):
// \b2v_inst10|Add2~37_sumout  = SUM(( \b2v_inst10|cnt [2] ) + ( GND ) + ( \b2v_inst10|Add2~22  ))
// \b2v_inst10|Add2~38  = CARRY(( \b2v_inst10|cnt [2] ) + ( GND ) + ( \b2v_inst10|Add2~22  ))

	.dataa(!\b2v_inst10|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~37_sumout ),
	.cout(\b2v_inst10|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~37 .extended_lut = "off";
defparam \b2v_inst10|Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst10|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N38
dffeas \b2v_inst10|cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[2] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N39
cyclonev_lcell_comb \b2v_inst10|Add2~57 (
// Equation(s):
// \b2v_inst10|Add2~57_sumout  = SUM(( \b2v_inst10|cnt [3] ) + ( GND ) + ( \b2v_inst10|Add2~38  ))
// \b2v_inst10|Add2~58  = CARRY(( \b2v_inst10|cnt [3] ) + ( GND ) + ( \b2v_inst10|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~57_sumout ),
	.cout(\b2v_inst10|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~57 .extended_lut = "off";
defparam \b2v_inst10|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst10|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N40
dffeas \b2v_inst10|cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[3] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N42
cyclonev_lcell_comb \b2v_inst10|Add2~17 (
// Equation(s):
// \b2v_inst10|Add2~17_sumout  = SUM(( \b2v_inst10|cnt [4] ) + ( GND ) + ( \b2v_inst10|Add2~58  ))
// \b2v_inst10|Add2~18  = CARRY(( \b2v_inst10|cnt [4] ) + ( GND ) + ( \b2v_inst10|Add2~58  ))

	.dataa(gnd),
	.datab(!\b2v_inst10|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~17_sumout ),
	.cout(\b2v_inst10|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~17 .extended_lut = "off";
defparam \b2v_inst10|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst10|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N44
dffeas \b2v_inst10|cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[4] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N45
cyclonev_lcell_comb \b2v_inst10|Add2~13 (
// Equation(s):
// \b2v_inst10|Add2~13_sumout  = SUM(( \b2v_inst10|cnt [5] ) + ( GND ) + ( \b2v_inst10|Add2~18  ))
// \b2v_inst10|Add2~14  = CARRY(( \b2v_inst10|cnt [5] ) + ( GND ) + ( \b2v_inst10|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~13_sumout ),
	.cout(\b2v_inst10|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~13 .extended_lut = "off";
defparam \b2v_inst10|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst10|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N46
dffeas \b2v_inst10|cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[5] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N48
cyclonev_lcell_comb \b2v_inst10|Add2~53 (
// Equation(s):
// \b2v_inst10|Add2~53_sumout  = SUM(( \b2v_inst10|cnt [6] ) + ( GND ) + ( \b2v_inst10|Add2~14  ))
// \b2v_inst10|Add2~54  = CARRY(( \b2v_inst10|cnt [6] ) + ( GND ) + ( \b2v_inst10|Add2~14  ))

	.dataa(gnd),
	.datab(!\b2v_inst10|cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~53_sumout ),
	.cout(\b2v_inst10|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~53 .extended_lut = "off";
defparam \b2v_inst10|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst10|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N49
dffeas \b2v_inst10|cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[6] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N51
cyclonev_lcell_comb \b2v_inst10|Add2~49 (
// Equation(s):
// \b2v_inst10|Add2~49_sumout  = SUM(( \b2v_inst10|cnt [7] ) + ( GND ) + ( \b2v_inst10|Add2~54  ))
// \b2v_inst10|Add2~50  = CARRY(( \b2v_inst10|cnt [7] ) + ( GND ) + ( \b2v_inst10|Add2~54  ))

	.dataa(!\b2v_inst10|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~49_sumout ),
	.cout(\b2v_inst10|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~49 .extended_lut = "off";
defparam \b2v_inst10|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst10|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N53
dffeas \b2v_inst10|cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[7] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N54
cyclonev_lcell_comb \b2v_inst10|Add2~45 (
// Equation(s):
// \b2v_inst10|Add2~45_sumout  = SUM(( \b2v_inst10|cnt [8] ) + ( GND ) + ( \b2v_inst10|Add2~50  ))
// \b2v_inst10|Add2~46  = CARRY(( \b2v_inst10|cnt [8] ) + ( GND ) + ( \b2v_inst10|Add2~50  ))

	.dataa(!\b2v_inst10|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~45_sumout ),
	.cout(\b2v_inst10|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~45 .extended_lut = "off";
defparam \b2v_inst10|Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst10|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N56
dffeas \b2v_inst10|cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[8] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N57
cyclonev_lcell_comb \b2v_inst10|Add2~41 (
// Equation(s):
// \b2v_inst10|Add2~41_sumout  = SUM(( \b2v_inst10|cnt [9] ) + ( GND ) + ( \b2v_inst10|Add2~46  ))
// \b2v_inst10|Add2~42  = CARRY(( \b2v_inst10|cnt [9] ) + ( GND ) + ( \b2v_inst10|Add2~46  ))

	.dataa(gnd),
	.datab(!\b2v_inst10|cnt [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~41_sumout ),
	.cout(\b2v_inst10|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~41 .extended_lut = "off";
defparam \b2v_inst10|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst10|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N59
dffeas \b2v_inst10|cnt[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[9] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \b2v_inst10|Equal2~0 (
// Equation(s):
// \b2v_inst10|Equal2~0_combout  = ( \b2v_inst10|cnt [9] & ( \b2v_inst10|cnt [7] & ( (!\b2v_inst10|cnt [2] & (\b2v_inst10|cnt [3] & (!\b2v_inst10|cnt [8] & !\b2v_inst10|cnt [6]))) ) ) )

	.dataa(!\b2v_inst10|cnt [2]),
	.datab(!\b2v_inst10|cnt [3]),
	.datac(!\b2v_inst10|cnt [8]),
	.datad(!\b2v_inst10|cnt [6]),
	.datae(!\b2v_inst10|cnt [9]),
	.dataf(!\b2v_inst10|cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Equal2~0 .extended_lut = "off";
defparam \b2v_inst10|Equal2~0 .lut_mask = 64'h0000000000002000;
defparam \b2v_inst10|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N0
cyclonev_lcell_comb \b2v_inst10|Add2~1 (
// Equation(s):
// \b2v_inst10|Add2~1_sumout  = SUM(( \b2v_inst10|cnt [10] ) + ( GND ) + ( \b2v_inst10|Add2~42  ))
// \b2v_inst10|Add2~2  = CARRY(( \b2v_inst10|cnt [10] ) + ( GND ) + ( \b2v_inst10|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~1_sumout ),
	.cout(\b2v_inst10|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~1 .extended_lut = "off";
defparam \b2v_inst10|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst10|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N1
dffeas \b2v_inst10|cnt[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[10] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N3
cyclonev_lcell_comb \b2v_inst10|Add2~65 (
// Equation(s):
// \b2v_inst10|Add2~65_sumout  = SUM(( \b2v_inst10|cnt [11] ) + ( GND ) + ( \b2v_inst10|Add2~2  ))
// \b2v_inst10|Add2~66  = CARRY(( \b2v_inst10|cnt [11] ) + ( GND ) + ( \b2v_inst10|Add2~2  ))

	.dataa(!\b2v_inst10|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~65_sumout ),
	.cout(\b2v_inst10|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~65 .extended_lut = "off";
defparam \b2v_inst10|Add2~65 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst10|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N5
dffeas \b2v_inst10|cnt[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[11] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N6
cyclonev_lcell_comb \b2v_inst10|Add2~5 (
// Equation(s):
// \b2v_inst10|Add2~5_sumout  = SUM(( \b2v_inst10|cnt [12] ) + ( GND ) + ( \b2v_inst10|Add2~66  ))
// \b2v_inst10|Add2~6  = CARRY(( \b2v_inst10|cnt [12] ) + ( GND ) + ( \b2v_inst10|Add2~66  ))

	.dataa(gnd),
	.datab(!\b2v_inst10|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~5_sumout ),
	.cout(\b2v_inst10|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~5 .extended_lut = "off";
defparam \b2v_inst10|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst10|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N8
dffeas \b2v_inst10|cnt[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[12] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N9
cyclonev_lcell_comb \b2v_inst10|Add2~81 (
// Equation(s):
// \b2v_inst10|Add2~81_sumout  = SUM(( \b2v_inst10|cnt [13] ) + ( GND ) + ( \b2v_inst10|Add2~6  ))
// \b2v_inst10|Add2~82  = CARRY(( \b2v_inst10|cnt [13] ) + ( GND ) + ( \b2v_inst10|Add2~6  ))

	.dataa(!\b2v_inst10|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~81_sumout ),
	.cout(\b2v_inst10|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~81 .extended_lut = "off";
defparam \b2v_inst10|Add2~81 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst10|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N10
dffeas \b2v_inst10|cnt[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[13] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N12
cyclonev_lcell_comb \b2v_inst10|Add2~9 (
// Equation(s):
// \b2v_inst10|Add2~9_sumout  = SUM(( \b2v_inst10|cnt [14] ) + ( GND ) + ( \b2v_inst10|Add2~82  ))
// \b2v_inst10|Add2~10  = CARRY(( \b2v_inst10|cnt [14] ) + ( GND ) + ( \b2v_inst10|Add2~82  ))

	.dataa(gnd),
	.datab(!\b2v_inst10|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~9_sumout ),
	.cout(\b2v_inst10|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~9 .extended_lut = "off";
defparam \b2v_inst10|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst10|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N14
dffeas \b2v_inst10|cnt[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[14] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N15
cyclonev_lcell_comb \b2v_inst10|Add2~77 (
// Equation(s):
// \b2v_inst10|Add2~77_sumout  = SUM(( \b2v_inst10|cnt [15] ) + ( GND ) + ( \b2v_inst10|Add2~10  ))
// \b2v_inst10|Add2~78  = CARRY(( \b2v_inst10|cnt [15] ) + ( GND ) + ( \b2v_inst10|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~77_sumout ),
	.cout(\b2v_inst10|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~77 .extended_lut = "off";
defparam \b2v_inst10|Add2~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst10|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N16
dffeas \b2v_inst10|cnt[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[15] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N18
cyclonev_lcell_comb \b2v_inst10|Add2~73 (
// Equation(s):
// \b2v_inst10|Add2~73_sumout  = SUM(( \b2v_inst10|cnt[16]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst10|Add2~78  ))
// \b2v_inst10|Add2~74  = CARRY(( \b2v_inst10|cnt[16]~DUPLICATE_q  ) + ( GND ) + ( \b2v_inst10|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|cnt[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~73_sumout ),
	.cout(\b2v_inst10|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~73 .extended_lut = "off";
defparam \b2v_inst10|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst10|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N19
dffeas \b2v_inst10|cnt[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[16]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N21
cyclonev_lcell_comb \b2v_inst10|Add2~33 (
// Equation(s):
// \b2v_inst10|Add2~33_sumout  = SUM(( \b2v_inst10|cnt [17] ) + ( GND ) + ( \b2v_inst10|Add2~74  ))
// \b2v_inst10|Add2~34  = CARRY(( \b2v_inst10|cnt [17] ) + ( GND ) + ( \b2v_inst10|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|cnt [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~33_sumout ),
	.cout(\b2v_inst10|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~33 .extended_lut = "off";
defparam \b2v_inst10|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b2v_inst10|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N22
dffeas \b2v_inst10|cnt[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[17] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N24
cyclonev_lcell_comb \b2v_inst10|Add2~29 (
// Equation(s):
// \b2v_inst10|Add2~29_sumout  = SUM(( \b2v_inst10|cnt [18] ) + ( GND ) + ( \b2v_inst10|Add2~34  ))
// \b2v_inst10|Add2~30  = CARRY(( \b2v_inst10|cnt [18] ) + ( GND ) + ( \b2v_inst10|Add2~34  ))

	.dataa(gnd),
	.datab(!\b2v_inst10|cnt [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~29_sumout ),
	.cout(\b2v_inst10|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~29 .extended_lut = "off";
defparam \b2v_inst10|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst10|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N25
dffeas \b2v_inst10|cnt[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[18] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N27
cyclonev_lcell_comb \b2v_inst10|Add2~61 (
// Equation(s):
// \b2v_inst10|Add2~61_sumout  = SUM(( \b2v_inst10|cnt [19] ) + ( GND ) + ( \b2v_inst10|Add2~30  ))
// \b2v_inst10|Add2~62  = CARRY(( \b2v_inst10|cnt [19] ) + ( GND ) + ( \b2v_inst10|Add2~30  ))

	.dataa(!\b2v_inst10|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~61_sumout ),
	.cout(\b2v_inst10|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~61 .extended_lut = "off";
defparam \b2v_inst10|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \b2v_inst10|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N29
dffeas \b2v_inst10|cnt[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[19] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N30
cyclonev_lcell_comb \b2v_inst10|Add2~69 (
// Equation(s):
// \b2v_inst10|Add2~69_sumout  = SUM(( \b2v_inst10|cnt [20] ) + ( GND ) + ( \b2v_inst10|Add2~62  ))

	.dataa(gnd),
	.datab(!\b2v_inst10|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add2~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add2~69 .extended_lut = "off";
defparam \b2v_inst10|Add2~69 .lut_mask = 64'h0000FFFF00003333;
defparam \b2v_inst10|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N32
dffeas \b2v_inst10|cnt[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[20] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N20
dffeas \b2v_inst10|cnt[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[16] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N36
cyclonev_lcell_comb \b2v_inst10|Equal2~1 (
// Equation(s):
// \b2v_inst10|Equal2~1_combout  = ( \b2v_inst10|cnt [13] & ( \b2v_inst10|cnt [16] & ( (!\b2v_inst10|cnt [19] & (\b2v_inst10|cnt [20] & (\b2v_inst10|cnt [11] & !\b2v_inst10|cnt [15]))) ) ) )

	.dataa(!\b2v_inst10|cnt [19]),
	.datab(!\b2v_inst10|cnt [20]),
	.datac(!\b2v_inst10|cnt [11]),
	.datad(!\b2v_inst10|cnt [15]),
	.datae(!\b2v_inst10|cnt [13]),
	.dataf(!\b2v_inst10|cnt [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Equal2~1 .extended_lut = "off";
defparam \b2v_inst10|Equal2~1 .lut_mask = 64'h0000000000000200;
defparam \b2v_inst10|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N51
cyclonev_lcell_comb \b2v_inst10|Equal2~3 (
// Equation(s):
// \b2v_inst10|Equal2~3_combout  = ( !\b2v_inst10|cnt [12] & ( !\b2v_inst10|cnt [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|cnt [10]),
	.datae(gnd),
	.dataf(!\b2v_inst10|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Equal2~3 .extended_lut = "off";
defparam \b2v_inst10|Equal2~3 .lut_mask = 64'hFF00FF0000000000;
defparam \b2v_inst10|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N42
cyclonev_lcell_comb \b2v_inst10|cnt[2]~0 (
// Equation(s):
// \b2v_inst10|cnt[2]~0_combout  = ( \b2v_inst10|Equal1~0_combout  & ( \b2v_inst|u2|oRST_1~q  & ( (\b2v_inst10|Equal2~0_combout  & (!\b2v_inst10|cnt [14] & (\b2v_inst10|Equal2~1_combout  & \b2v_inst10|Equal2~3_combout ))) ) ) ) # ( 
// \b2v_inst10|Equal1~0_combout  & ( !\b2v_inst|u2|oRST_1~q  ) ) # ( !\b2v_inst10|Equal1~0_combout  & ( !\b2v_inst|u2|oRST_1~q  ) )

	.dataa(!\b2v_inst10|Equal2~0_combout ),
	.datab(!\b2v_inst10|cnt [14]),
	.datac(!\b2v_inst10|Equal2~1_combout ),
	.datad(!\b2v_inst10|Equal2~3_combout ),
	.datae(!\b2v_inst10|Equal1~0_combout ),
	.dataf(!\b2v_inst|u2|oRST_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|cnt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|cnt[2]~0 .extended_lut = "off";
defparam \b2v_inst10|cnt[2]~0 .lut_mask = 64'hFFFFFFFF00000004;
defparam \b2v_inst10|cnt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N31
dffeas \b2v_inst10|cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[0] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y15_N35
dffeas \b2v_inst10|cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[1] .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N26
dffeas \b2v_inst10|cnt[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|cnt[2]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|cnt[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|cnt[18]~DUPLICATE .is_wysiwyg = "true";
defparam \b2v_inst10|cnt[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \b2v_inst10|Equal1~0 (
// Equation(s):
// \b2v_inst10|Equal1~0_combout  = ( !\b2v_inst10|cnt [5] & ( !\b2v_inst10|cnt [0] & ( (!\b2v_inst10|cnt [1] & (!\b2v_inst10|cnt [4] & (!\b2v_inst10|cnt [17] & !\b2v_inst10|cnt[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\b2v_inst10|cnt [1]),
	.datab(!\b2v_inst10|cnt [4]),
	.datac(!\b2v_inst10|cnt [17]),
	.datad(!\b2v_inst10|cnt[18]~DUPLICATE_q ),
	.datae(!\b2v_inst10|cnt [5]),
	.dataf(!\b2v_inst10|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Equal1~0 .extended_lut = "off";
defparam \b2v_inst10|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \b2v_inst10|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N54
cyclonev_lcell_comb \b2v_inst10|Equal1~2 (
// Equation(s):
// \b2v_inst10|Equal1~2_combout  = (!\b2v_inst10|cnt [11] & (!\b2v_inst10|cnt [20] & (\b2v_inst10|cnt [19] & !\b2v_inst10|cnt[16]~DUPLICATE_q )))

	.dataa(!\b2v_inst10|cnt [11]),
	.datab(!\b2v_inst10|cnt [20]),
	.datac(!\b2v_inst10|cnt [19]),
	.datad(!\b2v_inst10|cnt[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Equal1~2 .extended_lut = "off";
defparam \b2v_inst10|Equal1~2 .lut_mask = 64'h0800080008000800;
defparam \b2v_inst10|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N15
cyclonev_lcell_comb \b2v_inst10|Equal1~1 (
// Equation(s):
// \b2v_inst10|Equal1~1_combout  = ( \b2v_inst10|cnt [2] & ( !\b2v_inst10|cnt [7] & ( (\b2v_inst10|cnt [8] & (!\b2v_inst10|cnt [9] & \b2v_inst10|cnt [6])) ) ) )

	.dataa(!\b2v_inst10|cnt [8]),
	.datab(!\b2v_inst10|cnt [9]),
	.datac(!\b2v_inst10|cnt [6]),
	.datad(gnd),
	.datae(!\b2v_inst10|cnt [2]),
	.dataf(!\b2v_inst10|cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Equal1~1 .extended_lut = "off";
defparam \b2v_inst10|Equal1~1 .lut_mask = 64'h0000040400000000;
defparam \b2v_inst10|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N48
cyclonev_lcell_comb \b2v_inst10|Equal1~3 (
// Equation(s):
// \b2v_inst10|Equal1~3_combout  = ( \b2v_inst10|Equal1~1_combout  & ( (!\b2v_inst10|cnt [13] & (\b2v_inst10|cnt [15] & (!\b2v_inst10|cnt [3] & \b2v_inst10|Equal1~2_combout ))) ) )

	.dataa(!\b2v_inst10|cnt [13]),
	.datab(!\b2v_inst10|cnt [15]),
	.datac(!\b2v_inst10|cnt [3]),
	.datad(!\b2v_inst10|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst10|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Equal1~3 .extended_lut = "off";
defparam \b2v_inst10|Equal1~3 .lut_mask = 64'h0000000000200020;
defparam \b2v_inst10|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N57
cyclonev_lcell_comb \b2v_inst10|Equal2~2 (
// Equation(s):
// \b2v_inst10|Equal2~2_combout  = (\b2v_inst10|Equal2~1_combout  & \b2v_inst10|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|Equal2~1_combout ),
	.datad(!\b2v_inst10|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Equal2~2 .extended_lut = "off";
defparam \b2v_inst10|Equal2~2 .lut_mask = 64'h000F000F000F000F;
defparam \b2v_inst10|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N36
cyclonev_lcell_comb \b2v_inst10|next_new_trame_int~0 (
// Equation(s):
// \b2v_inst10|next_new_trame_int~0_combout  = ( !\b2v_inst10|cnt [12] & ( (\b2v_inst10|new_trame_int~q  & ((!\b2v_inst10|Equal1~0_combout ) # ((!\b2v_inst10|Equal2~2_combout ) # ((\b2v_inst10|cnt [14]) # (\b2v_inst10|cnt [10]))))) ) ) # ( \b2v_inst10|cnt 
// [12] & ( ((\b2v_inst10|Equal1~0_combout  & (\b2v_inst10|Equal1~3_combout  & (\b2v_inst10|cnt [10] & !\b2v_inst10|cnt [14])))) # (\b2v_inst10|new_trame_int~q ) ) )

	.dataa(!\b2v_inst10|Equal1~0_combout ),
	.datab(!\b2v_inst10|new_trame_int~q ),
	.datac(!\b2v_inst10|Equal1~3_combout ),
	.datad(!\b2v_inst10|cnt [10]),
	.datae(!\b2v_inst10|cnt [12]),
	.dataf(!\b2v_inst10|cnt [14]),
	.datag(!\b2v_inst10|Equal2~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|next_new_trame_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|next_new_trame_int~0 .extended_lut = "on";
defparam \b2v_inst10|next_new_trame_int~0 .lut_mask = 64'h3233333733333333;
defparam \b2v_inst10|next_new_trame_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N7
dffeas \b2v_inst10|new_trame_int (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b2v_inst10|next_new_trame_int~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|new_trame_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|new_trame_int .is_wysiwyg = "true";
defparam \b2v_inst10|new_trame_int .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N54
cyclonev_lcell_comb \b2v_inst10|etat~8 (
// Equation(s):
// \b2v_inst10|etat~8_combout  = ( \b2v_inst10|LessThan2~0_combout  & ( \b2v_inst10|new_trame_int~q  & ( (\b2v_inst|u2|oRST_1~q  & (!\b2v_inst10|etat~9_combout  & !\b2v_inst10|etat.new_t1~q )) ) ) ) # ( !\b2v_inst10|LessThan2~0_combout  & ( 
// \b2v_inst10|new_trame_int~q  & ( (\b2v_inst|u2|oRST_1~q  & (!\b2v_inst10|etat.new_t1~q  & ((!\b2v_inst10|etat~9_combout ) # (\b2v_inst10|LessThan2~1_combout )))) ) ) ) # ( \b2v_inst10|LessThan2~0_combout  & ( !\b2v_inst10|new_trame_int~q  & ( 
// (\b2v_inst|u2|oRST_1~q  & !\b2v_inst10|etat~9_combout ) ) ) ) # ( !\b2v_inst10|LessThan2~0_combout  & ( !\b2v_inst10|new_trame_int~q  & ( (\b2v_inst|u2|oRST_1~q  & ((!\b2v_inst10|etat~9_combout ) # (\b2v_inst10|LessThan2~1_combout ))) ) ) )

	.dataa(!\b2v_inst|u2|oRST_1~q ),
	.datab(!\b2v_inst10|etat~9_combout ),
	.datac(!\b2v_inst10|etat.new_t1~q ),
	.datad(!\b2v_inst10|LessThan2~1_combout ),
	.datae(!\b2v_inst10|LessThan2~0_combout ),
	.dataf(!\b2v_inst10|new_trame_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|etat~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|etat~8 .extended_lut = "off";
defparam \b2v_inst10|etat~8 .lut_mask = 64'h4455444440504040;
defparam \b2v_inst10|etat~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N56
dffeas \b2v_inst10|etat.pwm_init_high_s (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|etat~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|etat.pwm_init_high_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|etat.pwm_init_high_s .is_wysiwyg = "true";
defparam \b2v_inst10|etat.pwm_init_high_s .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N42
cyclonev_lcell_comb \b2v_inst10|Selector9~0 (
// Equation(s):
// \b2v_inst10|Selector9~0_combout  = (!\b2v_inst10|etat.pwm_init_high_s~q ) # ((\b2v_inst10|LessThan0~4_combout  & \b2v_inst10|etat.pwm_high_s~q ))

	.dataa(!\b2v_inst10|LessThan0~4_combout ),
	.datab(gnd),
	.datac(!\b2v_inst10|etat.pwm_init_high_s~q ),
	.datad(!\b2v_inst10|etat.pwm_high_s~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Selector9~0 .extended_lut = "off";
defparam \b2v_inst10|Selector9~0 .lut_mask = 64'hF0F5F0F5F0F5F0F5;
defparam \b2v_inst10|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N44
dffeas \b2v_inst10|etat.pwm_high_s (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|etat.pwm_high_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|etat.pwm_high_s .is_wysiwyg = "true";
defparam \b2v_inst10|etat.pwm_high_s .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N27
cyclonev_lcell_comb \b2v_inst10|Selector10~1 (
// Equation(s):
// \b2v_inst10|Selector10~1_combout  = ( \b2v_inst10|LessThan0~4_combout  & ( (!\b2v_inst10|Selector10~0_combout  & \b2v_inst10|etat.pwm_low_s~q ) ) ) # ( !\b2v_inst10|LessThan0~4_combout  & ( ((!\b2v_inst10|Selector10~0_combout  & 
// \b2v_inst10|etat.pwm_low_s~q )) # (\b2v_inst10|etat.pwm_high_s~q ) ) )

	.dataa(gnd),
	.datab(!\b2v_inst10|Selector10~0_combout ),
	.datac(!\b2v_inst10|etat.pwm_high_s~q ),
	.datad(!\b2v_inst10|etat.pwm_low_s~q ),
	.datae(gnd),
	.dataf(!\b2v_inst10|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Selector10~1 .extended_lut = "off";
defparam \b2v_inst10|Selector10~1 .lut_mask = 64'h0FCF0FCF00CC00CC;
defparam \b2v_inst10|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N29
dffeas \b2v_inst10|etat.pwm_low_s (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|etat.pwm_low_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|etat.pwm_low_s .is_wysiwyg = "true";
defparam \b2v_inst10|etat.pwm_low_s .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N45
cyclonev_lcell_comb \b2v_inst10|count_pwm[1]~1 (
// Equation(s):
// \b2v_inst10|count_pwm[1]~1_combout  = ( !\b2v_inst10|etat.new_t1~q  & ( !\b2v_inst10|etat.new_t0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|etat.new_t0~q ),
	.datae(gnd),
	.dataf(!\b2v_inst10|etat.new_t1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|count_pwm[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|count_pwm[1]~1 .extended_lut = "off";
defparam \b2v_inst10|count_pwm[1]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \b2v_inst10|count_pwm[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N54
cyclonev_lcell_comb \b2v_inst10|count_pwm[1]~2 (
// Equation(s):
// \b2v_inst10|count_pwm[1]~2_combout  = ( \b2v_inst10|LessThan2~1_combout  & ( \b2v_inst10|Pwm~0_combout  & ( (\b2v_inst|u2|oRST_1~q  & (\b2v_inst10|count_pwm[1]~1_combout  & ((!\b2v_inst10|etat.pwm_low_s~q ) # (!\b2v_inst10|LessThan2~0_combout )))) ) ) ) # 
// ( !\b2v_inst10|LessThan2~1_combout  & ( \b2v_inst10|Pwm~0_combout  & ( (!\b2v_inst10|etat.pwm_low_s~q  & (\b2v_inst|u2|oRST_1~q  & \b2v_inst10|count_pwm[1]~1_combout )) ) ) ) # ( \b2v_inst10|LessThan2~1_combout  & ( !\b2v_inst10|Pwm~0_combout  & ( 
// (\b2v_inst|u2|oRST_1~q  & \b2v_inst10|count_pwm[1]~1_combout ) ) ) ) # ( !\b2v_inst10|LessThan2~1_combout  & ( !\b2v_inst10|Pwm~0_combout  & ( (\b2v_inst|u2|oRST_1~q  & \b2v_inst10|count_pwm[1]~1_combout ) ) ) )

	.dataa(!\b2v_inst10|etat.pwm_low_s~q ),
	.datab(!\b2v_inst|u2|oRST_1~q ),
	.datac(!\b2v_inst10|count_pwm[1]~1_combout ),
	.datad(!\b2v_inst10|LessThan2~0_combout ),
	.datae(!\b2v_inst10|LessThan2~1_combout ),
	.dataf(!\b2v_inst10|Pwm~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|count_pwm[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|count_pwm[1]~2 .extended_lut = "off";
defparam \b2v_inst10|count_pwm[1]~2 .lut_mask = 64'h0303030302020302;
defparam \b2v_inst10|count_pwm[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N38
dffeas \b2v_inst10|count_pwm[2] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|count_pwm[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst10|count_pwm[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|count_pwm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|count_pwm[2] .is_wysiwyg = "true";
defparam \b2v_inst10|count_pwm[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N39
cyclonev_lcell_comb \b2v_inst10|Add0~17 (
// Equation(s):
// \b2v_inst10|Add0~17_sumout  = SUM(( \b2v_inst10|count_pwm [3] ) + ( GND ) + ( \b2v_inst10|Add0~22  ))
// \b2v_inst10|Add0~18  = CARRY(( \b2v_inst10|count_pwm [3] ) + ( GND ) + ( \b2v_inst10|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|count_pwm [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add0~17_sumout ),
	.cout(\b2v_inst10|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add0~17 .extended_lut = "off";
defparam \b2v_inst10|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst10|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N41
dffeas \b2v_inst10|count_pwm[3] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|count_pwm[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst10|count_pwm[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|count_pwm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|count_pwm[3] .is_wysiwyg = "true";
defparam \b2v_inst10|count_pwm[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N42
cyclonev_lcell_comb \b2v_inst10|Add0~13 (
// Equation(s):
// \b2v_inst10|Add0~13_sumout  = SUM(( \b2v_inst10|count_pwm [4] ) + ( GND ) + ( \b2v_inst10|Add0~18  ))
// \b2v_inst10|Add0~14  = CARRY(( \b2v_inst10|count_pwm [4] ) + ( GND ) + ( \b2v_inst10|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|count_pwm [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add0~13_sumout ),
	.cout(\b2v_inst10|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add0~13 .extended_lut = "off";
defparam \b2v_inst10|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst10|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N44
dffeas \b2v_inst10|count_pwm[4] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|count_pwm[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst10|count_pwm[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|count_pwm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|count_pwm[4] .is_wysiwyg = "true";
defparam \b2v_inst10|count_pwm[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N45
cyclonev_lcell_comb \b2v_inst10|Add0~9 (
// Equation(s):
// \b2v_inst10|Add0~9_sumout  = SUM(( \b2v_inst10|count_pwm [5] ) + ( GND ) + ( \b2v_inst10|Add0~14  ))
// \b2v_inst10|Add0~10  = CARRY(( \b2v_inst10|count_pwm [5] ) + ( GND ) + ( \b2v_inst10|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|count_pwm [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add0~9_sumout ),
	.cout(\b2v_inst10|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add0~9 .extended_lut = "off";
defparam \b2v_inst10|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst10|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N47
dffeas \b2v_inst10|count_pwm[5] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|count_pwm[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst10|count_pwm[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|count_pwm [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|count_pwm[5] .is_wysiwyg = "true";
defparam \b2v_inst10|count_pwm[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N48
cyclonev_lcell_comb \b2v_inst10|Add0~5 (
// Equation(s):
// \b2v_inst10|Add0~5_sumout  = SUM(( \b2v_inst10|count_pwm [6] ) + ( GND ) + ( \b2v_inst10|Add0~10  ))
// \b2v_inst10|Add0~6  = CARRY(( \b2v_inst10|count_pwm [6] ) + ( GND ) + ( \b2v_inst10|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|count_pwm [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add0~5_sumout ),
	.cout(\b2v_inst10|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add0~5 .extended_lut = "off";
defparam \b2v_inst10|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst10|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N50
dffeas \b2v_inst10|count_pwm[6] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|count_pwm[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst10|count_pwm[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|count_pwm [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|count_pwm[6] .is_wysiwyg = "true";
defparam \b2v_inst10|count_pwm[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N51
cyclonev_lcell_comb \b2v_inst10|Add0~1 (
// Equation(s):
// \b2v_inst10|Add0~1_sumout  = SUM(( \b2v_inst10|count_pwm [7] ) + ( GND ) + ( \b2v_inst10|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|count_pwm [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b2v_inst10|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b2v_inst10|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Add0~1 .extended_lut = "off";
defparam \b2v_inst10|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \b2v_inst10|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N53
dffeas \b2v_inst10|count_pwm[7] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|count_pwm[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst10|count_pwm[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|count_pwm [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|count_pwm[7] .is_wysiwyg = "true";
defparam \b2v_inst10|count_pwm[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N27
cyclonev_lcell_comb \b2v_inst10|LessThan2~1 (
// Equation(s):
// \b2v_inst10|LessThan2~1_combout  = ( !\b2v_inst10|count_pwm [6] & ( (!\b2v_inst10|count_pwm [7] & (!\b2v_inst10|count_pwm [4] & (!\b2v_inst10|count_pwm [3] & !\b2v_inst10|count_pwm [5]))) ) )

	.dataa(!\b2v_inst10|count_pwm [7]),
	.datab(!\b2v_inst10|count_pwm [4]),
	.datac(!\b2v_inst10|count_pwm [3]),
	.datad(!\b2v_inst10|count_pwm [5]),
	.datae(gnd),
	.dataf(!\b2v_inst10|count_pwm [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|LessThan2~1 .extended_lut = "off";
defparam \b2v_inst10|LessThan2~1 .lut_mask = 64'h8000800000000000;
defparam \b2v_inst10|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N24
cyclonev_lcell_comb \b2v_inst10|pwm_number[2]~4 (
// Equation(s):
// \b2v_inst10|pwm_number[2]~4_combout  = ( \b2v_inst10|pwm_number [0] & ( (!\b2v_inst10|pwm_number [3] & \b2v_inst10|pwm_number [1]) ) )

	.dataa(!\b2v_inst10|pwm_number [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b2v_inst10|pwm_number [1]),
	.datae(gnd),
	.dataf(!\b2v_inst10|pwm_number [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|pwm_number[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|pwm_number[2]~4 .extended_lut = "off";
defparam \b2v_inst10|pwm_number[2]~4 .lut_mask = 64'h0000000000AA00AA;
defparam \b2v_inst10|pwm_number[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \b2v_inst10|pwm_number[2]~0 (
// Equation(s):
// \b2v_inst10|pwm_number[2]~0_combout  = ( \b2v_inst10|pwm_number [2] & ( \b2v_inst10|pwm_number[2]~4_combout  & ( (\b2v_inst|u2|oRST_1~q  & ((!\b2v_inst10|etat.pwm_low_s~q ) # ((\b2v_inst10|LessThan2~1_combout  & !\b2v_inst10|LessThan2~0_combout )))) ) ) ) 
// # ( !\b2v_inst10|pwm_number [2] & ( \b2v_inst10|pwm_number[2]~4_combout  & ( (\b2v_inst|u2|oRST_1~q  & (\b2v_inst10|etat.pwm_low_s~q  & ((!\b2v_inst10|LessThan2~1_combout ) # (\b2v_inst10|LessThan2~0_combout )))) ) ) ) # ( \b2v_inst10|pwm_number [2] & ( 
// !\b2v_inst10|pwm_number[2]~4_combout  & ( \b2v_inst|u2|oRST_1~q  ) ) )

	.dataa(!\b2v_inst10|LessThan2~1_combout ),
	.datab(!\b2v_inst|u2|oRST_1~q ),
	.datac(!\b2v_inst10|etat.pwm_low_s~q ),
	.datad(!\b2v_inst10|LessThan2~0_combout ),
	.datae(!\b2v_inst10|pwm_number [2]),
	.dataf(!\b2v_inst10|pwm_number[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|pwm_number[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|pwm_number[2]~0 .extended_lut = "off";
defparam \b2v_inst10|pwm_number[2]~0 .lut_mask = 64'h0000333302033130;
defparam \b2v_inst10|pwm_number[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N8
dffeas \b2v_inst10|pwm_number[2] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|pwm_number[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|pwm_number [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|pwm_number[2] .is_wysiwyg = "true";
defparam \b2v_inst10|pwm_number[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N30
cyclonev_lcell_comb \b2v_inst10|pwm_number[3]~5 (
// Equation(s):
// \b2v_inst10|pwm_number[3]~5_combout  = ( \b2v_inst10|pwm_number [0] & ( ((\b2v_inst10|pwm_number [2] & \b2v_inst10|pwm_number [1])) # (\b2v_inst10|pwm_number [3]) ) ) # ( !\b2v_inst10|pwm_number [0] & ( (\b2v_inst10|pwm_number [3] & 
// ((\b2v_inst10|pwm_number [1]) # (\b2v_inst10|pwm_number [2]))) ) )

	.dataa(!\b2v_inst10|pwm_number [3]),
	.datab(gnd),
	.datac(!\b2v_inst10|pwm_number [2]),
	.datad(!\b2v_inst10|pwm_number [1]),
	.datae(gnd),
	.dataf(!\b2v_inst10|pwm_number [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|pwm_number[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|pwm_number[3]~5 .extended_lut = "off";
defparam \b2v_inst10|pwm_number[3]~5 .lut_mask = 64'h05550555555F555F;
defparam \b2v_inst10|pwm_number[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N33
cyclonev_lcell_comb \b2v_inst10|pwm_number[3]~3 (
// Equation(s):
// \b2v_inst10|pwm_number[3]~3_combout  = ( \b2v_inst10|LessThan2~1_combout  & ( (!\b2v_inst10|LessThan2~0_combout  & (\b2v_inst10|pwm_number [3])) # (\b2v_inst10|LessThan2~0_combout  & ((!\b2v_inst10|etat.pwm_low_s~q  & (\b2v_inst10|pwm_number [3])) # 
// (\b2v_inst10|etat.pwm_low_s~q  & ((\b2v_inst10|pwm_number[3]~5_combout ))))) ) ) # ( !\b2v_inst10|LessThan2~1_combout  & ( (!\b2v_inst10|etat.pwm_low_s~q  & (\b2v_inst10|pwm_number [3])) # (\b2v_inst10|etat.pwm_low_s~q  & 
// ((\b2v_inst10|pwm_number[3]~5_combout ))) ) )

	.dataa(!\b2v_inst10|pwm_number [3]),
	.datab(!\b2v_inst10|LessThan2~0_combout ),
	.datac(!\b2v_inst10|pwm_number[3]~5_combout ),
	.datad(!\b2v_inst10|etat.pwm_low_s~q ),
	.datae(gnd),
	.dataf(!\b2v_inst10|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|pwm_number[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|pwm_number[3]~3 .extended_lut = "off";
defparam \b2v_inst10|pwm_number[3]~3 .lut_mask = 64'h550F550F55475547;
defparam \b2v_inst10|pwm_number[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N35
dffeas \b2v_inst10|pwm_number[3] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|pwm_number[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|pwm_number [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|pwm_number[3] .is_wysiwyg = "true";
defparam \b2v_inst10|pwm_number[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N15
cyclonev_lcell_comb \b2v_inst10|count_pwm[6]~0 (
// Equation(s):
// \b2v_inst10|count_pwm[6]~0_combout  = ( \b2v_inst10|LessThan2~0_combout  & ( (!\b2v_inst10|etat.pwm_init_high_s~q ) # ((!\b2v_inst10|pwm_number [3] & \b2v_inst10|etat.pwm_low_s~q )) ) ) # ( !\b2v_inst10|LessThan2~0_combout  & ( 
// (!\b2v_inst10|etat.pwm_init_high_s~q ) # ((!\b2v_inst10|pwm_number [3] & (\b2v_inst10|etat.pwm_low_s~q  & !\b2v_inst10|LessThan2~1_combout ))) ) )

	.dataa(!\b2v_inst10|pwm_number [3]),
	.datab(!\b2v_inst10|etat.pwm_low_s~q ),
	.datac(!\b2v_inst10|etat.pwm_init_high_s~q ),
	.datad(!\b2v_inst10|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\b2v_inst10|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|count_pwm[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|count_pwm[6]~0 .extended_lut = "off";
defparam \b2v_inst10|count_pwm[6]~0 .lut_mask = 64'hF2F0F2F0F2F2F2F2;
defparam \b2v_inst10|count_pwm[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N32
dffeas \b2v_inst10|count_pwm[0] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|count_pwm[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst10|count_pwm[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|count_pwm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|count_pwm[0] .is_wysiwyg = "true";
defparam \b2v_inst10|count_pwm[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N35
dffeas \b2v_inst10|count_pwm[1] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b2v_inst10|count_pwm[6]~0_combout ),
	.sload(gnd),
	.ena(\b2v_inst10|count_pwm[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|count_pwm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|count_pwm[1] .is_wysiwyg = "true";
defparam \b2v_inst10|count_pwm[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N12
cyclonev_lcell_comb \b2v_inst10|LessThan2~0 (
// Equation(s):
// \b2v_inst10|LessThan2~0_combout  = ( \b2v_inst10|count_pwm [0] & ( \b2v_inst10|count_pwm [2] ) ) # ( !\b2v_inst10|count_pwm [0] & ( (\b2v_inst10|count_pwm [1] & \b2v_inst10|count_pwm [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|count_pwm [1]),
	.datad(!\b2v_inst10|count_pwm [2]),
	.datae(gnd),
	.dataf(!\b2v_inst10|count_pwm [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|LessThan2~0 .extended_lut = "off";
defparam \b2v_inst10|LessThan2~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \b2v_inst10|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N18
cyclonev_lcell_comb \b2v_inst10|pwm_number[0]~2 (
// Equation(s):
// \b2v_inst10|pwm_number[0]~2_combout  = ( \b2v_inst10|pwm_number [0] & ( \b2v_inst10|pwm_number [3] & ( \b2v_inst|u2|oRST_1~q  ) ) ) # ( \b2v_inst10|pwm_number [0] & ( !\b2v_inst10|pwm_number [3] & ( (\b2v_inst|u2|oRST_1~q  & 
// ((!\b2v_inst10|etat.pwm_low_s~q ) # ((!\b2v_inst10|LessThan2~0_combout  & \b2v_inst10|LessThan2~1_combout )))) ) ) ) # ( !\b2v_inst10|pwm_number [0] & ( !\b2v_inst10|pwm_number [3] & ( (\b2v_inst|u2|oRST_1~q  & (\b2v_inst10|etat.pwm_low_s~q  & 
// ((!\b2v_inst10|LessThan2~1_combout ) # (\b2v_inst10|LessThan2~0_combout )))) ) ) )

	.dataa(!\b2v_inst|u2|oRST_1~q ),
	.datab(!\b2v_inst10|LessThan2~0_combout ),
	.datac(!\b2v_inst10|etat.pwm_low_s~q ),
	.datad(!\b2v_inst10|LessThan2~1_combout ),
	.datae(!\b2v_inst10|pwm_number [0]),
	.dataf(!\b2v_inst10|pwm_number [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|pwm_number[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|pwm_number[0]~2 .extended_lut = "off";
defparam \b2v_inst10|pwm_number[0]~2 .lut_mask = 64'h0501505400005555;
defparam \b2v_inst10|pwm_number[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N20
dffeas \b2v_inst10|pwm_number[0] (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|pwm_number[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|pwm_number [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|pwm_number[0] .is_wysiwyg = "true";
defparam \b2v_inst10|pwm_number[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N36
cyclonev_lcell_comb \b2v_inst10|Pwm~0 (
// Equation(s):
// \b2v_inst10|Pwm~0_combout  = ( !\b2v_inst10|pwm_number [2] & ( !\b2v_inst10|pwm_number [1] & ( (!\b2v_inst10|pwm_number [0] & \b2v_inst10|pwm_number [3]) ) ) )

	.dataa(!\b2v_inst10|pwm_number [0]),
	.datab(gnd),
	.datac(!\b2v_inst10|pwm_number [3]),
	.datad(gnd),
	.datae(!\b2v_inst10|pwm_number [2]),
	.dataf(!\b2v_inst10|pwm_number [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Pwm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Pwm~0 .extended_lut = "off";
defparam \b2v_inst10|Pwm~0 .lut_mask = 64'h0A0A000000000000;
defparam \b2v_inst10|Pwm~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N0
cyclonev_lcell_comb \b2v_inst10|Selector11~0 (
// Equation(s):
// \b2v_inst10|Selector11~0_combout  = ( \b2v_inst10|etat.new_t0~q  & ( \b2v_inst10|new_trame_int~q  ) ) # ( !\b2v_inst10|etat.new_t0~q  & ( \b2v_inst10|new_trame_int~q  & ( (\b2v_inst10|Pwm~0_combout  & (\b2v_inst10|etat.pwm_low_s~q  & 
// ((!\b2v_inst10|LessThan2~1_combout ) # (\b2v_inst10|LessThan2~0_combout )))) ) ) ) # ( \b2v_inst10|etat.new_t0~q  & ( !\b2v_inst10|new_trame_int~q  & ( (\b2v_inst10|Pwm~0_combout  & (\b2v_inst10|etat.pwm_low_s~q  & ((!\b2v_inst10|LessThan2~1_combout ) # 
// (\b2v_inst10|LessThan2~0_combout )))) ) ) ) # ( !\b2v_inst10|etat.new_t0~q  & ( !\b2v_inst10|new_trame_int~q  & ( (\b2v_inst10|Pwm~0_combout  & (\b2v_inst10|etat.pwm_low_s~q  & ((!\b2v_inst10|LessThan2~1_combout ) # (\b2v_inst10|LessThan2~0_combout )))) ) 
// ) )

	.dataa(!\b2v_inst10|Pwm~0_combout ),
	.datab(!\b2v_inst10|LessThan2~0_combout ),
	.datac(!\b2v_inst10|etat.pwm_low_s~q ),
	.datad(!\b2v_inst10|LessThan2~1_combout ),
	.datae(!\b2v_inst10|etat.new_t0~q ),
	.dataf(!\b2v_inst10|new_trame_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|Selector11~0 .extended_lut = "off";
defparam \b2v_inst10|Selector11~0 .lut_mask = 64'h050105010501FFFF;
defparam \b2v_inst10|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N2
dffeas \b2v_inst10|etat.new_t0 (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|etat.new_t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|etat.new_t0 .is_wysiwyg = "true";
defparam \b2v_inst10|etat.new_t0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N48
cyclonev_lcell_comb \b2v_inst10|etat~7 (
// Equation(s):
// \b2v_inst10|etat~7_combout  = ( !\b2v_inst10|new_trame_int~q  & ( (\b2v_inst|u2|oRST_1~q  & ((\b2v_inst10|etat.new_t1~q ) # (\b2v_inst10|etat.new_t0~q ))) ) )

	.dataa(!\b2v_inst|u2|oRST_1~q ),
	.datab(gnd),
	.datac(!\b2v_inst10|etat.new_t0~q ),
	.datad(!\b2v_inst10|etat.new_t1~q ),
	.datae(gnd),
	.dataf(!\b2v_inst10|new_trame_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|etat~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|etat~7 .extended_lut = "off";
defparam \b2v_inst10|etat~7 .lut_mask = 64'h0555055500000000;
defparam \b2v_inst10|etat~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N50
dffeas \b2v_inst10|etat.new_t1 (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|etat~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|etat.new_t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|etat.new_t1 .is_wysiwyg = "true";
defparam \b2v_inst10|etat.new_t1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N51
cyclonev_lcell_comb \b2v_inst10|pwm_signal~0 (
// Equation(s):
// \b2v_inst10|pwm_signal~0_combout  = (\b2v_inst10|etat.pwm_high_s~q  & \b2v_inst10|LessThan0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b2v_inst10|etat.pwm_high_s~q ),
	.datad(!\b2v_inst10|LessThan0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b2v_inst10|pwm_signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b2v_inst10|pwm_signal~0 .extended_lut = "off";
defparam \b2v_inst10|pwm_signal~0 .lut_mask = 64'h000F000F000F000F;
defparam \b2v_inst10|pwm_signal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N53
dffeas \b2v_inst10|PWMout (
	.clk(\Ext_Clock~inputCLKENA0_outclk ),
	.d(\b2v_inst10|pwm_signal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b2v_inst|u2|oRST_1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst10|PWMout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst10|PWMout .is_wysiwyg = "true";
defparam \b2v_inst10|PWMout .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \I2C_SCLK~input (
	.i(I2C_SCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\I2C_SCLK~input_o ));
// synopsys translate_off
defparam \I2C_SCLK~input .bus_hold = "false";
defparam \I2C_SCLK~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
