/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [22:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [9:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[48] ? in_data[88] : in_data[49]);
  assign celloutsig_0_53z = !(celloutsig_0_51z ? celloutsig_0_24z[2] : celloutsig_0_18z[6]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? in_data[106] : in_data[158]);
  assign celloutsig_1_3z = !(in_data[150] ? celloutsig_1_2z : celloutsig_1_1z[3]);
  assign celloutsig_0_5z = !(in_data[17] ? celloutsig_0_2z : celloutsig_0_0z);
  assign celloutsig_0_14z = !(celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_0_33z = ~celloutsig_0_6z;
  assign celloutsig_1_11z = ~celloutsig_1_9z[0];
  assign celloutsig_1_16z = ~celloutsig_1_4z[3];
  assign celloutsig_0_49z = celloutsig_0_11z[7] | celloutsig_0_26z;
  assign celloutsig_0_6z = celloutsig_0_3z | celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_6z | celloutsig_0_20z[12];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_7z = ! { in_data[162:159], celloutsig_1_3z };
  assign celloutsig_0_54z = { celloutsig_0_41z[14:8], celloutsig_0_41z[8], celloutsig_0_41z[14:13] } * { celloutsig_0_49z, celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_43z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[153:148] * in_data[147:142];
  assign celloutsig_0_11z = { celloutsig_0_1z[3:0], celloutsig_0_4z[3:2], celloutsig_0_4z[2], celloutsig_0_4z[0] } * { in_data[73:72], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[90:86] * in_data[58:54];
  assign celloutsig_0_18z = { in_data[42:41], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_6z } * { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_11z[3:1], celloutsig_0_1z, celloutsig_0_20z[14:12], celloutsig_0_20z[12], celloutsig_0_20z[12], celloutsig_0_20z[9:8], celloutsig_0_20z[8], celloutsig_0_20z[6:0] } * { in_data[61:55], _00_, _00_, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z[3:2], celloutsig_0_4z[2], celloutsig_0_4z[0] };
  assign celloutsig_1_5z = ~ in_data[131:125];
  assign celloutsig_1_9z = ~ { celloutsig_1_6z[3:1], celloutsig_1_7z };
  assign celloutsig_1_10z = ~ { in_data[145:135], celloutsig_1_16z };
  assign celloutsig_1_6z = { celloutsig_1_4z[6], celloutsig_1_5z } | { celloutsig_1_4z[5:0], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_10z[2:1], celloutsig_1_2z, celloutsig_1_16z } | { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_16z };
  assign celloutsig_0_13z = & { _00_, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_17z = & celloutsig_0_16z[7:5];
  assign celloutsig_0_10z = celloutsig_0_8z & in_data[39];
  assign celloutsig_0_19z = celloutsig_0_2z & _00_[2];
  assign celloutsig_0_25z = _00_[0] & _00_[1];
  assign celloutsig_1_19z = ~^ { celloutsig_1_17z[2:0], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_7z = ~^ in_data[52:41];
  assign celloutsig_0_26z = ~^ { celloutsig_0_16z[5:2], celloutsig_0_14z };
  assign celloutsig_0_43z = ^ { celloutsig_0_28z[12:10], celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_1_0z = ^ in_data[127:118];
  assign celloutsig_0_8z = ^ { in_data[1:0], celloutsig_0_3z };
  assign celloutsig_0_9z = ^ { in_data[89:83], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_2z = ^ in_data[15:13];
  assign celloutsig_0_35z = ^ { celloutsig_0_28z[9:8], celloutsig_0_25z, celloutsig_0_9z };
  assign celloutsig_0_16z = in_data[45:38] << { in_data[55:52], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_4z = { in_data[186:179], celloutsig_1_3z } ^ { in_data[144:137], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_10z[11:7] ^ celloutsig_1_5z[4:0];
  assign celloutsig_0_15z = { celloutsig_0_1z[1], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z } ^ celloutsig_0_11z[7:1];
  assign celloutsig_0_24z = { celloutsig_0_1z[3:2], celloutsig_0_13z } ^ celloutsig_0_20z[2:0];
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_51z = ~((celloutsig_0_6z & celloutsig_0_21z[14]) | celloutsig_0_17z);
  assign { celloutsig_0_4z[2], celloutsig_0_4z[3], celloutsig_0_4z[0] } = ~ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_0_20z[9], celloutsig_0_20z[12], celloutsig_0_20z[8], celloutsig_0_20z[14:13], celloutsig_0_20z[1], celloutsig_0_20z[6:2], celloutsig_0_20z[0] } = ~ { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_13z, _00_[2:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_21z[16:15], celloutsig_0_21z[9], celloutsig_0_21z[12], celloutsig_0_21z[8], celloutsig_0_21z[14:13], celloutsig_0_21z[1], celloutsig_0_21z[6:2], celloutsig_0_21z[0] } = ~ { celloutsig_0_18z[12:11], celloutsig_0_20z[9], celloutsig_0_20z[12], celloutsig_0_20z[8], celloutsig_0_20z[14:13], celloutsig_0_20z[1], celloutsig_0_20z[6:2], celloutsig_0_20z[0] };
  assign { celloutsig_0_31z[9], celloutsig_0_31z[10], celloutsig_0_31z[8], celloutsig_0_31z[1], celloutsig_0_31z[6:2], celloutsig_0_31z[0] } = ~ { celloutsig_0_20z[9], celloutsig_0_20z[12], celloutsig_0_20z[8], celloutsig_0_20z[1], celloutsig_0_20z[6:2], celloutsig_0_20z[0] };
  assign { celloutsig_0_41z[9], celloutsig_0_41z[10], celloutsig_0_41z[8], celloutsig_0_41z[1], celloutsig_0_41z[14:12], celloutsig_0_41z[3:2], celloutsig_0_41z[0], celloutsig_0_41z[11] } = ~ { celloutsig_0_31z[9], celloutsig_0_31z[10], celloutsig_0_31z[8], celloutsig_0_31z[1], celloutsig_0_31z[6:2], celloutsig_0_31z[0], celloutsig_0_6z };
  assign { celloutsig_0_20z[11:10], celloutsig_0_20z[7] } = { celloutsig_0_20z[12], celloutsig_0_20z[12], celloutsig_0_20z[8] };
  assign { celloutsig_0_21z[11:10], celloutsig_0_21z[7] } = { celloutsig_0_21z[12], celloutsig_0_21z[12], celloutsig_0_21z[8] };
  assign celloutsig_0_31z[7] = celloutsig_0_31z[8];
  assign celloutsig_0_41z[7:4] = { celloutsig_0_41z[8], celloutsig_0_41z[14:12] };
  assign celloutsig_0_4z[1] = celloutsig_0_4z[2];
  assign { out_data[132:128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
