Classic Timing Analyzer report for MAE
Fri Sep 27 10:49:03 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.678 ns                                       ; data_in[4] ; va[4]         ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.229 ns                                      ; va[7]      ; data_value[7] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.164 ns                                       ; data_in[0] ; va[0]         ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0]    ; va[7]         ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                   ;
+-------+------------------------------------------------+---------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0] ; va[0] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0] ; va[1] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0] ; va[2] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0] ; va[3] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0] ; va[4] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0] ; va[5] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0] ; va[6] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; etat[0] ; va[7] ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
+-------+------------------------------------------------+---------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To      ; To Clock ;
+-------+--------------+------------+------------+---------+----------+
; N/A   ; None         ; 4.678 ns   ; data_in[4] ; va[4]   ; clk      ;
; N/A   ; None         ; 4.596 ns   ; data_in[2] ; va[2]   ; clk      ;
; N/A   ; None         ; 4.577 ns   ; start_stop ; etat[0] ; clk      ;
; N/A   ; None         ; 4.481 ns   ; data_in[5] ; va[5]   ; clk      ;
; N/A   ; None         ; 3.533 ns   ; data_in[1] ; va[1]   ; clk      ;
; N/A   ; None         ; 3.277 ns   ; data_in[7] ; va[7]   ; clk      ;
; N/A   ; None         ; 3.163 ns   ; data_in[3] ; va[3]   ; clk      ;
; N/A   ; None         ; 3.161 ns   ; data_in[6] ; va[6]   ; clk      ;
; N/A   ; None         ; 0.719 ns   ; acq        ; va[0]   ; clk      ;
; N/A   ; None         ; 0.719 ns   ; acq        ; va[1]   ; clk      ;
; N/A   ; None         ; 0.719 ns   ; acq        ; va[2]   ; clk      ;
; N/A   ; None         ; 0.719 ns   ; acq        ; va[3]   ; clk      ;
; N/A   ; None         ; 0.719 ns   ; acq        ; va[4]   ; clk      ;
; N/A   ; None         ; 0.719 ns   ; acq        ; va[5]   ; clk      ;
; N/A   ; None         ; 0.719 ns   ; acq        ; va[6]   ; clk      ;
; N/A   ; None         ; 0.719 ns   ; acq        ; va[7]   ; clk      ;
; N/A   ; None         ; 0.066 ns   ; data_in[0] ; va[0]   ; clk      ;
+-------+--------------+------------+------------+---------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+-------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To            ; From Clock ;
+-------+--------------+------------+-------+---------------+------------+
; N/A   ; None         ; 10.229 ns  ; va[7] ; data_value[7] ; clk        ;
; N/A   ; None         ; 9.161 ns   ; va[0] ; data_value[0] ; clk        ;
; N/A   ; None         ; 7.665 ns   ; va[1] ; data_value[1] ; clk        ;
; N/A   ; None         ; 7.539 ns   ; va[3] ; data_value[3] ; clk        ;
; N/A   ; None         ; 7.516 ns   ; va[4] ; data_value[4] ; clk        ;
; N/A   ; None         ; 7.511 ns   ; va[6] ; data_value[6] ; clk        ;
; N/A   ; None         ; 7.229 ns   ; va[5] ; data_value[5] ; clk        ;
; N/A   ; None         ; 6.381 ns   ; va[2] ; data_value[2] ; clk        ;
+-------+--------------+------------+-------+---------------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To      ; To Clock ;
+---------------+-------------+-----------+------------+---------+----------+
; N/A           ; None        ; 0.164 ns  ; data_in[0] ; va[0]   ; clk      ;
; N/A           ; None        ; -0.489 ns ; acq        ; va[0]   ; clk      ;
; N/A           ; None        ; -0.489 ns ; acq        ; va[1]   ; clk      ;
; N/A           ; None        ; -0.489 ns ; acq        ; va[2]   ; clk      ;
; N/A           ; None        ; -0.489 ns ; acq        ; va[3]   ; clk      ;
; N/A           ; None        ; -0.489 ns ; acq        ; va[4]   ; clk      ;
; N/A           ; None        ; -0.489 ns ; acq        ; va[5]   ; clk      ;
; N/A           ; None        ; -0.489 ns ; acq        ; va[6]   ; clk      ;
; N/A           ; None        ; -0.489 ns ; acq        ; va[7]   ; clk      ;
; N/A           ; None        ; -2.931 ns ; data_in[6] ; va[6]   ; clk      ;
; N/A           ; None        ; -2.933 ns ; data_in[3] ; va[3]   ; clk      ;
; N/A           ; None        ; -3.047 ns ; data_in[7] ; va[7]   ; clk      ;
; N/A           ; None        ; -3.303 ns ; data_in[1] ; va[1]   ; clk      ;
; N/A           ; None        ; -4.251 ns ; data_in[5] ; va[5]   ; clk      ;
; N/A           ; None        ; -4.347 ns ; start_stop ; etat[0] ; clk      ;
; N/A           ; None        ; -4.366 ns ; data_in[2] ; va[2]   ; clk      ;
; N/A           ; None        ; -4.448 ns ; data_in[4] ; va[4]   ; clk      ;
+---------------+-------------+-----------+------------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Sep 27 10:49:03 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAE -c MAE --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "etat[0]" and destination register "va[0]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.213 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y34_N1; Fanout = 1; REG Node = 'etat[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y34_N0; Fanout = 8; COMB Node = 'va[0]~24'
            Info: 3: + IC(0.230 ns) + CELL(0.660 ns) = 1.213 ns; Loc. = LCFF_X18_Y34_N25; Fanout = 1; REG Node = 'va[0]'
            Info: Total cell delay = 0.983 ns ( 81.04 % )
            Info: Total interconnect delay = 0.230 ns ( 18.96 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.683 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y34_N25; Fanout = 1; REG Node = 'va[0]'
                Info: Total cell delay = 1.536 ns ( 57.25 % )
                Info: Total interconnect delay = 1.147 ns ( 42.75 % )
            Info: - Longest clock path from clock "clk" to source register is 2.683 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y34_N1; Fanout = 1; REG Node = 'etat[0]'
                Info: Total cell delay = 1.536 ns ( 57.25 % )
                Info: Total interconnect delay = 1.147 ns ( 42.75 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "va[4]" (data pin = "data_in[4]", clock pin = "clk") is 4.678 ns
    Info: + Longest pin to register delay is 7.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_K25; Fanout = 1; PIN Node = 'data_in[4]'
        Info: 2: + IC(6.302 ns) + CELL(0.149 ns) = 7.313 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; COMB Node = 'va[4]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.397 ns; Loc. = LCFF_X18_Y34_N9; Fanout = 1; REG Node = 'va[4]'
        Info: Total cell delay = 1.095 ns ( 14.80 % )
        Info: Total interconnect delay = 6.302 ns ( 85.20 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y34_N9; Fanout = 1; REG Node = 'va[4]'
        Info: Total cell delay = 1.536 ns ( 57.25 % )
        Info: Total interconnect delay = 1.147 ns ( 42.75 % )
Info: tco from clock "clk" to destination pin "data_value[7]" through register "va[7]" is 10.229 ns
    Info: + Longest clock path from clock "clk" to source register is 2.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y34_N7; Fanout = 1; REG Node = 'va[7]'
        Info: Total cell delay = 1.536 ns ( 57.25 % )
        Info: Total interconnect delay = 1.147 ns ( 42.75 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y34_N7; Fanout = 1; REG Node = 'va[7]'
        Info: 2: + IC(4.644 ns) + CELL(2.652 ns) = 7.296 ns; Loc. = PIN_M20; Fanout = 0; PIN Node = 'data_value[7]'
        Info: Total cell delay = 2.652 ns ( 36.35 % )
        Info: Total interconnect delay = 4.644 ns ( 63.65 % )
Info: th for register "va[0]" (data pin = "data_in[0]", clock pin = "clk") is 0.164 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X18_Y34_N25; Fanout = 1; REG Node = 'va[0]'
        Info: Total cell delay = 1.536 ns ( 57.25 % )
        Info: Total interconnect delay = 1.147 ns ( 42.75 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'data_in[0]'
        Info: 2: + IC(1.440 ns) + CELL(0.366 ns) = 2.785 ns; Loc. = LCFF_X18_Y34_N25; Fanout = 1; REG Node = 'va[0]'
        Info: Total cell delay = 1.345 ns ( 48.29 % )
        Info: Total interconnect delay = 1.440 ns ( 51.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Fri Sep 27 10:49:03 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


