<!doctype html>

<!-- this is a comment for human! -->

<html lang="en">

  <header>
    <title>Onkar Choudhari's Resume</title>
    <link rel="stylesheet" href="css/master.css">
    <link rel="FaviconIcon" href="favicon.ico" type="image/x-icon">
    <link rel="shortcut icon" href="favicon.ico" type="image/x-icon">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta name="name" content="Onkar Choudhari's Resume">
    <!-- remove the following line after you are happy with your Website
         so that search engines will index it! -->
    <!-- <meta name="robots" content="noindex, nofollow"> -->
  </header>

  <body>
    <hr>

    <img src="images/nelson_quote.jpg" alt="Motivational Quote" width="40%">

    <h1>ONKAR CHOUDHARI</h1>
    <h4>Associate Engineer, Espressif Systems, Pune</h4>

    <p>Email: <a href="mailto:choudhari.onkar@gmail.com" target="_blank">choudhari.onkar@gmail.com</a></p>
    <!-- don't post physical address, personal phone number or other personal information on the web! -->

    <h2>Portfolio</h2>
      <h3>LinkedIn Profile: <a href="https://www.linkedin.com/in/onkarchoudhari" target="_blank">https://linkedin.com/in/onkarchoudhari</a></h3>
      <h3>GitHub: <a href="https://github.com/onkarchoudhari" target="_blank">https://github.com/onkarchoudhari</a></h3>

    <h2>Education</h2>

    <h3>College of Engineering, Pune</h3>
    <h4>Bachelor of Technology</h4> 
    <h4>Major: Electronics and Telecommunication, CGPA 8.79</h4>
    <h4>Minor: Computer Science</h4>

    <h2>Research Experience</h2>

    <h3>Indian Institute of Technology, Bombay</h3>
    <h4>Summer Research Intern | May - June 2019</h4>
      <p>Designed and implemented multicycle and pipeline processor for the given IITB-RISC19 Instruction Set Architecture.<br>
      The processor was implemented in Verilog on Xilinx ISE platform.</p>

    <h3>COEP Satellite Initiative Mission "COEPSAT-2"</h3>
    <h4>System Programmer - Communication Subsystem | April 2018 - May 2020</h4>
      <p>Contributed towards interfacing transceiver with the microcontroller thus improving the efficiency of
the controller <br>and establishing an important link for communication with the satellite.<br> Contributed to
the training, evaluation and inductions of new members in the team.</p>  


    <h2>Projects</h2>    
    <h3>Hardware Accelerator: Implementation of CNN on FPGA</h3>
    <p>Developing an image classifier to classify digits using Deep learning algorithm viz. CNN<br> on an FPGA owing to its ability to maximize parallelism and also to make it energy efficient.<br> Aim is to accelerate the inference phase.</p>

    <h3>IITB-RISC19 Multi-cycle and Pipeline Processor Design</h3>
    <p>Designed and implemented multicycle and pipeline processor for a given Instruction Set Architecture<br>
     using Verilog as hardware descriptive language.</p>
    
    <h3>Data Compression on FPGA</h3>
    <p>Designed and implemented data compressor on Field Programmable Gate Array (FPGA) using Lempel Ziv Welch algorithm<br> for compressing text. I carried out the simulations on Xilinx ISE platform and used Verilog as hardware descriptive language.<br> Compression ratio of 1.5 was achieved.</p>
    

  </body>

  <footer>
  <hr>
  <p><a href="index.html">Back to my portal</a><p>
  </footer>

</html>
