#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2769f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2738320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x273fa90 .functor NOT 1, L_0x2795ca0, C4<0>, C4<0>, C4<0>;
L_0x2795a80 .functor XOR 2, L_0x2795920, L_0x27959e0, C4<00>, C4<00>;
L_0x2795b90 .functor XOR 2, L_0x2795a80, L_0x2795af0, C4<00>, C4<00>;
v0x2792380_0 .net *"_ivl_10", 1 0, L_0x2795af0;  1 drivers
v0x2792480_0 .net *"_ivl_12", 1 0, L_0x2795b90;  1 drivers
v0x2792560_0 .net *"_ivl_2", 1 0, L_0x2795860;  1 drivers
v0x2792620_0 .net *"_ivl_4", 1 0, L_0x2795920;  1 drivers
v0x2792700_0 .net *"_ivl_6", 1 0, L_0x27959e0;  1 drivers
v0x2792830_0 .net *"_ivl_8", 1 0, L_0x2795a80;  1 drivers
v0x2792910_0 .net "a", 0 0, v0x27902c0_0;  1 drivers
v0x27929b0_0 .net "b", 0 0, v0x2790360_0;  1 drivers
v0x2792a50_0 .net "c", 0 0, v0x2790400_0;  1 drivers
v0x2792af0_0 .var "clk", 0 0;
v0x2792b90_0 .net "d", 0 0, v0x2790540_0;  1 drivers
v0x2792c30_0 .net "out_pos_dut", 0 0, L_0x27956d0;  1 drivers
v0x2792cd0_0 .net "out_pos_ref", 0 0, L_0x2794310;  1 drivers
v0x2792d70_0 .net "out_sop_dut", 0 0, L_0x2794b80;  1 drivers
v0x2792e10_0 .net "out_sop_ref", 0 0, L_0x276b430;  1 drivers
v0x2792eb0_0 .var/2u "stats1", 223 0;
v0x2792f50_0 .var/2u "strobe", 0 0;
v0x2793100_0 .net "tb_match", 0 0, L_0x2795ca0;  1 drivers
v0x27931d0_0 .net "tb_mismatch", 0 0, L_0x273fa90;  1 drivers
v0x2793270_0 .net "wavedrom_enable", 0 0, v0x2790810_0;  1 drivers
v0x2793340_0 .net "wavedrom_title", 511 0, v0x27908b0_0;  1 drivers
L_0x2795860 .concat [ 1 1 0 0], L_0x2794310, L_0x276b430;
L_0x2795920 .concat [ 1 1 0 0], L_0x2794310, L_0x276b430;
L_0x27959e0 .concat [ 1 1 0 0], L_0x27956d0, L_0x2794b80;
L_0x2795af0 .concat [ 1 1 0 0], L_0x2794310, L_0x276b430;
L_0x2795ca0 .cmp/eeq 2, L_0x2795860, L_0x2795b90;
S_0x273c7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2738320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x273fe70 .functor AND 1, v0x2790400_0, v0x2790540_0, C4<1>, C4<1>;
L_0x2740250 .functor NOT 1, v0x27902c0_0, C4<0>, C4<0>, C4<0>;
L_0x2740630 .functor NOT 1, v0x2790360_0, C4<0>, C4<0>, C4<0>;
L_0x27408b0 .functor AND 1, L_0x2740250, L_0x2740630, C4<1>, C4<1>;
L_0x2757a10 .functor AND 1, L_0x27408b0, v0x2790400_0, C4<1>, C4<1>;
L_0x276b430 .functor OR 1, L_0x273fe70, L_0x2757a10, C4<0>, C4<0>;
L_0x2793790 .functor NOT 1, v0x2790360_0, C4<0>, C4<0>, C4<0>;
L_0x2793800 .functor OR 1, L_0x2793790, v0x2790540_0, C4<0>, C4<0>;
L_0x2793910 .functor AND 1, v0x2790400_0, L_0x2793800, C4<1>, C4<1>;
L_0x27939d0 .functor NOT 1, v0x27902c0_0, C4<0>, C4<0>, C4<0>;
L_0x2793aa0 .functor OR 1, L_0x27939d0, v0x2790360_0, C4<0>, C4<0>;
L_0x2793b10 .functor AND 1, L_0x2793910, L_0x2793aa0, C4<1>, C4<1>;
L_0x2793c90 .functor NOT 1, v0x2790360_0, C4<0>, C4<0>, C4<0>;
L_0x2793d00 .functor OR 1, L_0x2793c90, v0x2790540_0, C4<0>, C4<0>;
L_0x2793c20 .functor AND 1, v0x2790400_0, L_0x2793d00, C4<1>, C4<1>;
L_0x2793e90 .functor NOT 1, v0x27902c0_0, C4<0>, C4<0>, C4<0>;
L_0x2793f90 .functor OR 1, L_0x2793e90, v0x2790540_0, C4<0>, C4<0>;
L_0x2794050 .functor AND 1, L_0x2793c20, L_0x2793f90, C4<1>, C4<1>;
L_0x2794200 .functor XNOR 1, L_0x2793b10, L_0x2794050, C4<0>, C4<0>;
v0x273f3c0_0 .net *"_ivl_0", 0 0, L_0x273fe70;  1 drivers
v0x273f7c0_0 .net *"_ivl_12", 0 0, L_0x2793790;  1 drivers
v0x273fba0_0 .net *"_ivl_14", 0 0, L_0x2793800;  1 drivers
v0x273ff80_0 .net *"_ivl_16", 0 0, L_0x2793910;  1 drivers
v0x2740360_0 .net *"_ivl_18", 0 0, L_0x27939d0;  1 drivers
v0x2740740_0 .net *"_ivl_2", 0 0, L_0x2740250;  1 drivers
v0x27409c0_0 .net *"_ivl_20", 0 0, L_0x2793aa0;  1 drivers
v0x278e830_0 .net *"_ivl_24", 0 0, L_0x2793c90;  1 drivers
v0x278e910_0 .net *"_ivl_26", 0 0, L_0x2793d00;  1 drivers
v0x278e9f0_0 .net *"_ivl_28", 0 0, L_0x2793c20;  1 drivers
v0x278ead0_0 .net *"_ivl_30", 0 0, L_0x2793e90;  1 drivers
v0x278ebb0_0 .net *"_ivl_32", 0 0, L_0x2793f90;  1 drivers
v0x278ec90_0 .net *"_ivl_36", 0 0, L_0x2794200;  1 drivers
L_0x7ff511fce018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x278ed50_0 .net *"_ivl_38", 0 0, L_0x7ff511fce018;  1 drivers
v0x278ee30_0 .net *"_ivl_4", 0 0, L_0x2740630;  1 drivers
v0x278ef10_0 .net *"_ivl_6", 0 0, L_0x27408b0;  1 drivers
v0x278eff0_0 .net *"_ivl_8", 0 0, L_0x2757a10;  1 drivers
v0x278f0d0_0 .net "a", 0 0, v0x27902c0_0;  alias, 1 drivers
v0x278f190_0 .net "b", 0 0, v0x2790360_0;  alias, 1 drivers
v0x278f250_0 .net "c", 0 0, v0x2790400_0;  alias, 1 drivers
v0x278f310_0 .net "d", 0 0, v0x2790540_0;  alias, 1 drivers
v0x278f3d0_0 .net "out_pos", 0 0, L_0x2794310;  alias, 1 drivers
v0x278f490_0 .net "out_sop", 0 0, L_0x276b430;  alias, 1 drivers
v0x278f550_0 .net "pos0", 0 0, L_0x2793b10;  1 drivers
v0x278f610_0 .net "pos1", 0 0, L_0x2794050;  1 drivers
L_0x2794310 .functor MUXZ 1, L_0x7ff511fce018, L_0x2793b10, L_0x2794200, C4<>;
S_0x278f790 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2738320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27902c0_0 .var "a", 0 0;
v0x2790360_0 .var "b", 0 0;
v0x2790400_0 .var "c", 0 0;
v0x27904a0_0 .net "clk", 0 0, v0x2792af0_0;  1 drivers
v0x2790540_0 .var "d", 0 0;
v0x2790630_0 .var/2u "fail", 0 0;
v0x27906d0_0 .var/2u "fail1", 0 0;
v0x2790770_0 .net "tb_match", 0 0, L_0x2795ca0;  alias, 1 drivers
v0x2790810_0 .var "wavedrom_enable", 0 0;
v0x27908b0_0 .var "wavedrom_title", 511 0;
E_0x274b3c0/0 .event negedge, v0x27904a0_0;
E_0x274b3c0/1 .event posedge, v0x27904a0_0;
E_0x274b3c0 .event/or E_0x274b3c0/0, E_0x274b3c0/1;
S_0x278fac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x278f790;
 .timescale -12 -12;
v0x278fd00_0 .var/2s "i", 31 0;
E_0x274b260 .event posedge, v0x27904a0_0;
S_0x278fe00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x278f790;
 .timescale -12 -12;
v0x2790000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27900e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x278f790;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2790a90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2738320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27944c0 .functor AND 1, v0x2790400_0, v0x2790540_0, C4<1>, C4<1>;
L_0x2794770 .functor NOT 1, v0x27902c0_0, C4<0>, C4<0>, C4<0>;
L_0x2794800 .functor NOT 1, v0x2790360_0, C4<0>, C4<0>, C4<0>;
L_0x2794980 .functor AND 1, L_0x2794770, L_0x2794800, C4<1>, C4<1>;
L_0x2794ac0 .functor AND 1, L_0x2794980, v0x2790400_0, C4<1>, C4<1>;
L_0x2794b80 .functor OR 1, L_0x27944c0, L_0x2794ac0, C4<0>, C4<0>;
L_0x2794d20 .functor NOT 1, v0x2790360_0, C4<0>, C4<0>, C4<0>;
L_0x2794d90 .functor OR 1, L_0x2794d20, v0x2790540_0, C4<0>, C4<0>;
L_0x2794ea0 .functor AND 1, v0x2790400_0, L_0x2794d90, C4<1>, C4<1>;
L_0x2794f60 .functor NOT 1, v0x27902c0_0, C4<0>, C4<0>, C4<0>;
L_0x2795140 .functor OR 1, L_0x2794f60, v0x2790360_0, C4<0>, C4<0>;
L_0x27951b0 .functor AND 1, L_0x2794ea0, L_0x2795140, C4<1>, C4<1>;
L_0x2795330 .functor NOT 1, v0x27902c0_0, C4<0>, C4<0>, C4<0>;
L_0x27953a0 .functor OR 1, L_0x2795330, v0x2790540_0, C4<0>, C4<0>;
L_0x27952c0 .functor AND 1, v0x2790400_0, L_0x27953a0, C4<1>, C4<1>;
L_0x2795530 .functor XNOR 1, L_0x27951b0, L_0x27952c0, C4<0>, C4<0>;
v0x2790c50_0 .net *"_ivl_12", 0 0, L_0x2794d20;  1 drivers
v0x2790d30_0 .net *"_ivl_14", 0 0, L_0x2794d90;  1 drivers
v0x2790e10_0 .net *"_ivl_16", 0 0, L_0x2794ea0;  1 drivers
v0x2790f00_0 .net *"_ivl_18", 0 0, L_0x2794f60;  1 drivers
v0x2790fe0_0 .net *"_ivl_2", 0 0, L_0x2794770;  1 drivers
v0x2791110_0 .net *"_ivl_20", 0 0, L_0x2795140;  1 drivers
v0x27911f0_0 .net *"_ivl_24", 0 0, L_0x2795330;  1 drivers
v0x27912d0_0 .net *"_ivl_26", 0 0, L_0x27953a0;  1 drivers
v0x27913b0_0 .net *"_ivl_30", 0 0, L_0x2795530;  1 drivers
L_0x7ff511fce060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2791500_0 .net *"_ivl_32", 0 0, L_0x7ff511fce060;  1 drivers
v0x27915e0_0 .net *"_ivl_4", 0 0, L_0x2794800;  1 drivers
v0x27916c0_0 .net *"_ivl_6", 0 0, L_0x2794980;  1 drivers
v0x27917a0_0 .net "a", 0 0, v0x27902c0_0;  alias, 1 drivers
v0x2791840_0 .net "b", 0 0, v0x2790360_0;  alias, 1 drivers
v0x2791930_0 .net "c", 0 0, v0x2790400_0;  alias, 1 drivers
v0x2791a20_0 .net "d", 0 0, v0x2790540_0;  alias, 1 drivers
v0x2791b10_0 .net "out_pos", 0 0, L_0x27956d0;  alias, 1 drivers
v0x2791ce0_0 .net "out_sop", 0 0, L_0x2794b80;  alias, 1 drivers
v0x2791da0_0 .net "pos0", 0 0, L_0x27951b0;  1 drivers
v0x2791e60_0 .net "pos1", 0 0, L_0x27952c0;  1 drivers
v0x2791f20_0 .net "sop_term1", 0 0, L_0x27944c0;  1 drivers
v0x2791fe0_0 .net "sop_term2", 0 0, L_0x2794ac0;  1 drivers
L_0x27956d0 .functor MUXZ 1, L_0x7ff511fce060, L_0x27951b0, L_0x2795530, C4<>;
S_0x2792160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2738320;
 .timescale -12 -12;
E_0x27349f0 .event anyedge, v0x2792f50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2792f50_0;
    %nor/r;
    %assign/vec4 v0x2792f50_0, 0;
    %wait E_0x27349f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x278f790;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2790630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27906d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x278f790;
T_4 ;
    %wait E_0x274b3c0;
    %load/vec4 v0x2790770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2790630_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x278f790;
T_5 ;
    %wait E_0x274b260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %wait E_0x274b260;
    %load/vec4 v0x2790630_0;
    %store/vec4 v0x27906d0_0, 0, 1;
    %fork t_1, S_0x278fac0;
    %jmp t_0;
    .scope S_0x278fac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x278fd00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x278fd00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x274b260;
    %load/vec4 v0x278fd00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278fd00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x278fd00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x278f790;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x274b3c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2790540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2790360_0, 0;
    %assign/vec4 v0x27902c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2790630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27906d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2738320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2792af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2792f50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2738320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2792af0_0;
    %inv;
    %store/vec4 v0x2792af0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2738320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27904a0_0, v0x27931d0_0, v0x2792910_0, v0x27929b0_0, v0x2792a50_0, v0x2792b90_0, v0x2792e10_0, v0x2792d70_0, v0x2792cd0_0, v0x2792c30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2738320;
T_9 ;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2738320;
T_10 ;
    %wait E_0x274b3c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2792eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792eb0_0, 4, 32;
    %load/vec4 v0x2793100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792eb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2792eb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792eb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2792e10_0;
    %load/vec4 v0x2792e10_0;
    %load/vec4 v0x2792d70_0;
    %xor;
    %load/vec4 v0x2792e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792eb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792eb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2792cd0_0;
    %load/vec4 v0x2792cd0_0;
    %load/vec4 v0x2792c30_0;
    %xor;
    %load/vec4 v0x2792cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792eb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2792eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792eb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/ece241_2013_q2/iter0/response7/top_module.sv";
