// Seed: 876501049
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7, id_8 = {""{id_5}};
endmodule
macromodule module_1 #(
    parameter id_3 = 32'd92
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output uwire id_5;
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 'd0 : id_3] id_15, id_16;
  wire \id_17 ;
  localparam id_18 = 1'b0;
  assign id_5 = id_10 * id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_1,
      id_14
  );
endmodule
