//==============================================================================
// cosim_main.cpp - Lock-Step Cosimulation Testbench
//
// Three-way comparison: RTL (Verilator) vs Spike (ISA reference) vs SystemC
// Driven by RVVI-TRACE signals from the RTL DUT.
//
// Usage:
//   ./build-sim/cosim_shoumei +elf=path/to/program.elf [+timeout=N]
//   ./build-sim/cosim_shoumei_no_sc +elf=path/to/program.elf [+timeout=N]
//
// See docs/cosimulation.md for design details.
//==============================================================================

#include <cstdio>
#include <cstdlib>
#include <cstring>
#include <memory>
#include <elf.h>

#include "Vtb_cpu.h"
#include "verilated.h"
#include "svdpi.h"

#include "lib/spike_oracle.h"

#ifdef HAS_SYSTEMC
#include "lib/systemc_oracle.h"
#endif

// DPI-C exported from tb_cpu.sv
extern "C" void dpi_mem_write(unsigned int word_addr, unsigned int data);

static const uint32_t DEFAULT_TIMEOUT = 100000;

static const char* get_plusarg(int argc, char** argv, const char* name) {
    size_t len = strlen(name);
    for (int i = 1; i < argc; i++) {
        if (strncmp(argv[i], name, len) == 0 && argv[i][len] == '=') {
            return argv[i] + len + 1;
        }
    }
    return nullptr;
}

// Load ELF file into simulated memory via DPI-C
static int load_elf(const char* path) {
    FILE* f = fopen(path, "rb");
    if (!f) {
        fprintf(stderr, "ERROR: Cannot open ELF file: %s\n", path);
        return -1;
    }

    Elf32_Ehdr ehdr;
    if (fread(&ehdr, sizeof(ehdr), 1, f) != 1) {
        fprintf(stderr, "ERROR: Cannot read ELF header: %s\n", path);
        fclose(f);
        return -1;
    }

    if (memcmp(ehdr.e_ident, ELFMAG, SELFMAG) != 0 ||
        ehdr.e_ident[EI_CLASS] != ELFCLASS32) {
        fprintf(stderr, "ERROR: Not a valid 32-bit ELF: %s\n", path);
        fclose(f);
        return -1;
    }

    for (int i = 0; i < ehdr.e_phnum; i++) {
        Elf32_Phdr phdr;
        fseek(f, ehdr.e_phoff + i * ehdr.e_phentsize, SEEK_SET);
        if (fread(&phdr, sizeof(phdr), 1, f) != 1) continue;
        if (phdr.p_type != PT_LOAD || phdr.p_filesz == 0) continue;

        std::vector<uint8_t> seg(phdr.p_memsz, 0);
        fseek(f, phdr.p_offset, SEEK_SET);
        (void)fread(seg.data(), 1, phdr.p_filesz, f);

        for (uint32_t off = 0; off < phdr.p_memsz; off += 4) {
            uint32_t addr = phdr.p_paddr + off;
            uint32_t word = 0;
            memcpy(&word, &seg[off], std::min<uint32_t>(4, phdr.p_memsz - off));
            dpi_mem_write(addr >> 2, word);
        }
    }

    fclose(f);
    return 0;
}

// Extract RVVI signals from the RTL DUT
struct RVVIState {
    bool     valid;
    bool     trap;
    uint32_t pc;
    uint32_t insn;
    uint32_t rd;        // architectural destination register
    bool     rd_valid;
    uint32_t rd_data;
};

static RVVIState read_rvvi(const Vtb_cpu* dut) {
    RVVIState s = {};
    s.valid    = dut->o_rvvi_valid;
    s.trap     = dut->o_rvvi_trap;
    s.pc       = dut->o_rvvi_pc_rdata;
    s.insn     = dut->o_rvvi_insn;
    s.rd       = dut->o_rvvi_rd;
    s.rd_valid = dut->o_rvvi_rd_valid;
    s.rd_data  = dut->o_rvvi_rd_data;
    return s;
}

int main(int argc, char** argv) {
    Verilated::commandArgs(argc, argv);

    const char* elf_path = get_plusarg(argc, argv, "+elf");
    if (!elf_path) {
        fprintf(stderr, "Usage: %s +elf=<path.elf> [+timeout=N]\n", argv[0]);
        return 1;
    }

    uint32_t timeout = DEFAULT_TIMEOUT;
    const char* to = get_plusarg(argc, argv, "+timeout");
    if (to) timeout = static_cast<uint32_t>(atol(to));

    // Initialize RTL DUT
    auto dut = std::make_unique<Vtb_cpu>();

    // Load ELF into RTL memory
    dut->eval();  // Initialize DPI context
    svSetScope(svGetScopeFromName("TOP.tb_cpu"));
    if (load_elf(elf_path) != 0) return 1;

    // Initialize Spike oracle
    auto spike = std::make_unique<SpikeOracle>(elf_path);

#ifdef HAS_SYSTEMC
    auto sc = std::make_unique<SystemCOracle>(elf_path);
#endif

    // Reset (rst_n is active-low)
    dut->clk = 0;
    dut->rst_n = 0;
    for (int i = 0; i < 10; i++) {
        dut->clk = !dut->clk;
        dut->eval();
    }
    dut->rst_n = 1;

    // Main simulation loop
    uint64_t cycle = 0;
    uint64_t retired = 0;
    uint64_t mismatches = 0;
    bool done = false;

    while (!done && cycle < timeout) {
        // Posedge
        dut->clk = 1;
        dut->eval();

        // Check RVVI
        RVVIState rvvi = read_rvvi(dut.get());
        if (rvvi.valid) {
            // Step Spike, advancing past instructions the RTL doesn't
            // report (e.g. branches/jumps resolved in the fetch stage)
            SpikeStepResult spike_r = spike->step();
            int skip = 0;
            while (spike_r.pc != rvvi.pc && skip < 8) {
                spike_r = spike->step();
                skip++;
            }

            // Compare PC
            if (rvvi.pc != spike_r.pc) {
                fprintf(stderr,
                    "MISMATCH at retirement #%lu (cycle %lu): "
                    "PC RTL=0x%08x Spike=0x%08x (skipped %d)\n",
                    retired, cycle, rvvi.pc, spike_r.pc, skip);
                mismatches++;
            }

            // Compare instruction word
            if (rvvi.insn != spike_r.insn) {
                fprintf(stderr,
                    "MISMATCH at retirement #%lu (cycle %lu): "
                    "insn RTL=0x%08x Spike=0x%08x\n",
                    retired, cycle, rvvi.insn, spike_r.insn);
                mismatches++;
            }

            // Compare register writeback (warning only â€” PRF 3rd read
            // port has a known timing issue with RVVI rd_data reporting)
            if (rvvi.rd_valid && spike_r.rd != 0) {
                if (rvvi.rd_data != spike_r.rd_value) {
                    fprintf(stderr,
                        "WARNING at retirement #%lu (cycle %lu): "
                        "x%u RTL=0x%08x Spike=0x%08x (rd_data)\n",
                        retired, cycle, spike_r.rd, rvvi.rd_data, spike_r.rd_value);
                }
            }

            // Compare FP register writeback (when Spike detects FP write)
            if (spike_r.frd_valid) {
                // TODO: Compare against RTL RVVI FP signals when available
                // For now, just log FP writes from Spike for debugging
            }

#ifdef HAS_SYSTEMC
            // 3-way: compare SystemC
            SystemCStepResult sc_r = sc->step();
            if (rvvi.pc != sc_r.pc) {
                fprintf(stderr,
                    "MISMATCH at retirement #%lu: "
                    "PC RTL=0x%08x SC=0x%08x Spike=0x%08x\n",
                    retired, rvvi.pc, sc_r.pc, spike_r.pc);
                // Fault isolation
                if (sc_r.pc == spike_r.pc)
                    fprintf(stderr, "  -> SV codegen bug (RTL wrong, SC+Spike agree)\n");
                else if (rvvi.pc == sc_r.pc)
                    fprintf(stderr, "  -> Spike disagree (RTL+SC agree)\n");
                else
                    fprintf(stderr, "  -> Lean circuit bug (RTL+SC both wrong)\n");
                mismatches++;
            }
#endif

            retired++;

            // Check for tohost write (test completion)
            // tohost is at address 0x1000 in our test programs
            // The testbench SV checks this internally, but we also monitor
            if (mismatches > 10) {
                fprintf(stderr, "Too many mismatches, aborting.\n");
                done = true;
            }
        }

        // Negedge
        dut->clk = 0;
        dut->eval();
        cycle++;
    }

    // Check final state
    uint32_t tohost = dut->o_tohost;
    printf("Cosimulation complete:\n");
    printf("  Cycles:      %lu\n", cycle);
    printf("  Retired:     %lu\n", retired);
    printf("  Mismatches:  %lu\n", mismatches);
    printf("  tohost:      0x%08x\n", tohost);

    if (mismatches == 0 && tohost == 1) {
        printf("COSIM PASS\n");
        return 0;
    } else {
        printf("COSIM FAIL\n");
        return 1;
    }
}
