;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 2, @0
	SLT 12, @10
	SUB @121, 108
	SLT 12, @10
	SUB 10, <1
	SUB @1, @2
	SUB @1, @2
	SUB 280, 287
	SLT 20, @0
	SUB 1, <-1
	SUB 12, @10
	SUB @127, @106
	SUB @121, 108
	SUB 280, 287
	JMP 12
	SLT 12, @10
	SUB @121, 103
	JMN -1, @-20
	DJN -1, @-726
	SUB 102, 102
	MOV @-121, 103
	MOV @-121, 103
	MOV @-121, 103
	SUB @121, 103
	JMN -1, @-20
	JMN -1, @-20
	JMN -1, @-20
	SUB #12, @0
	CMP @121, 100
	ADD 271, 66
	ADD 271, 66
	SUB 12, @10
	SPL 0, -835
	JMP 100, 9
	SUB #12, @0
	SUB @121, 103
	JMP @12, #0
	SPL 0, -835
	SUB @127, @106
	MOV -7, <-20
	SPL 0, -835
	SPL 0, -835
	SUB @127, 106
	CMP -207, <-120
