/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [26:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_0z ? celloutsig_0_5z[0] : celloutsig_0_2z;
  assign celloutsig_1_10z = celloutsig_1_2z ? celloutsig_1_9z : celloutsig_1_0z;
  assign celloutsig_1_0z = ~((in_data[139] | in_data[189]) & in_data[141]);
  assign celloutsig_1_1z = ~((in_data[167] | in_data[118]) & (celloutsig_1_0z | in_data[119]));
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[63] ^ in_data[85];
  assign celloutsig_1_19z = celloutsig_1_16z[1] ^ celloutsig_1_11z;
  assign celloutsig_0_6z = { celloutsig_0_1z[13:3], celloutsig_0_0z, celloutsig_0_0z } === celloutsig_0_1z[12:0];
  assign celloutsig_1_6z = in_data[172:168] === celloutsig_1_3z[9:5];
  assign celloutsig_1_9z = { celloutsig_1_7z[13], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z } === { celloutsig_1_7z[21:15], celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[32], celloutsig_0_0z, celloutsig_0_7z } >= { celloutsig_0_5z[0], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[52:50], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } <= { celloutsig_0_1z[12:5], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_17z[1:0], celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_6z } && { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_7z = - { in_data[136:118], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_16z = - { celloutsig_1_3z[6:2], celloutsig_1_9z };
  assign celloutsig_0_3z = | { celloutsig_0_1z[4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_11z = | celloutsig_1_7z[11:9];
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[134];
  assign celloutsig_0_2z = celloutsig_0_1z[3] & celloutsig_0_1z[6];
  assign celloutsig_1_5z = { celloutsig_1_3z[7:2], celloutsig_1_4z } >> in_data[141:135];
  assign celloutsig_1_8z = in_data[175:166] >> { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z } << { celloutsig_1_13z[1:0], celloutsig_1_15z };
  assign celloutsig_1_3z = { in_data[179:176], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[177:175], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_5z[5:3], celloutsig_1_1z } >> { celloutsig_1_3z[9:8], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[31:18] ~^ { in_data[41:29], celloutsig_0_0z };
  assign celloutsig_1_15z = ~((celloutsig_1_5z[0] & celloutsig_1_6z) | celloutsig_1_6z);
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
