# VHDL-Programs
Program 1:
->  To realise and simulate all basic gates using Data Flow Modelling

Program 7:
->  D flip flop with synchronous reset
->  D flip flop with asynchronous reset

Program 8:
->  Design a SR flip flop
->  Design a JK flip flop
->  Design a T flip flop