// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pooling2d_fix16_HH_
#define _max_pooling2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mac_muladd_6ns_8ns_4ns_12_1_1.h"

namespace ap_rtl {

struct max_pooling2d_fix16 : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_depth;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    max_pooling2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(max_pooling2d_fix16);

    ~max_pooling2d_fix16();

    sc_trace_file* mVcdFile;

    network_mac_muladd_6ns_8ns_4ns_12_1_1<1,1,6,8,4,12>* network_mac_muladd_6ns_8ns_4ns_12_1_1_U27;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<13> > indvar_flatten39_reg_174;
    sc_signal< sc_lv<5> > out_d_0_reg_186;
    sc_signal< sc_lv<5> > out_d_0_reg_186_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > out_d_0_reg_186_pp0_iter2_reg;
    sc_signal< sc_lv<8> > indvar_flatten_reg_198;
    sc_signal< sc_lv<4> > out_h_0_reg_210;
    sc_signal< sc_lv<4> > out_h_0_reg_210_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > out_h_0_reg_210_pp0_iter2_reg;
    sc_signal< sc_lv<4> > out_w_0_reg_222;
    sc_signal< sc_lv<16> > reg_234;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln19_reg_729;
    sc_signal< sc_lv<1> > icmp_ln19_reg_729_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > reg_239;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln19_reg_729_pp0_iter2_reg;
    sc_signal< sc_lv<4> > empty_fu_244_p1;
    sc_signal< sc_lv<4> > empty_reg_678;
    sc_signal< sc_lv<8> > mul_ln9_fu_260_p2;
    sc_signal< sc_lv<8> > mul_ln9_reg_684;
    sc_signal< sc_lv<9> > zext_ln26_fu_276_p1;
    sc_signal< sc_lv<9> > zext_ln26_reg_690;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<14> > zext_ln26_1_cast4_fu_280_p1;
    sc_signal< sc_lv<14> > zext_ln26_1_cast4_reg_696;
    sc_signal< sc_lv<8> > zext_ln34_fu_284_p1;
    sc_signal< sc_lv<8> > zext_ln34_reg_702;
    sc_signal< sc_lv<12> > zext_ln34_1_cast_fu_288_p1;
    sc_signal< sc_lv<12> > zext_ln34_1_cast_reg_708;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_303_p2;
    sc_signal< sc_lv<13> > mul_ln9_1_reg_713;
    sc_signal< sc_lv<1> > icmp_ln22_fu_309_p2;
    sc_signal< sc_lv<1> > icmp_ln22_reg_718;
    sc_signal< sc_lv<9> > mul_ln26_fu_318_p2;
    sc_signal< sc_lv<9> > mul_ln26_reg_723;
    sc_signal< sc_lv<1> > icmp_ln19_fu_323_p2;
    sc_signal< sc_lv<1> > icmp_ln19_reg_729_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_729_pp0_iter4_reg;
    sc_signal< sc_lv<5> > out_d_fu_328_p2;
    sc_signal< sc_lv<5> > out_d_reg_733;
    sc_signal< sc_lv<5> > out_d_reg_733_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_d_reg_733_pp0_iter2_reg;
    sc_signal< sc_lv<5> > out_d_reg_733_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln21_fu_334_p2;
    sc_signal< sc_lv<1> > icmp_ln21_reg_740;
    sc_signal< sc_lv<1> > icmp_ln21_reg_740_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln21_reg_740_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln21_reg_740_pp0_iter3_reg;
    sc_signal< sc_lv<4> > select_ln20_fu_339_p3;
    sc_signal< sc_lv<4> > select_ln20_reg_752;
    sc_signal< sc_lv<9> > mul_ln26_1_fu_350_p2;
    sc_signal< sc_lv<9> > mul_ln26_1_reg_757;
    sc_signal< sc_lv<1> > icmp_ln22_1_fu_355_p2;
    sc_signal< sc_lv<1> > icmp_ln22_1_reg_763;
    sc_signal< sc_lv<4> > out_h_fu_360_p2;
    sc_signal< sc_lv<4> > out_h_reg_768;
    sc_signal< sc_lv<4> > out_h_reg_768_pp0_iter1_reg;
    sc_signal< sc_lv<4> > out_h_reg_768_pp0_iter2_reg;
    sc_signal< sc_lv<4> > out_h_reg_768_pp0_iter3_reg;
    sc_signal< sc_lv<1> > select_ln20_5_fu_394_p3;
    sc_signal< sc_lv<1> > select_ln20_5_reg_775;
    sc_signal< sc_lv<1> > select_ln20_5_reg_775_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln20_5_reg_775_pp0_iter2_reg;
    sc_signal< sc_lv<9> > select_ln26_1_fu_416_p3;
    sc_signal< sc_lv<9> > select_ln26_1_reg_782;
    sc_signal< sc_lv<9> > add_ln26_4_fu_424_p2;
    sc_signal< sc_lv<9> > add_ln26_4_reg_787;
    sc_signal< sc_lv<13> > add_ln19_fu_430_p2;
    sc_signal< sc_lv<13> > add_ln19_reg_792;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > select_ln19_fu_436_p3;
    sc_signal< sc_lv<5> > select_ln19_reg_797;
    sc_signal< sc_lv<14> > mul_ln26_2_fu_445_p2;
    sc_signal< sc_lv<14> > mul_ln26_2_reg_802;
    sc_signal< sc_lv<14> > mul_ln26_3_fu_453_p2;
    sc_signal< sc_lv<14> > mul_ln26_3_reg_808;
    sc_signal< sc_lv<4> > select_ln26_fu_462_p3;
    sc_signal< sc_lv<4> > select_ln26_reg_814;
    sc_signal< sc_lv<4> > select_ln26_reg_814_pp0_iter2_reg;
    sc_signal< sc_lv<4> > select_ln26_reg_814_pp0_iter3_reg;
    sc_signal< sc_lv<4> > select_ln21_fu_470_p3;
    sc_signal< sc_lv<4> > select_ln21_reg_819;
    sc_signal< sc_lv<14> > add_ln26_fu_487_p2;
    sc_signal< sc_lv<14> > add_ln26_reg_824;
    sc_signal< sc_lv<14> > add_ln26_1_fu_502_p2;
    sc_signal< sc_lv<14> > add_ln26_1_reg_830;
    sc_signal< sc_lv<14> > add_ln26_2_fu_507_p2;
    sc_signal< sc_lv<14> > add_ln26_2_reg_836;
    sc_signal< sc_lv<14> > add_ln26_2_reg_836_pp0_iter2_reg;
    sc_signal< sc_lv<14> > add_ln26_3_fu_512_p2;
    sc_signal< sc_lv<14> > add_ln26_3_reg_842;
    sc_signal< sc_lv<14> > add_ln26_3_reg_842_pp0_iter2_reg;
    sc_signal< sc_lv<14> > add_ln26_3_reg_842_pp0_iter3_reg;
    sc_signal< sc_lv<4> > out_w_fu_517_p2;
    sc_signal< sc_lv<4> > out_w_reg_848;
    sc_signal< sc_lv<8> > select_ln21_1_fu_529_p3;
    sc_signal< sc_lv<8> > select_ln21_1_reg_853;
    sc_signal< sc_lv<14> > select_ln29_fu_554_p3;
    sc_signal< sc_lv<14> > select_ln29_reg_873;
    sc_signal< sc_lv<14> > select_ln29_1_fu_570_p3;
    sc_signal< sc_lv<14> > select_ln29_1_reg_884;
    sc_signal< sc_lv<8> > mul_ln34_fu_588_p2;
    sc_signal< sc_lv<8> > mul_ln34_reg_900;
    sc_signal< sc_lv<16> > input_load_4_reg_906;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<8> > tmp4_fu_597_p2;
    sc_signal< sc_lv<8> > tmp4_reg_911;
    sc_signal< sc_lv<8> > mul_ln34_1_fu_605_p2;
    sc_signal< sc_lv<8> > mul_ln34_1_reg_916;
    sc_signal< sc_lv<14> > select_ln29_2_fu_615_p3;
    sc_signal< sc_lv<14> > select_ln29_2_reg_922;
    sc_signal< sc_lv<8> > select_ln26_2_fu_640_p3;
    sc_signal< sc_lv<8> > select_ln26_2_reg_927;
    sc_signal< sc_lv<12> > grp_fu_661_p3;
    sc_signal< sc_lv<12> > add_ln34_reg_937;
    sc_signal< sc_lv<16> > input_load_6_reg_942;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter3_state16;
    sc_signal< sc_lv<13> > ap_phi_mux_indvar_flatten39_phi_fu_178_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_190_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_202_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<4> > ap_phi_mux_out_h_0_phi_fu_214_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_w_0_phi_fu_226_p4;
    sc_signal< sc_lv<64> > zext_ln26_8_fu_536_p1;
    sc_signal< sc_lv<64> > zext_ln26_10_fu_540_p1;
    sc_signal< sc_lv<64> > zext_ln26_11_fu_544_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln29_fu_560_p1;
    sc_signal< sc_lv<64> > zext_ln26_12_fu_576_p1;
    sc_signal< sc_lv<64> > zext_ln29_1_fu_580_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln29_2_fu_653_p1;
    sc_signal< sc_lv<64> > zext_ln34_2_fu_657_p1;
    sc_signal< sc_lv<5> > empty_fu_244_p0;
    sc_signal< sc_lv<5> > empty_51_fu_248_p0;
    sc_signal< sc_lv<4> > empty_51_fu_248_p1;
    sc_signal< sc_lv<4> > mul_ln9_fu_260_p0;
    sc_signal< sc_lv<4> > mul_ln9_fu_260_p1;
    sc_signal< sc_lv<5> > sext_ln9_fu_266_p0;
    sc_signal< sc_lv<5> > sext_ln9_1_fu_269_p0;
    sc_signal< sc_lv<7> > sext_ln9_2_fu_272_p1;
    sc_signal< sc_lv<6> > sext_ln9_1_fu_269_p1;
    sc_signal< sc_lv<6> > sext_ln9_fu_266_p1;
    sc_signal< sc_lv<5> > empty_52_fu_292_p1;
    sc_signal< sc_lv<5> > mul_ln9_1_fu_303_p0;
    sc_signal< sc_lv<8> > mul_ln9_1_fu_303_p1;
    sc_signal< sc_lv<5> > mul_ln26_fu_318_p0;
    sc_signal< sc_lv<7> > mul_ln26_fu_318_p1;
    sc_signal< sc_lv<5> > mul_ln26_1_fu_350_p0;
    sc_signal< sc_lv<7> > mul_ln26_1_fu_350_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_366_p3;
    sc_signal< sc_lv<9> > zext_ln26_3_fu_374_p1;
    sc_signal< sc_lv<9> > tmp_0_0_fu_378_p2;
    sc_signal< sc_lv<5> > shl_ln26_mid1_fu_399_p3;
    sc_signal< sc_lv<9> > zext_ln26_13_fu_406_p1;
    sc_signal< sc_lv<9> > select_ln20_1_fu_383_p3;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_410_p2;
    sc_signal< sc_lv<9> > select_ln20_3_fu_388_p3;
    sc_signal< sc_lv<7> > mul_ln26_2_fu_445_p0;
    sc_signal< sc_lv<9> > mul_ln26_2_fu_445_p1;
    sc_signal< sc_lv<7> > mul_ln26_3_fu_453_p0;
    sc_signal< sc_lv<9> > mul_ln26_3_fu_453_p1;
    sc_signal< sc_lv<1> > or_ln26_1_fu_458_p2;
    sc_signal< sc_lv<5> > shl_ln26_1_fu_475_p3;
    sc_signal< sc_lv<14> > zext_ln26_7_fu_483_p1;
    sc_signal< sc_lv<5> > or_ln26_fu_492_p2;
    sc_signal< sc_lv<14> > zext_ln26_9_fu_498_p1;
    sc_signal< sc_lv<8> > add_ln21_1_fu_523_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_548_p2;
    sc_signal< sc_lv<1> > icmp_ln29_1_fu_564_p2;
    sc_signal< sc_lv<5> > mul_ln34_fu_588_p0;
    sc_signal< sc_lv<6> > mul_ln34_fu_588_p1;
    sc_signal< sc_lv<8> > zext_ln26_2_fu_593_p1;
    sc_signal< sc_lv<5> > mul_ln34_1_fu_605_p0;
    sc_signal< sc_lv<6> > mul_ln34_1_fu_605_p1;
    sc_signal< sc_lv<1> > icmp_ln29_2_fu_610_p2;
    sc_signal< sc_lv<8> > zext_ln26_6_fu_631_p1;
    sc_signal< sc_lv<8> > select_ln20_2_fu_621_p3;
    sc_signal< sc_lv<8> > tmp4_mid1_fu_634_p2;
    sc_signal< sc_lv<8> > select_ln20_4_fu_626_p3;
    sc_signal< sc_lv<6> > grp_fu_661_p0;
    sc_signal< sc_lv<8> > grp_fu_661_p1;
    sc_signal< sc_lv<4> > grp_fu_661_p2;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<12> > grp_fu_661_p10;
    sc_signal< sc_lv<12> > grp_fu_661_p20;
    sc_signal< sc_lv<9> > mul_ln26_1_fu_350_p00;
    sc_signal< sc_lv<14> > mul_ln26_2_fu_445_p10;
    sc_signal< sc_lv<14> > mul_ln26_3_fu_453_p10;
    sc_signal< sc_lv<9> > mul_ln26_fu_318_p00;
    sc_signal< sc_lv<8> > mul_ln34_1_fu_605_p00;
    sc_signal< sc_lv<8> > mul_ln34_fu_588_p00;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_303_p00;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_303_p10;
    sc_signal< sc_lv<8> > mul_ln9_fu_260_p00;
    sc_signal< sc_lv<8> > mul_ln9_fu_260_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_state21;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln19_fu_430_p2();
    void thread_add_ln21_1_fu_523_p2();
    void thread_add_ln26_1_fu_502_p2();
    void thread_add_ln26_2_fu_507_p2();
    void thread_add_ln26_3_fu_512_p2();
    void thread_add_ln26_4_fu_424_p2();
    void thread_add_ln26_fu_487_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state12_pp0_stage1_iter2();
    void thread_ap_block_state13_pp0_stage2_iter2();
    void thread_ap_block_state14_pp0_stage3_iter2();
    void thread_ap_block_state15_pp0_stage0_iter3();
    void thread_ap_block_state16_pp0_stage1_iter3();
    void thread_ap_block_state17_pp0_stage2_iter3();
    void thread_ap_block_state18_pp0_stage3_iter3();
    void thread_ap_block_state19_pp0_stage0_iter4();
    void thread_ap_block_state20_pp0_stage1_iter4();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter3_state16();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten39_phi_fu_178_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_202_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_190_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_214_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_226_p4();
    void thread_ap_ready();
    void thread_empty_51_fu_248_p0();
    void thread_empty_51_fu_248_p1();
    void thread_empty_52_fu_292_p1();
    void thread_empty_fu_244_p0();
    void thread_empty_fu_244_p1();
    void thread_grp_fu_661_p0();
    void thread_grp_fu_661_p1();
    void thread_grp_fu_661_p10();
    void thread_grp_fu_661_p2();
    void thread_grp_fu_661_p20();
    void thread_icmp_ln19_fu_323_p2();
    void thread_icmp_ln21_fu_334_p2();
    void thread_icmp_ln22_1_fu_355_p2();
    void thread_icmp_ln22_fu_309_p2();
    void thread_icmp_ln29_1_fu_564_p2();
    void thread_icmp_ln29_2_fu_610_p2();
    void thread_icmp_ln29_fu_548_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_mul_ln26_1_fu_350_p0();
    void thread_mul_ln26_1_fu_350_p00();
    void thread_mul_ln26_1_fu_350_p1();
    void thread_mul_ln26_1_fu_350_p2();
    void thread_mul_ln26_2_fu_445_p0();
    void thread_mul_ln26_2_fu_445_p1();
    void thread_mul_ln26_2_fu_445_p10();
    void thread_mul_ln26_2_fu_445_p2();
    void thread_mul_ln26_3_fu_453_p0();
    void thread_mul_ln26_3_fu_453_p1();
    void thread_mul_ln26_3_fu_453_p10();
    void thread_mul_ln26_3_fu_453_p2();
    void thread_mul_ln26_fu_318_p0();
    void thread_mul_ln26_fu_318_p00();
    void thread_mul_ln26_fu_318_p1();
    void thread_mul_ln26_fu_318_p2();
    void thread_mul_ln34_1_fu_605_p0();
    void thread_mul_ln34_1_fu_605_p00();
    void thread_mul_ln34_1_fu_605_p1();
    void thread_mul_ln34_1_fu_605_p2();
    void thread_mul_ln34_fu_588_p0();
    void thread_mul_ln34_fu_588_p00();
    void thread_mul_ln34_fu_588_p1();
    void thread_mul_ln34_fu_588_p2();
    void thread_mul_ln9_1_fu_303_p0();
    void thread_mul_ln9_1_fu_303_p00();
    void thread_mul_ln9_1_fu_303_p1();
    void thread_mul_ln9_1_fu_303_p10();
    void thread_mul_ln9_1_fu_303_p2();
    void thread_mul_ln9_fu_260_p0();
    void thread_mul_ln9_fu_260_p00();
    void thread_mul_ln9_fu_260_p1();
    void thread_mul_ln9_fu_260_p10();
    void thread_mul_ln9_fu_260_p2();
    void thread_or_ln26_1_fu_458_p2();
    void thread_or_ln26_fu_492_p2();
    void thread_out_d_fu_328_p2();
    void thread_out_h_fu_360_p2();
    void thread_out_w_fu_517_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln19_fu_436_p3();
    void thread_select_ln20_1_fu_383_p3();
    void thread_select_ln20_2_fu_621_p3();
    void thread_select_ln20_3_fu_388_p3();
    void thread_select_ln20_4_fu_626_p3();
    void thread_select_ln20_5_fu_394_p3();
    void thread_select_ln20_fu_339_p3();
    void thread_select_ln21_1_fu_529_p3();
    void thread_select_ln21_fu_470_p3();
    void thread_select_ln26_1_fu_416_p3();
    void thread_select_ln26_2_fu_640_p3();
    void thread_select_ln26_fu_462_p3();
    void thread_select_ln29_1_fu_570_p3();
    void thread_select_ln29_2_fu_615_p3();
    void thread_select_ln29_fu_554_p3();
    void thread_sext_ln9_1_fu_269_p0();
    void thread_sext_ln9_1_fu_269_p1();
    void thread_sext_ln9_2_fu_272_p1();
    void thread_sext_ln9_fu_266_p0();
    void thread_sext_ln9_fu_266_p1();
    void thread_shl_ln26_1_fu_475_p3();
    void thread_shl_ln26_mid1_fu_399_p3();
    void thread_shl_ln_fu_366_p3();
    void thread_tmp4_fu_597_p2();
    void thread_tmp4_mid1_fu_634_p2();
    void thread_tmp_0_0_fu_378_p2();
    void thread_tmp_0_0_mid1_fu_410_p2();
    void thread_zext_ln26_10_fu_540_p1();
    void thread_zext_ln26_11_fu_544_p1();
    void thread_zext_ln26_12_fu_576_p1();
    void thread_zext_ln26_13_fu_406_p1();
    void thread_zext_ln26_1_cast4_fu_280_p1();
    void thread_zext_ln26_2_fu_593_p1();
    void thread_zext_ln26_3_fu_374_p1();
    void thread_zext_ln26_6_fu_631_p1();
    void thread_zext_ln26_7_fu_483_p1();
    void thread_zext_ln26_8_fu_536_p1();
    void thread_zext_ln26_9_fu_498_p1();
    void thread_zext_ln26_fu_276_p1();
    void thread_zext_ln29_1_fu_580_p1();
    void thread_zext_ln29_2_fu_653_p1();
    void thread_zext_ln29_fu_560_p1();
    void thread_zext_ln34_1_cast_fu_288_p1();
    void thread_zext_ln34_2_fu_657_p1();
    void thread_zext_ln34_fu_284_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
