name,data_type,bit_length
ENG_LZ_HDR_SCID,uint,8
ENG_LZ_HDR_FILL1,uint,1
ENG_LZ_HDR_FLASH_BLOCK,uint,15
ENG_LZ_HDR_FILL2,uint,2
ENG_LZ_HDR_TIME_QUALITY,uint,2
ENG_LZ_HDR_USEC,uint,20
ENG_LZ_HDR_SEC,uint,32
LZ_PPT_FPGA_VER_MAJ,uint,8
LZ_PPT_FPGA_VERS_MIN,uint,8
LZ_PPT_BATTCHG_I,uint,16
LZ_PPT_BATTEND_V,uint,16
LZ_PPT_CTRL_SRST,uint,1
LZ_PPT_CTRL_RST,uint,1
LZ_PPT_CTRL_RST2,uint,1
LZ_PPT_CTRL_RST1,uint,1
LZ_PPT_CTRL_1_SPARE,uint,1
LZ_PPT_CTRL_C_UV_LO,uint,1
LZ_PPT_CTRL_B_UV_LO,uint,1
LZ_PPT_CTRL_A_UV_LO,uint,1
LZ_PPT_CTRL_2_SPARE,uint,5
LZ_PPT_CTRL_PWM_3_EN,uint,1
LZ_PPT_CTRL_PWM_2_EN,uint,1
LZ_PPT_CTRL_PWM_1_EN,uint,1
LZ_PPT_SA_A_OL_INTERVAL,uint,16
LZ_PPT_SA_A_OL_COUNT,uint,16
LZ_PPT_SA_A_OL_LIMIT,uint,16
LZ_PPT_SA_A_SS_PWM,uint,16
LZ_PPT_SA_B_OL_INTERVAL,uint,16
LZ_PPT_SA_B_OL_COUNT,uint,16
LZ_PPT_SA_B_OL_LIMIT,uint,16
LZ_PPT_SA_B_SS_PWM,uint,16
LZ_PPT_SA_C_OL_INTERVAL,uint,16
LZ_PPT_SA_C_OL_COUNT,uint,16
LZ_PPT_SA_C_OL_LIMIT,uint,16
LZ_PPT_SA_C_SS_PWM,uint,16
LZ_PPT_STAT_1_SPARE,uint,1
LZ_PPT_STAT_PO_C_EN,uint,1
LZ_PPT_STAT_PO_B_EN,uint,1
LZ_PPT_STAT_PO_A_EN,uint,1
LZ_PPT_STAT_2_SPARE,uint,1
LZ_PPT_STAT_OL_C_SS_EN,uint,1
LZ_PPT_STAT_OL_B_SS_EN,uint,1
LZ_PPT_STAT_OL_A_SS_EN,uint,1
LZ_PPT_STAT_SEP,uint,1
LZ_PPT_STAT_SEP_SW3,uint,1
LZ_PPT_STAT_SEP_SW2,uint,1
LZ_PPT_STAT_SEP_SW1,uint,1
LZ_PPT_STAT_3_SPARE,uint,1
LZ_PPT_STAT_EOL_STS,uint,1
LZ_PPT_STAT_EBUS_STS,uint,1
LZ_PPT_STAT_LVPS_STS,uint,1
LZ_PPT_SA_A_PAO_CLIMB_RATE,uint,16
LZ_PPT_SA_A_PAO_STEP,uint,16
LZ_PPT_SA_B_PAO_CLIMB_RATE,uint,16
LZ_PPT_SA_B_PAO_STEP,uint,16
LZ_PPT_SA_C_PAO_CLIMB_RATE,uint,16
LZ_PPT_SA_C_PAO_STEP,uint,16
LZ_PPT_CTRLLP_ERR_V,uint,12
LZ_PPT_SA_A_V,uint,12
LZ_PPT_SA_A_I,uint,12
LZ_PPT_SA_B_V,uint,12
LZ_PPT_SA_B_I,uint,12
LZ_PPT_SA_C_V,uint,12
LZ_PPT_SA_C_I,uint,12
LZ_PPT_BATT_BAL_V,uint,12
LZ_PPT_BATT_BAL_I,uint,12
LZ_PPT_ESSBUS_I,uint,12
LZ_PPT_SA_A_CONV_TEMP,uint,12
LZ_PPT_SA_B_CONV_TEMP,uint,12
LZ_PPT_SA_C_CONV_TEMP,uint,12
LZ_PPT_BATT_INT_TEMP2,uint,12
LZ_PPT_BATT_INT_TEMP1,uint,12
LZ_PPT_SA_A_TEMP,uint,12
LZ_PPT_SA_B_TEMP,uint,12
LZ_PPT_SA_C_TEMP,uint,12
LZ_PPT_HK_P1P5V,uint,12
LZ_PPT_HK_P3P3V,uint,12
LZ_PPT_HK_TEMP,uint,12
LZ_PPT_ADC_P2P5VREF,uint,12
LZ_PPT_RESP_CNT,uint,8
LZ_P1_P01_NFI_DET_PRI__WFI_DET_PRI,uint,12
LZ_P1_P02_NFI_ICM_PRI__WFI_ICM_PRI,uint,12
LZ_P1_P03_NFI_BAFFWD_PY__WFI_OLA_PRI,uint,12
LZ_P1_P04_NFI_BAFAFT_PZ__WFI_CLAM_PRI,uint,12
LZ_P1_P05_NFI_PFW_MOT__WFI_PFW_MOT,uint,12
LZ_P1_P06_NFI_HOPA__WFI_RAD_CEN,uint,12
LZ_P1_P07_CEB_BASE_PRI,uint,12
LZ_P1_P08_STM_DET_PRI__WFI_CAM_MX,uint,12
LZ_P1_P09_STM_ELEC__WFI_COLDF_PZ,uint,12
LZ_P1_PRT_CAL_1,uint,12
LZ_P1_T01_CSS4_PX_PRI,uint,12
LZ_P1_T02_RADIATOR_PY,uint,12
LZ_P1_T03_CSS3_MY,uint,12
LZ_P1_T04_TOWER_CSS1_PZ_PRI,uint,12
LZ_P1_T05_HYDROS_BASE_PRI,uint,12
LZ_P1_T06_XTS_BASE,uint,12
LZ_P1_T07_RW_BRACKET_PRI,uint,12
LZ_P1_T08_BASEBOX_MY,uint,12
LZ_P1_T09_XACT_BASE,uint,12
LZ_P1_T10_BATT_BASE_PRI,uint,12
LZ_P1_LVPS_3V3_TEMP,uint,12
LZ_P1_LVPS_12V_TEMP,uint,12
LZ_P1_PRT_CAL_2,uint,12
LZ_P2_PRT_CAL_2,uint,12
LZ_P1_TLM_P12V_I,uint,12
LZ_P1_TLM_N12V_I,uint,12
LZ_P1_TLM_P5V_I,uint,12
LZ_P1_TLM_P3V3_I,uint,12
LZ_P1_TLM_P3V3_GPS_I,uint,12
LZ_P1_XACT_HVBUS_ISNS,uint,12
LZ_P1_TINI_PRI_ISNS,uint,12
LZ_P1_HOPA_PRI_ISNS,uint,12
LZ_P1_UNSW_SPARE_1,uint,12
LZ_P1_HYDROS_EZ_ISNS,uint,12
LZ_P1_SW_SPARE_1_ISNS,uint,12
LZ_P1_HYDROS_MAIN_ISNS,uint,12
LZ_P1_CEB_PRI_ISNS,uint,12
LZ_P1_STEP_PRI_ISNS,uint,12
LZ_P1_PAM1_P1V2_V,uint,12
LZ_P1_PRT_CAL_3,uint,12
LZ_P1_PRT_ZOOM,uint,12
LZ_P1_PRT_CAL_4,uint,12
LZ_P2_P10_NFI_DET_RED__WFI_DET_RED,uint,12
LZ_P2_P11_NFI_ICM_RED__WFI_ICM_RED,uint,12
LZ_P2_P12_NFI_BAFFWD_MY__WFI_OLA_RED,uint,12
LZ_P2_P13_NFI_BAFAFT_MZ__WFI_CLAM_RED,uint,12
LZ_P2_P14_NFI_LENS_BRL__WFI_SOL_VAN,uint,12
LZ_P2_P15_NFI_PFW_HSNG__WFI_HOPA,uint,12
LZ_P2_P16_CEB_BASE_RED,uint,12
LZ_P2_P17_STM_DET_RED__WFI_CAM_MY,uint,12
LZ_P2_P18_IAU_BASE,uint,12
LZ_P2_PRT_CAL_1,uint,12
LZ_P2_T11_CSS4_PX_RED,uint,12
LZ_P2_T12_PAYLOAD_DECK,uint,12
LZ_P2_T13_RADIATOR_CSS2_MX,uint,12
LZ_P2_T14_TOWER_CSS1_PZ_RED,uint,12
LZ_P2_T15_HYDROS_BASE_RED,uint,12
LZ_P2_T16_RW_AUX_PX,uint,12
LZ_P2_T17_RW_BRACKET_RED,uint,12
LZ_P2_T18_BASEBOX_MX,uint,12
LZ_P2_T19_NST_BASE,uint,12
LZ_P2_T20_BATT_BASE_RED,uint,12
LZ_P2_PROC_TEMP,uint,12
LZ_P2_SDRAM_TEMP,uint,12
LZ_P2_FPGA1_TEMP,uint,12
LZ_P2_FPGA2_TEMP,uint,12
LZ_P2_TLM_P12V_V,uint,12
LZ_P2_TLM_N12V_V,uint,12
LZ_P2_TLM_P5V_V,uint,12
LZ_P2_TLM_P3V3_V,uint,12
LZ_P2_TLM_P3V3_GPS_V,uint,12
LZ_P2_XACT_LVBUS_ISNS,uint,12
LZ_P2_TINI_RED_ISNS,uint,12
LZ_P2_HOPA_RED_ISNS,uint,12
LZ_P2_XTS_MAIN_ISNS,uint,12
LZ_P2_XTS_AUX_ISNS,uint,12
LZ_P2_SW_SPARE_2_ISNS,uint,12
LZ_P2_STEAM_ISNS,uint,12
LZ_P2_CEB_RED_ISNS,uint,12
LZ_P2_STEP_RED_ISNS,uint,12
LZ_P2_PAM2_AGND_V,uint,12
LZ_P2_PRT_CAL_3,uint,12
LZ_P2_PRT_ZOOM,uint,12
LZ_P2_PRT_CAL_4,uint,12
LZ_CENT_SCF_VER_PED,uint,8
LZ_CENT_SCF_VER_MAJ,uint,8
LZ_CENT_SCF_VER_MIN,uint,8
LZ_CENT_SCID_SEL,uint,8
LZ_CENT_LAST_RST_SPARE,uint,4
LZ_CENT_LAST_RST_LZ_FSW,uint,1
LZ_CENT_LAST_RST_LZ_SC,uint,1
LZ_CENT_LAST_RST_WDT,uint,1
LZ_CENT_LAST_RST_POR,uint,1
LZ_CENT_SYS_STAT_SPARE,uint,7
LZ_CENT_SYS_STAT_XTS_OVR,uint,1
LZ_CENT_SYS_STAT_BW3,uint,1
LZ_CENT_SYS_STAT_BW2,uint,1
LZ_CENT_SYS_STAT_BW1,uint,1
LZ_CENT_SYS_STAT_PPT_FLT,uint,1
LZ_CENT_SYS_STAT_FLASH_WP,uint,1
LZ_CENT_SYS_STAT_FLASH_PE,uint,1
LZ_CENT_SYS_STAT_XTS_FLT,uint,1
LZ_CENT_SYS_STAT_HYD_FLT,uint,1
LZ_CENT_SYS_STAT_XB_TX,uint,1
LZ_CENT_SYS_STAT_SB_TX,uint,1
LZ_CENT_SYS_STAT_SB_RX,uint,1
LZ_CENT_SYS_STAT_GSE_EN,uint,1
LZ_CENT_SYS_STAT_BW_INH,uint,1
LZ_CENT_SYS_STAT_GPS_SYNC,uint,1
LZ_CENT_SYS_STAT_WDT_EN,uint,1
LZ_CENT_SYS_STAT_MRAM_WP,uint,1
LZ_CENT_CLK_CTRL_PCS_TICK_CNT,uint,8
LZ_CENT_CLK_CTRL_SPARE,uint,8
LZ_CENT_CLK_CTRL_DIV,uint,7
LZ_CENT_CLK_CTRL_DLL_EN,uint,1
LZ_CENT_WDG_TIMER_EXP,uint,16
LZ_CENT_INT_PEND_1_SPARE,uint,6
LZ_CENT_INT_PEND_PROP_FLT,uint,1
LZ_CENT_INT_PEND_RAD_FLT,uint,1
LZ_CENT_INT_PEND_2_SPARE,uint,1
LZ_CENT_INT_PEND_2_LED,uint,1
LZ_CENT_INT_PEND_1_LED,uint,1
LZ_CENT_INT_PEND_PFW_POS,uint,1
LZ_CENT_INT_PEND_STM_ACQ,uint,1
LZ_CENT_INT_PEND_STM_UART,uint,1
LZ_CENT_INT_PEND_INST_ACQ,uint,1
LZ_CENT_INT_PEND_INST_SPW,uint,1
LZ_CENT_INT_PEND_FMERR,uint,1
LZ_CENT_INT_PEND_FBBLK,uint,1
LZ_CENT_INT_PEND_FFSW,uint,1
LZ_CENT_INT_PEND_FEADR,uint,1
LZ_CENT_INT_PEND_FPBADR,uint,1
LZ_CENT_INT_PEND_FSRADR,uint,1
LZ_CENT_INT_PEND_FIRADR,uint,1
LZ_CENT_INT_PEND_SDRAM,uint,1
LZ_CENT_INT_PEND_PPT,uint,1
LZ_CENT_INT_PEND_3_SPARE,uint,1
LZ_CENT_INT_PEND_XTS,uint,1
LZ_CENT_INT_PEND_LZ_TLM,uint,1
LZ_CENT_INT_PEND_CMD,uint,1
LZ_CENT_INT_PEND_GS_LOCK,uint,1
LZ_CENT_INT_PEND_1PPS,uint,1
LZ_CENT_INT_PEND_TICK,uint,1
LZ_CENT_INT_MASK_1_SPARE,uint,6
LZ_CENT_INT_MASK_PROP_FLT,uint,1
LZ_CENT_INT_MASK_RAD_FLT,uint,1
LZ_CENT_INT_MASK_2_SPARE,uint,1
LZ_CENT_INT_MASK_2_LED,uint,1
LZ_CENT_INT_MASK_1_LED,uint,1
LZ_CENT_INT_MASK_PFW_POS,uint,1
LZ_CENT_INT_MASK_STM_ACQ,uint,1
LZ_CENT_INT_MASK_STM_UART,uint,1
LZ_CENT_INT_MASK_INST_ACQ,uint,1
LZ_CENT_INT_MASK_INST_SPW,uint,1
LZ_CENT_INT_MASK_FMERR,uint,1
LZ_CENT_INT_MASK_FBBLK,uint,1
LZ_CENT_INT_MASK_FFSW,uint,1
LZ_CENT_INT_MASK_FEADR,uint,1
LZ_CENT_INT_MASK_FPBADR,uint,1
LZ_CENT_INT_MASK_FSRADR,uint,1
LZ_CENT_INT_MASK_FIRADR,uint,1
LZ_CENT_INT_MASK_SDRAM,uint,1
LZ_CENT_INT_MASK_PPT,uint,1
LZ_CENT_INT_MASK_3_SPARE,uint,1
LZ_CENT_INT_MASK_XTS,uint,1
LZ_CENT_INT_MASK_LZ_TLM,uint,1
LZ_CENT_INT_MASK_CMD,uint,1
LZ_CENT_INT_MASK_GS_LOCK,uint,1
LZ_CENT_INT_MASK_1PPS,uint,1
LZ_CENT_INT_MASK_TICK,uint,1
LZ_CENT_INT_MUX1_FMERR,uint,2
LZ_CENT_INT_MUX1_FBBLK,uint,2
LZ_CENT_INT_MUX1_FFSW,uint,2
LZ_CENT_INT_MUX1_FEADR,uint,2
LZ_CENT_INT_MUX1_FPBADR,uint,2
LZ_CENT_INT_MUX1_FSRADR,uint,2
LZ_CENT_INT_MUX1_FIRADR,uint,2
LZ_CENT_INT_MUX1_SDRAM,uint,2
LZ_CENT_INT_MUX1_PPT,uint,2
LZ_CENT_INT_MUX1_SPARE,uint,2
LZ_CENT_INT_MUX1_XTS,uint,2
LZ_CENT_INT_MUX1_LZ_TLM,uint,2
LZ_CENT_INT_MUX1_CMD,uint,2
LZ_CENT_INT_MUX1_GS_LOCK,uint,2
LZ_CENT_INT_MUX1_1PPS,uint,2
LZ_CENT_INT_MUX1_TICK,uint,2
LZ_CENT_INT_MUX2_1_SPARE,uint,12
LZ_CENT_INT_MUX2_PROP_FLT,uint,2
LZ_CENT_INT_MUX2_RAD_FLT,uint,2
LZ_CENT_INT_MUX2_2_SPARE,uint,2
LZ_CENT_INT_MUX2_2_LED,uint,2
LZ_CENT_INT_MUX2_1_LED,uint,2
LZ_CENT_INT_MUX2_PFW_POS,uint,2
LZ_CENT_INT_MUX2_STM_ACQ,uint,2
LZ_CENT_INT_MUX2_STM_UART,uint,2
LZ_CENT_INT_MUX2_INST_ACQ,uint,2
LZ_CENT_INT_MUX2_INST_SPW,uint,2
LZ_CENT_PPT_CTRL_SPARE,uint,1
LZ_CENT_PPT_CTRL_BUSY,uint,1
LZ_CENT_PPT_CTRL_FRM_ERR,uint,1
LZ_CENT_PPT_CTRL_PAR_ERR,uint,1
LZ_CENT_PPT_CTRL_TM_OUT,uint,1
LZ_CENT_PPT_CTRL_CS_ERR,uint,1
LZ_CENT_PPT_CTRL_NACK,uint,1
LZ_CENT_PPT_CTRL_ACK,uint,1
LZ_CENT_PPT_CTRL_RDWR,uint,1
LZ_CENT_PPT_CTRL_ADDR,uint,7
LZ_CENT_PPT_CTRL_VAL,uint,16
LZ_CENT_LVPS_CTRL_SPARE,uint,6
LZ_CENT_LVPS_CTRL_SYNC,uint,1
LZ_CENT_LVPS_CTRL_LOAD,uint,1
LZ_CENT_FLASH_STAT_BUSY,uint,8
LZ_CENT_FLASH_STAT_INIT,uint,1
LZ_CENT_FLASH_STAT_FSW_BUSY,uint,1
LZ_CENT_FLASH_STAT_ERS_ADR_REQ,uint,1
LZ_CENT_FLASH_STAT_PBK_ADR_REQ,uint,1
LZ_CENT_FLASH_STAT_STM_REC_ADR_REQ,uint,1
LZ_CENT_FLASH_STAT_INST_REC_ADR_REQ,uint,1
LZ_CENT_FLASH_STAT_PBK_VC3,uint,1
LZ_CENT_FLASH_STAT_PBK_SPARE,uint,3
LZ_CENT_FLASH_STAT_ERS,uint,1
LZ_CENT_FLASH_STAT_PBK,uint,1
LZ_CENT_FLASH_STAT_STM_REC,uint,1
LZ_CENT_FLASH_STAT_INST_REC,uint,1
LZ_CENT_FLASH_STAT_WP_EN,uint,1
LZ_CENT_FLASH_STAT_PWR_EN,uint,1
LZ_CENT_FLASH_BAD_BLK_1_SPARE,uint,4
LZ_CENT_FLASH_BAD_BLK_ERS,uint,1
LZ_CENT_FLASH_BAD_BLK_FREC,uint,1
LZ_CENT_FLASH_BAD_BLK_SREC,uint,1
LZ_CENT_FLASH_BAD_BLK_IREC,uint,1
LZ_CENT_FLASH_BAD_BLK_2_SPARE,uint,1
LZ_CENT_FLASH_BAD_BLK_DIE,uint,3
LZ_CENT_FLASH_BAD_BLK_ADDR,uint,12
LZ_CENT_FSW_SCRATCHPAD_1,uint,32
LZ_CENT_FSW_SCRATCHPAD_2,uint,32
LZ_CENT_FSW_SCRATCHPAD_3,uint,32
LZ_CENT_FSW_SCRATCHPAD_4,uint,32
LZ_CENT_FSW_SCRATCHPAD_5,uint,32
LZ_CENT_FSW_SCRATCHPAD_6,uint,32
LZ_CENT_FSW_SCRATCHPAD_7,uint,32
LZ_CENT_FSW_SCRATCHPAD_8,uint,32
LZ_CENT_L0_CMD_ACC_CNT,uint,16
LZ_CENT_L0_CMD_REJ_CNT,uint,16
LZ_CENT_FSW_GPR_1,uint,32
LZ_CENT_FSW_GPR_2,uint,32
LZ_CENT_FSW_GPR_3,uint,32
LZ_CENT_FSW_GPR_4,uint,32
LZ_CENT_FSW_GPR_5,uint,32
LZ_CENT_FSW_GPR_6,uint,32
LZ_CENT_CMD_FIFO_STAT_SPARE,uint,1
LZ_CENT_CMD_FIFO_STAT_OF,uint,1
LZ_CENT_CMD_FIFO_STAT_FULL,uint,1
LZ_CENT_CMD_FIFO_STAT_3QTR,uint,1
LZ_CENT_CMD_FIFO_STAT_HALF,uint,1
LZ_CENT_CMD_FIFO_STAT_1QTR,uint,1
LZ_CENT_CMD_FIFO_STAT_EMPTY,uint,1
LZ_CENT_CMD_FIFO_STAT_CB_RDY,uint,1
LZ_CENT_CMD_CB_AVAIL_CNT,uint,16
LZ_CENT_CMD_CB_ACC_CNT,uint,16
LZ_CENT_CMD_CB_REJ_CNT,uint,16
LZ_CENT_L0_TLM_FIFO_STAT_SPARE,uint,1
LZ_CENT_L0_TLM_FIFO_STAT_OF,uint,1
LZ_CENT_L0_TLM_FIFO_STAT_FULL,uint,1
LZ_CENT_L0_TLM_FIFO_STAT_3QTR,uint,1
LZ_CENT_L0_TLM_FIFO_STAT_HALF,uint,1
LZ_CENT_L0_TLM_FIFO_STAT_1QTR,uint,1
LZ_CENT_L0_TLM_FIFO_STAT_EMPTY,uint,1
LZ_CENT_L0_TLM_FIFO_STAT_PKT_RDY,uint,1
LZ_CENT_VC1_FIFO_STAT_SPARE,uint,1
LZ_CENT_VC1_FIFO_STAT_OF,uint,1
LZ_CENT_VC1_FIFO_STAT_FULL,uint,1
LZ_CENT_VC1_FIFO_STAT_3QTR,uint,1
LZ_CENT_VC1_FIFO_STAT_HALF,uint,1
LZ_CENT_VC1_FIFO_STAT_1QTR,uint,1
LZ_CENT_VC1_FIFO_STAT_EMPTY,uint,1
LZ_CENT_VC1_FIFO_STAT_WR_RDY,uint,1
LZ_CENT_SBAND_VC0_FRAME_CNT,uint,24
LZ_CENT_SBAND_VC1_FRAME_CNT,uint,24
LZ_CENT_SBAND_VC2_FRAME_CNT,uint,24
LZ_CENT_SBAND_VC3_FRAME_CNT,uint,24
LZ_CENT_SBAND_VC63_FRAME_CNT,uint,24
LZ_CENT_XBAND_VC0_FRAME_CNT,uint,24
LZ_CENT_XBAND_VC1_FRAME_CNT,uint,24
LZ_CENT_XBAND_VC2_FRAME_CNT,uint,24
LZ_CENT_XBAND_VC3_FRAME_CNT,uint,24
LZ_CENT_XBAND_VC63_FRAME_CNT,uint,24
LZ_CENT_VC_ROUTE_SPARE,uint,4
LZ_CENT_VC_ROUTE_VC3,uint,1
LZ_CENT_VC_ROUTE_VC2,uint,1
LZ_CENT_VC_ROUTE_VC1,uint,1
LZ_CENT_VC_ROUTE_VC0,uint,1
LZ_CENT_SBAND_XMIT_EN_TIME_REMAIN,uint,16
LZ_CENT_XBAND_XMIT_EN_TIME_REMAIN,uint,16
LZ_CENT_SBAND_DLNK_BAUD_RATE,uint,16
LZ_CENT_XTS_STAT_RESP_CNT,uint,12
LZ_CENT_XTS_STAT_CMD_CNT,uint,12
LZ_CENT_XTS_STAT_BUSY,uint,1
LZ_CENT_XTS_STAT_RESP_OF,uint,1
LZ_CENT_XTS_STAT_RESP_TO,uint,1
LZ_CENT_XTS_STAT_UART_FERR,uint,1
LZ_CENT_XTS_STAT_RESP_RDY,uint,1
LZ_CENT_XTS_STAT_CMD_OF,uint,1
LZ_CENT_XTS_STAT_CMD_SENDING,uint,1
LZ_CENT_XTS_STAT_XTS_PWR_EN,uint,1
LZ_CENT_XTS_HW_CMD_ERR_CODE,uint,32
LZ_CENT_XTS_HW_CMD_ERR_CNT,uint,16
LZ_CENT_XTS_HW_INV_CMD_CNT,uint,16
LZ_CENT_GPS_SW_OC_THRESH,uint,16
LZ_CENT_GPS_SW_OCF,uint,7
LZ_CENT_GPS_SW_STATUS,uint,1
LZ_CENT_HYDROS_SW_EZ_OC_THRESH,uint,12
LZ_CENT_HYDROS_SW_MAIN_OC_THRESH,uint,12
LZ_CENT_HYDROS_SW_PWR_EN,uint,4
LZ_CENT_HYDROS_SW_EZ_OCF,uint,1
LZ_CENT_HYDROS_SW_MAIN_OCF,uint,1
LZ_CENT_HYDROS_SW_EZ_STATUS,uint,1
LZ_CENT_HYDROS_SW_MAIN_STATUS,uint,1
LZ_CENT_CEB_SW_RED_OC_THRESH,uint,12
LZ_CENT_CEB_SW_PRI_OC_THRESH,uint,12
LZ_CENT_CEB_SW_RED_OCF,uint,5
LZ_CENT_CEB_SW_PRI_OCF,uint,1
LZ_CENT_CEB_SW_RED_STATUS,uint,1
LZ_CENT_CEB_SW_PRI_STATUS,uint,1
LZ_CENT_XTS_SW_OC_THRESH,uint,16
LZ_CENT_XTS_SW_OCF,uint,7
LZ_CENT_XTS_SW_STATUS,uint,1
LZ_CENT_STEAM_SW_OC_THRESH,uint,16
LZ_CENT_STEAM_SW_OCF,uint,7
LZ_CENT_STEAM_SW_STATUS,uint,1
LZ_CENT_STIM_LED_PULSE_2_LED_EN,uint,1
LZ_CENT_STIM_LED_PULSE_NUM,uint,7
LZ_CENT_STIM_LED_PULSE_1_LED_EN,uint,1
LZ_CENT_STIM_LED_PULSE_DELAY,uint,7
LZ_CENT_STIM_LED_PULSE_WIDTH,uint,16
LZ_CENT_STIM_LED_AVG_I_SEQ_CNT,uint,8
LZ_CENT_STIM_LED_AVG_I_LED2,uint,12
LZ_CENT_STIM_LED_AVG_I_LED1,uint,12
LZ_CENT_AUTH_KEY,uint,16
LZ_CENT_MAC_FAIL_CNT,uint,16
LZ_CENT_IV_FAIL_CNT,uint,16
LZ_CENT_INIT_VECT_1,uint,32
LZ_CENT_INIT_VECT_2,uint,32
LZ_CENT_INIT_VECT_3,uint,32
LZ_CENT_IPF_VER_PED,uint,8
LZ_CENT_IPF_VER_MAJ,uint,8
LZ_CENT_IPF_VER_MIN,uint,8
LZ_CENT_HTR_16_STATUS,uint,1
LZ_CENT_HTR_15_STATUS,uint,1
LZ_CENT_HTR_14_STATUS,uint,1
LZ_CENT_HTR_13_STATUS,uint,1
LZ_CENT_HTR_12_STATUS,uint,1
LZ_CENT_HTR_11_STATUS,uint,1
LZ_CENT_HTR_10_STATUS,uint,1
LZ_CENT_HTR_9_STATUS,uint,1
LZ_CENT_HTR_8_STATUS,uint,1
LZ_CENT_HTR_7_STATUS,uint,1
LZ_CENT_HTR_6_STATUS,uint,1
LZ_CENT_HTR_5_STATUS,uint,1
LZ_CENT_HTR_4_STATUS,uint,1
LZ_CENT_HTR_3_STATUS,uint,1
LZ_CENT_HTR_2_STATUS,uint,1
LZ_CENT_HTR_1_STATUS,uint,1
LZ_CENT_STEP_DRV_CTRL_1_SPARE,uint,1
LZ_CENT_STEP_DRV_CTRL_DELAY,uint,15
LZ_CENT_STEP_DRV_CTRL_NUM,uint,12
LZ_CENT_STEP_DRV_CTRL_2_SPARE,uint,2
LZ_CENT_STEP_DRV_CTRL_STEP,uint,1
LZ_CENT_STEP_DRV_CTRL_PRI,uint,1
LZ_CENT_STEP_DRV_STAT_SPARE,uint,1
LZ_CENT_STEP_DRV_STAT_LAST,uint,3
LZ_CENT_STEP_DRV_STAT_STEP,uint,12
LZ_CENT_RESOLVER_CTRL_DATA,uint,16
LZ_CENT_RESOLVER_CTRL_SPARE,uint,4
LZ_CENT_RESOLVER_CTRL_VALID,uint,1
LZ_CENT_RESOLVER_CTRL_RD,uint,1
LZ_CENT_RESOLVER_CTRL_EXC_EN,uint,1
LZ_CENT_RESOLVER_CTRL_PRI,uint,1
LZ_CENT_STEAM_CTRL_RESP_CNT,uint,12
LZ_CENT_STEAM_CTRL_CMD_CNT,uint,12
LZ_CENT_STEAM_CTRL_SPARE,uint,2
LZ_CENT_STEAM_CTRL_RESP_OF,uint,1
LZ_CENT_STEAM_CTRL_HK_RDY,uint,1
LZ_CENT_STEAM_CTRL_RESP_RDY,uint,1
LZ_CENT_STEAM_CTRL_CMD_OF,uint,1
LZ_CENT_STEAM_CTRL_CMD_SENDING,uint,1
LZ_CENT_STEAM_CTRL_PWR_EN,uint,1
LZ_CENT_CEB_SPW_CONFIG_EN,uint,1
LZ_CENT_CEB_SPW_CONFIG_SEL,uint,1
LZ_CENT_CEB_SPW_CONFIG_SPD,uint,1
LZ_CENT_CEB_SPW_CONFIG_SPARE,uint,2
LZ_CENT_CEB_SPW_CONFIG_STATE,uint,3
LZ_CENT_CEB_SPW_STAT_CR_ERR_CNT,uint,8
LZ_CENT_CEB_SPW_STAT_DIS_ERR_CNT,uint,8
LZ_CENT_CEB_SPW_STAT_ESC_ERR_CNT,uint,8
LZ_CENT_CEB_SPW_STAT_PAR_ERR_CNT,uint,8
LZ_CENT_CEB_RESP_FIFO_STAT_1_SPARE,uint,4
LZ_CENT_CEB_RESP_FIFO_STAT_CNT,uint,12
LZ_CENT_CEB_RESP_FIFO_STAT_2_SPARE,uint,4
LZ_CENT_CEB_RESP_FIFO_STAT_OF,uint,1
LZ_CENT_CEB_RESP_FIFO_STAT_TO,uint,1
LZ_CENT_CEB_RESP_FIFO_STAT_RDY,uint,1
LZ_CENT_CEB_RESP_FIFO_STAT_RIP,uint,1
LZ_CENT_IMG_ACQ_STAT_1_SPARE,uint,3
LZ_CENT_IMG_ACQ_STAT_EXP_REM,uint,13
LZ_CENT_IMG_ACQ_STAT_2_SPARE,uint,8
LZ_CENT_IMG_ACQ_STAT_IDX,uint,3
LZ_CENT_IMG_ACQ_STAT_STORE,uint,1
LZ_CENT_IMG_ACQ_STAT_SHIFT,uint,1
LZ_CENT_IMG_ACQ_STAT_DELAY,uint,1
LZ_CENT_IMG_ACQ_STAT_CLEAR,uint,1
LZ_CENT_IMG_ACQ_STAT_ACQ,uint,1
LZ_CENT_IMG_COMP_CTRL_1_SPARE,uint,16
LZ_CENT_IMG_COMP_CTRL_SCALE,uint,8
LZ_CENT_IMG_COMP_CTRL_2_SPARE,uint,1
LZ_CENT_IMG_COMP_CTRL_PMB_INIT,uint,1
LZ_CENT_IMG_COMP_CTRL_CMP_BYP,uint,1
LZ_CENT_IMG_COMP_CTRL_BSEL,uint,2
LZ_CENT_IMG_COMP_CTRL_SQRT,uint,1
LZ_CENT_IMG_COMP_CTRL_JPEG,uint,1
LZ_CENT_IMG_COMP_CTRL_TEST,uint,1
LZ_SBND_RCVR_RESP_CNT,uint,8
LZ_SBND_RCVR_LINK_STATE,uint,8
LZ_SBND_RCVR_NO_RF_LOCK,uint,32
LZ_SBND_RCVR_NO_SYNC,uint,32
LZ_SBND_RCVR_NO_RESPONSE,uint,32
LZ_SBND_RCVR_TEMP_FAULT,uint,32
LZ_SBND_RCVR_VDD_FAULT,uint,32
LZ_SBND_RCVR_NO_IF_LOCK,uint,32
LZ_SBND_RCVR_BAD_CONFIG,uint,32
LZ_SBND_RCVR_TEMPERATURE,uint,64
LZ_SBND_RCVR_POWER,uint,64
LZ_SBND_RCVR_SNR,uint,64
LZ_SBND_RCVR_EBNO,uint,64
LZ_SBND_RCVR_FRAMES_RECEIVED,uint,32
LZ_SBND_RCVR_FRAME_BYTES_RECEIVED,uint,32
LZ_SBND_RCVR_CTL_LOCKED,uint,16
LZ_SBND_RCVR_CTL_UNLOCK_COUNT,uint,32
LZ_SBND_RCVR_CTL_FREQ_OFFSET,uint,64
LZ_SBND_RCVR_STL_LOCK,uint,16
LZ_SBND_RCVR_IDLE_LOCK,uint,16
LZ_SBND_RCVR_STL_UNLOCK_COUNT,uint,32
LZ_SBND_RCVR_STL_MEAS_SYMRATE,uint,64
LZ_SBND_RCVR_RSSI,uint,64
LZ_SBND_XMIT_RESP_CNT,uint,8
LZ_SBND_XMIT_LINK_STATE,uint,8
LZ_SBND_XMIT_NO_RESPONSE,uint,32
LZ_SBND_XMIT_TEMP_FAULT,uint,32
LZ_SBND_XMIT_VDD_FAULT,uint,32
LZ_SBND_XMIT_NO_IF_LOCK,uint,32
LZ_SBND_XMIT_BAD_CONFIG,uint,32
LZ_SBND_XMIT_MAX_PACKETS,uint,32
LZ_SBND_XMIT_MAX_PACKET_BYTES,uint,32
LZ_SBND_XMIT_TEMPERATURE,uint,64
LZ_SBND_XMIT_POWER,uint,64
LZ_SBND_XMIT_FRAMES_TRANSMITTED,uint,32
LZ_SBND_XMIT_FRAME_BYTES_TRANSMITTED,uint,32
LZ_XBND_XMIT_RESP_CNT,uint,8
LZ_XBND_XMIT_LINK_STATE,uint,8
LZ_XBND_XMIT_NO_RESPONSE,uint,32
LZ_XBND_XMIT_TEMP_FAULT,uint,32
LZ_XBND_XMIT_VDD_FAULT,uint,32
LZ_XBND_XMIT_NO_IF_LOCK,uint,32
LZ_XBND_XMIT_BAD_CONFIG,uint,32
LZ_XBND_XMIT_MAX_PACKETS,uint,32
LZ_XBND_XMIT_MAX_PACKET_BYTES,uint,32
LZ_XBND_XMIT_TEMPERATURE,uint,64
LZ_XBND_XMIT_POWER,uint,64
LZ_XBND_XMIT_FRAMES_TRANSMITTED,uint,32
LZ_XBND_XMIT_FRAME_BYTES_TRANSMITTED,uint,32
LZ_XTS_RESP_CNT,uint,8
LZ_XTS_TEMP_FPGA,uint,64
LZ_XTS_TEMP_REFCLK,uint,64
LZ_XTS_TEMP_CLOCK,uint,64
LZ_XTS_TEMP_DRAM0,uint,64
LZ_XTS_TEMP_DRAM1,uint,64
LZ_XTS_TEMP_HOSTIFACE,uint,64
ENG_LZ_CKSUM,uint,16
