Classic Timing Analyzer report for Lab_3
Sat May 05 16:40:53 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'inc_clk'
  7. Clock Setup: 'dec_clk'
  8. Clock Setup: 'clock'
  9. Clock Setup: 'Reg_clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                    ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.417 ns                                       ; Reg/Mem                                                                                 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.098 ns                                       ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]    ; DataOut[0]                                                                                                      ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.804 ns                                      ; Reg/Mem                                                                                 ; DataOut[0]                                                                                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.227 ns                                      ; RAM_addr[0]                                                                             ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                         ; --         ; inc_clk  ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 269.47 MHz ( period = 3.711 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]    ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; 0            ;
; Clock Setup: 'Reg_clk'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                           ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; Reg_clk    ; Reg_clk  ; 0            ;
; Clock Setup: 'dec_clk'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                         ; dec_clk    ; dec_clk  ; 0            ;
; Clock Setup: 'inc_clk'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                         ; inc_clk    ; inc_clk  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                         ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; inc_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; dec_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'inc_clk'                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; inc_clk    ; inc_clk  ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'dec_clk'                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] ; dec_clk    ; dec_clk  ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                             ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 269.47 MHz ( period = 3.711 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.614 ns                ;
; N/A   ; 340.95 MHz ( period = 2.933 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 360.88 MHz ( period = 2.771 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 361.27 MHz ( period = 2.768 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.652 ns                ;
; N/A   ; 367.92 MHz ( period = 2.718 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.602 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 386.40 MHz ( period = 2.588 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; 386.70 MHz ( period = 2.586 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; 399.68 MHz ( period = 2.502 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 403.39 MHz ( period = 2.479 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 2.382 ns                ;
; N/A   ; 418.59 MHz ( period = 2.389 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 419.99 MHz ( period = 2.381 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.265 ns                ;
; N/A   ; 424.27 MHz ( period = 2.357 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.260 ns                ;
; N/A   ; 427.90 MHz ( period = 2.337 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.240 ns                ;
; N/A   ; 433.09 MHz ( period = 2.309 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; 457.88 MHz ( period = 2.184 ns )               ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.087 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                            ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg_clk'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.597 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Reg_clk    ; Reg_clk  ; None                        ; None                      ; 0.692 ns                ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                              ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.417 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 7.056 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 6.976 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 6.903 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 6.703 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 6.563 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 6.509 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 6.242 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 6.168 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 6.166 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 6.153 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 6.132 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 6.102 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 6.048 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 6.043 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 6.027 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 6.020 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.992 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 5.973 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 5.970 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 5.969 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 5.948 ns   ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 5.937 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 5.906 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 5.833 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 5.826 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.805 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 5.790 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.769 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.727 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 5.715 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 5.703 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.654 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 5.642 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 5.630 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.625 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.568 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 5.559 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.484 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.465 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.455 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.449 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.400 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.387 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 5.383 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.376 ns   ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 5.371 ns   ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.329 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.310 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.308 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.254 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.234 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.222 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.218 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.198 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.149 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.124 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.051 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.043 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 5.039 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.959 ns   ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.936 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.930 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.896 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.886 ns   ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.883 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.818 ns   ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 4.818 ns   ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 4.818 ns   ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 4.818 ns   ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 4.818 ns   ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 4.818 ns   ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 4.818 ns   ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 4.818 ns   ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 4.786 ns   ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A   ; None         ; 4.735 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 4.614 ns   ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 4.614 ns   ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 4.614 ns   ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 4.614 ns   ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 4.614 ns   ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 4.614 ns   ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 4.614 ns   ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 4.614 ns   ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 4.562 ns   ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 4.562 ns   ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 4.562 ns   ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 4.562 ns   ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 4.562 ns   ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 4.562 ns   ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 4.562 ns   ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 4.562 ns   ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 4.330 ns   ; ROM/RAM        ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; clock    ;
; N/A   ; None         ; 4.329 ns   ; ROM/RAM        ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; clock    ;
; N/A   ; None         ; 4.305 ns   ; ROM/RAM        ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; clock    ;
; N/A   ; None         ; 4.301 ns   ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.214 ns   ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 3.951 ns   ; ROM/RAM        ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; clock    ;
; N/A   ; None         ; 3.786 ns   ; ROM_addr[3]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 3.135 ns   ; dec_in_data[1] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1]                          ; dec_clk  ;
; N/A   ; None         ; 3.133 ns   ; RAM_addr[1]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 3.117 ns   ; RAM_addr[3]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 2.970 ns   ; dec_in_data[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]                          ; dec_clk  ;
; N/A   ; None         ; 2.930 ns   ; dec_in_data[2] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                          ; dec_clk  ;
; N/A   ; None         ; 2.921 ns   ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                          ; dec_clk  ;
; N/A   ; None         ; 2.921 ns   ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1]                          ; dec_clk  ;
; N/A   ; None         ; 2.921 ns   ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]                          ; dec_clk  ;
; N/A   ; None         ; 2.903 ns   ; ROM_addr[2]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 2.858 ns   ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 2.858 ns   ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 2.858 ns   ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 2.858 ns   ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 2.858 ns   ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A   ; None         ; 2.858 ns   ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 2.858 ns   ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 2.858 ns   ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 2.739 ns   ; ROM_addr[0]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A   ; None         ; 2.728 ns   ; RAM_addr[2]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A   ; None         ; 2.716 ns   ; ROM_addr[1]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A   ; None         ; 2.466 ns   ; RAM_addr[0]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                    ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 9.098 ns   ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]    ; DataOut[0]  ; clock      ;
; N/A   ; None         ; 8.556 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7] ; DataOut[7]  ; clock      ;
; N/A   ; None         ; 8.347 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5] ; DataOut[5]  ; clock      ;
; N/A   ; None         ; 8.280 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                           ; DataOut[0]  ; Reg_clk    ;
; N/A   ; None         ; 8.195 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2] ; DataOut[2]  ; clock      ;
; N/A   ; None         ; 8.054 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6] ; DataOut[6]  ; clock      ;
; N/A   ; None         ; 7.973 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0] ; DataOut[0]  ; clock      ;
; N/A   ; None         ; 7.971 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3] ; DataOut[3]  ; clock      ;
; N/A   ; None         ; 7.848 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                           ; DataOut[6]  ; Reg_clk    ;
; N/A   ; None         ; 7.645 ns   ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]    ; DataOut[6]  ; clock      ;
; N/A   ; None         ; 7.638 ns   ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]    ; DataOut[2]  ; clock      ;
; N/A   ; None         ; 7.593 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] ; DataOut[4]  ; clock      ;
; N/A   ; None         ; 7.462 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                           ; DataOut[5]  ; Reg_clk    ;
; N/A   ; None         ; 7.431 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1] ; DataOut[1]  ; clock      ;
; N/A   ; None         ; 7.379 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                           ; DataOut[2]  ; Reg_clk    ;
; N/A   ; None         ; 7.306 ns   ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]    ; DataOut[3]  ; clock      ;
; N/A   ; None         ; 7.271 ns   ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]    ; DataOut[5]  ; clock      ;
; N/A   ; None         ; 7.060 ns   ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]    ; DataOut[7]  ; clock      ;
; N/A   ; None         ; 7.005 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                           ; DataOut[7]  ; Reg_clk    ;
; N/A   ; None         ; 6.943 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                           ; DataOut[3]  ; Reg_clk    ;
; N/A   ; None         ; 6.741 ns   ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; ADDR_OUT[1] ; inc_clk    ;
; N/A   ; None         ; 6.709 ns   ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; ADDR_OUT[2] ; inc_clk    ;
; N/A   ; None         ; 6.695 ns   ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1] ; ADDR_OUT[1] ; inc_clk    ;
; N/A   ; None         ; 6.491 ns   ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2] ; ADDR_OUT[2] ; inc_clk    ;
; N/A   ; None         ; 6.472 ns   ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]    ; DataOut[1]  ; clock      ;
; N/A   ; None         ; 6.284 ns   ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]    ; DataOut[4]  ; clock      ;
; N/A   ; None         ; 6.260 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                           ; DataOut[1]  ; Reg_clk    ;
; N/A   ; None         ; 6.249 ns   ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                           ; DataOut[4]  ; Reg_clk    ;
; N/A   ; None         ; 5.888 ns   ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; ADDR_OUT[0] ; inc_clk    ;
; N/A   ; None         ; 5.884 ns   ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; ADDR_OUT[3] ; inc_clk    ;
; N/A   ; None         ; 5.852 ns   ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] ; ADDR_OUT[3] ; inc_clk    ;
; N/A   ; None         ; 5.681 ns   ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] ; ADDR_OUT[0] ; inc_clk    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+-------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 12.804 ns       ; Reg/Mem   ; DataOut[0]  ;
; N/A   ; None              ; 12.443 ns       ; Reg_WE/RE ; DataOut[0]  ;
; N/A   ; None              ; 12.363 ns       ; we/re     ; DataOut[0]  ;
; N/A   ; None              ; 12.290 ns       ; ROM/RAM   ; DataOut[0]  ;
; N/A   ; None              ; 11.845 ns       ; Reg/Mem   ; DataOut[6]  ;
; N/A   ; None              ; 11.472 ns       ; Reg/Mem   ; DataOut[5]  ;
; N/A   ; None              ; 11.384 ns       ; we/re     ; DataOut[6]  ;
; N/A   ; None              ; 11.309 ns       ; ROM/RAM   ; DataOut[6]  ;
; N/A   ; None              ; 11.273 ns       ; Reg_WE/RE ; DataOut[6]  ;
; N/A   ; None              ; 11.106 ns       ; Reg/Mem   ; DataOut[2]  ;
; N/A   ; None              ; 11.042 ns       ; Reg/Mem   ; DataOut[7]  ;
; N/A   ; None              ; 11.011 ns       ; we/re     ; DataOut[5]  ;
; N/A   ; None              ; 10.937 ns       ; ROM/RAM   ; DataOut[5]  ;
; N/A   ; None              ; 10.919 ns       ; we/re     ; DataOut[7]  ;
; N/A   ; None              ; 10.901 ns       ; Reg_WE/RE ; DataOut[5]  ;
; N/A   ; None              ; 10.859 ns       ; we/re     ; DataOut[2]  ;
; N/A   ; None              ; 10.846 ns       ; ROM/RAM   ; DataOut[7]  ;
; N/A   ; None              ; 10.786 ns       ; ROM/RAM   ; DataOut[2]  ;
; N/A   ; None              ; 10.775 ns       ; Reg/Mem   ; DataOut[3]  ;
; N/A   ; None              ; 10.681 ns       ; Reg_WE/RE ; DataOut[7]  ;
; N/A   ; None              ; 10.542 ns       ; we/re     ; DataOut[3]  ;
; N/A   ; None              ; 10.521 ns       ; Reg_WE/RE ; DataOut[2]  ;
; N/A   ; None              ; 10.490 ns       ; Reg/Mem   ; DataOut[4]  ;
; N/A   ; None              ; 10.469 ns       ; ROM/RAM   ; DataOut[3]  ;
; N/A   ; None              ; 10.203 ns       ; Reg_WE/RE ; DataOut[3]  ;
; N/A   ; None              ; 10.104 ns       ; Reg/Mem   ; DataOut[1]  ;
; N/A   ; None              ; 10.029 ns       ; we/re     ; DataOut[4]  ;
; N/A   ; None              ; 9.954 ns        ; ROM/RAM   ; DataOut[4]  ;
; N/A   ; None              ; 9.919 ns        ; Reg_WE/RE ; DataOut[4]  ;
; N/A   ; None              ; 9.862 ns        ; we/re     ; DataOut[1]  ;
; N/A   ; None              ; 9.789 ns        ; ROM/RAM   ; DataOut[1]  ;
; N/A   ; None              ; 9.527 ns        ; Reg_WE/RE ; DataOut[1]  ;
; N/A   ; None              ; 8.923 ns        ; ROM/RAM   ; ADDR_OUT[1] ;
; N/A   ; None              ; 8.901 ns        ; ROM/RAM   ; ADDR_OUT[2] ;
; N/A   ; None              ; 8.085 ns        ; ROM/RAM   ; ADDR_OUT[0] ;
; N/A   ; None              ; 8.077 ns        ; ROM/RAM   ; ADDR_OUT[3] ;
+-------+-------------------+-----------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                     ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.227 ns ; RAM_addr[0]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -2.477 ns ; ROM_addr[1]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -2.489 ns ; RAM_addr[2]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -2.500 ns ; ROM_addr[0]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -2.619 ns ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -2.619 ns ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -2.619 ns ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -2.619 ns ; dec_sload      ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -2.619 ns ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -2.619 ns ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -2.619 ns ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -2.619 ns ; dec_sload      ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -2.664 ns ; ROM_addr[2]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -2.682 ns ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                          ; dec_clk  ;
; N/A           ; None        ; -2.682 ns ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1]                          ; dec_clk  ;
; N/A           ; None        ; -2.682 ns ; dec_sload      ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]                          ; dec_clk  ;
; N/A           ; None        ; -2.691 ns ; dec_in_data[2] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]                          ; dec_clk  ;
; N/A           ; None        ; -2.731 ns ; dec_in_data[0] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]                          ; dec_clk  ;
; N/A           ; None        ; -2.878 ns ; RAM_addr[3]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -2.894 ns ; RAM_addr[1]    ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -2.896 ns ; dec_in_data[1] ; lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[1]                          ; dec_clk  ;
; N/A           ; None        ; -2.937 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -2.998 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.002 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.062 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.073 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.082 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.087 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.094 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.096 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.096 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.097 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.098 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.196 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.206 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.217 ns ; Reg_WE/RE      ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.266 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.296 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.339 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.399 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.400 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.403 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.403 ns ; we/re          ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.449 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.455 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.459 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.459 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.459 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.459 ns ; ROM/RAM        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.547 ns ; ROM_addr[3]    ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -3.658 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.658 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.658 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.658 ns ; Reg/Mem        ; lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; Reg_clk  ;
; N/A           ; None        ; -3.726 ns ; ROM/RAM        ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3    ; clock    ;
; N/A           ; None        ; -3.989 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -4.076 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -4.080 ns ; ROM/RAM        ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1    ; clock    ;
; N/A           ; None        ; -4.104 ns ; ROM/RAM        ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2    ; clock    ;
; N/A           ; None        ; -4.105 ns ; ROM/RAM        ; lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0    ; clock    ;
; N/A           ; None        ; -4.252 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.253 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -4.295 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.295 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -4.323 ns ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -4.323 ns ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -4.323 ns ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -4.323 ns ; iterations[2]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -4.323 ns ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -4.323 ns ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -4.323 ns ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -4.323 ns ; iterations[2]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -4.375 ns ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -4.375 ns ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -4.375 ns ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -4.375 ns ; iterations[1]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -4.375 ns ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -4.375 ns ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -4.375 ns ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -4.375 ns ; iterations[1]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -4.424 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -4.434 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -4.446 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -4.467 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -4.476 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -4.493 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.493 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -4.499 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -4.510 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -4.514 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.515 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -4.579 ns ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -4.579 ns ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -4.579 ns ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -4.579 ns ; iterations[0]  ; lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -4.579 ns ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]                          ; inc_clk  ;
; N/A           ; None        ; -4.579 ns ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[2]                          ; inc_clk  ;
; N/A           ; None        ; -4.579 ns ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[1]                          ; inc_clk  ;
; N/A           ; None        ; -4.579 ns ; iterations[0]  ; lpm_counter3:inst31|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]                          ; inc_clk  ;
; N/A           ; None        ; -4.586 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.633 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.637 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -4.665 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -4.671 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.674 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -4.684 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -4.686 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -4.690 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -4.696 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -4.705 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -4.711 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -4.721 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -4.771 ns ; Reg_WE/RE      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -4.824 ns ; ROM/RAM        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -4.831 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.856 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.882 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -4.907 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -5.015 ns ; we/re          ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -5.046 ns ; Reg/Mem        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat May 05 16:40:52 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[7]~0"
    Warning: Node "inst12[7]~17"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[6]~1"
    Warning: Node "inst12[6]~18DUPLICATE"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[5]~2"
    Warning: Node "inst12[5]~19"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[4]~3"
    Warning: Node "inst12[4]~20"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[3]~4"
    Warning: Node "inst12[3]~21DUPLICATE"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[2]~5"
    Warning: Node "inst12[2]~22DUPLICATE"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[1]~6"
    Warning: Node "inst12[1]~23"
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst13[0]~7"
    Warning: Node "inst12[0]~24"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "inc_clk" is an undefined clock
    Info: Assuming node "dec_clk" is an undefined clock
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "Reg_clk" is an undefined clock
Info: Clock "inc_clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]" and destination register "lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X27_Y4_N0; Fanout = 2; COMB Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X27_Y4_N2; Fanout = 2; COMB Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X27_Y4_N4; Fanout = 1; COMB Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X27_Y4_N6; Fanout = 1; COMB Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita3'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X27_Y4_N7; Fanout = 3; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]'
            Info: Total cell delay = 0.750 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "inc_clk" to destination register is 2.499 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'
                Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X27_Y4_N7; Fanout = 3; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3]'
                Info: Total cell delay = 1.482 ns ( 59.30 % )
                Info: Total interconnect delay = 1.017 ns ( 40.70 % )
            Info: - Longest clock path from clock "inc_clk" to source register is 2.499 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'
                Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.482 ns ( 59.30 % )
                Info: Total interconnect delay = 1.017 ns ( 40.70 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "dec_clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]" and destination register "lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 3; REG Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 2; COMB Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita2'
            Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X33_Y8_N5; Fanout = 2; REG Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]'
            Info: Total cell delay = 0.715 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "dec_clk" to destination register is 2.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; CLK Node = 'dec_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'dec_clk~clkctrl'
                Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X33_Y8_N5; Fanout = 2; REG Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.472 ns ( 58.81 % )
                Info: Total interconnect delay = 1.031 ns ( 41.19 % )
            Info: - Longest clock path from clock "dec_clk" to source register is 2.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; CLK Node = 'dec_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'dec_clk~clkctrl'
                Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 3; REG Node = 'lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.472 ns ( 58.81 % )
                Info: Total interconnect delay = 1.031 ns ( 41.19 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "clock" has Internal fmax of 269.47 MHz between source memory "lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]" and destination memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0" (period= 3.711 ns)
    Info: + Longest memory to memory delay is 3.614 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y18; Fanout = 4; MEM Node = 'lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]'
        Info: 2: + IC(0.000 ns) + CELL(2.192 ns) = 2.257 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 3; COMB LOOP Node = 'inst13[0]~7'
            Info: Loc. = LCCOMB_X27_Y18_N10; Node "inst13[0]~7"
            Info: Loc. = LCCOMB_X31_Y14_N4; Node "inst12[0]~24"
        Info: 3: + IC(1.223 ns) + CELL(0.134 ns) = 3.614 ns; Loc. = M512_X36_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 2.391 ns ( 66.16 % )
        Info: Total interconnect delay = 1.223 ns ( 33.84 % )
    Info: - Smallest clock skew is 0.065 ns
        Info: + Shortest clock path from clock "clock" to destination memory is 2.331 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.459 ns) = 2.331 ns; Loc. = M512_X36_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: Total cell delay = 1.313 ns ( 56.33 % )
            Info: Total interconnect delay = 1.018 ns ( 43.67 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.266 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.413 ns) = 2.266 ns; Loc. = M512_X24_Y18; Fanout = 4; MEM Node = 'lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]'
            Info: Total cell delay = 1.267 ns ( 55.91 % )
            Info: Total interconnect delay = 0.999 ns ( 44.09 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "Reg_clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]" and destination register "lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.609 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 3; REG Node = 'lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]'
            Info: 2: + IC(0.000 ns) + CELL(0.899 ns) = 0.899 ns; Loc. = LCCOMB_X23_Y18_N30; Fanout = 3; COMB LOOP Node = 'inst13[6]~1'
                Info: Loc. = LCCOMB_X23_Y18_N30; Node "inst13[6]~1"
                Info: Loc. = LCCOMB_X23_Y18_N6; Node "inst12[6]~18DUPLICATE"
            Info: 3: + IC(0.230 ns) + CELL(0.053 ns) = 1.182 ns; Loc. = LCCOMB_X23_Y18_N4; Fanout = 2; COMB Node = 'inst12[6]~18'
            Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 1.454 ns; Loc. = LCCOMB_X23_Y18_N18; Fanout = 1; COMB Node = 'inst17[6]~1'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.609 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 3; REG Node = 'lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]'
            Info: Total cell delay = 1.160 ns ( 72.09 % )
            Info: Total interconnect delay = 0.449 ns ( 27.91 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Reg_clk" to destination register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reg_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'
                Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 3; REG Node = 'lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]'
                Info: Total cell delay = 1.482 ns ( 59.26 % )
                Info: Total interconnect delay = 1.019 ns ( 40.74 % )
            Info: - Longest clock path from clock "Reg_clk" to source register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reg_clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'
                Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 3; REG Node = 'lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6]'
                Info: Total cell delay = 1.482 ns ( 59.26 % )
                Info: Total interconnect delay = 1.019 ns ( 40.74 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0" (data pin = "Reg/Mem", clock pin = "clock") is 7.417 ns
    Info: + Longest pin to memory delay is 9.726 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 34; PIN Node = 'Reg/Mem'
        Info: 2: + IC(4.752 ns) + CELL(0.346 ns) = 5.955 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 31; COMB Node = 'inst22'
        Info: 3: + IC(0.000 ns) + CELL(2.414 ns) = 8.369 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 3; COMB LOOP Node = 'inst13[0]~7'
            Info: Loc. = LCCOMB_X27_Y18_N10; Node "inst13[0]~7"
            Info: Loc. = LCCOMB_X31_Y14_N4; Node "inst12[0]~24"
        Info: 4: + IC(1.223 ns) + CELL(0.134 ns) = 9.726 ns; Loc. = M512_X36_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 3.751 ns ( 38.57 % )
        Info: Total interconnect delay = 5.975 ns ( 61.43 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.459 ns) = 2.331 ns; Loc. = M512_X36_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 1.313 ns ( 56.33 % )
        Info: Total interconnect delay = 1.018 ns ( 43.67 % )
Info: tco from clock "clock" to destination pin "DataOut[0]" through memory "lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]" is 9.098 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.413 ns) = 2.266 ns; Loc. = M512_X24_Y18; Fanout = 4; MEM Node = 'lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]'
        Info: Total cell delay = 1.267 ns ( 55.91 % )
        Info: Total interconnect delay = 0.999 ns ( 44.09 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 6.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y18; Fanout = 4; MEM Node = 'lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]'
        Info: 2: + IC(0.000 ns) + CELL(2.192 ns) = 2.257 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 3; COMB LOOP Node = 'inst13[0]~7'
            Info: Loc. = LCCOMB_X27_Y18_N10; Node "inst13[0]~7"
            Info: Loc. = LCCOMB_X31_Y14_N4; Node "inst12[0]~24"
        Info: 3: + IC(0.830 ns) + CELL(0.154 ns) = 3.241 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'inst12[0]~24DUPLICATE'
        Info: 4: + IC(1.469 ns) + CELL(1.982 ns) = 6.692 ns; Loc. = PIN_AA6; Fanout = 0; PIN Node = 'DataOut[0]'
        Info: Total cell delay = 4.393 ns ( 65.65 % )
        Info: Total interconnect delay = 2.299 ns ( 34.35 % )
Info: Longest tpd from source pin "Reg/Mem" to destination pin "DataOut[0]" is 12.804 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 34; PIN Node = 'Reg/Mem'
    Info: 2: + IC(4.752 ns) + CELL(0.346 ns) = 5.955 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 31; COMB Node = 'inst22'
    Info: 3: + IC(0.000 ns) + CELL(2.414 ns) = 8.369 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 3; COMB LOOP Node = 'inst13[0]~7'
        Info: Loc. = LCCOMB_X27_Y18_N10; Node "inst13[0]~7"
        Info: Loc. = LCCOMB_X31_Y14_N4; Node "inst12[0]~24"
    Info: 4: + IC(0.830 ns) + CELL(0.154 ns) = 9.353 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'inst12[0]~24DUPLICATE'
    Info: 5: + IC(1.469 ns) + CELL(1.982 ns) = 12.804 ns; Loc. = PIN_AA6; Fanout = 0; PIN Node = 'DataOut[0]'
    Info: Total cell delay = 5.753 ns ( 44.93 % )
    Info: Total interconnect delay = 7.051 ns ( 55.07 % )
Info: th for register "lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]" (data pin = "RAM_addr[0]", clock pin = "inc_clk") is -2.227 ns
    Info: + Longest clock path from clock "inc_clk" to destination register is 2.499 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.482 ns ( 59.30 % )
        Info: Total interconnect delay = 1.017 ns ( 40.70 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'RAM_addr[0]'
        Info: 2: + IC(3.767 ns) + CELL(0.309 ns) = 4.875 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.108 ns ( 22.73 % )
        Info: Total interconnect delay = 3.767 ns ( 77.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sat May 05 16:40:53 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


