

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Sat Dec 28 19:43:32 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.444|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  87809|  87809|  87809|  87809|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  87808|  87808|         7|          -|          -|  12544|    no    |
        | + Loop 1.1  |      3|      3|         4|          1|          1|      1|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    302|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|      13|      4|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        0|      -|     255|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     268|    517|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_164_16_1_1_U23  |network_mux_164_16_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |network_mul_mul_11ns_5ns_14_1_1_U24  |network_mul_mul_11ns_5ns_14_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_32_1_1_U25   |network_mul_mul_16s_16s_32_1_1   |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_b_s  |        0|  13|   4|    0|    16|   13|     1|          208|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  13|   4|    0|    16|   13|     1|          208|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_261_p2        |     +    |      0|  0|  19|          14|           1|
    |add_ln20_2_fu_548_p2      |     +    |      0|  0|  14|           1|          10|
    |add_ln29_fu_412_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_1_fu_529_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln34_fu_521_p2        |     +    |      0|  0|  19|          14|          14|
    |buffer_fu_482_p2          |     +    |      0|  0|  26|          19|          19|
    |out_d_fu_267_p2           |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_330_p2           |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_543_p2           |     +    |      0|  0|  15|           1|           5|
    |sub_ln29_5_fu_374_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln29_fu_249_p2        |     -    |      0|  0|  13|          11|          11|
    |and_ln34_3_fu_324_p2      |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_255_p2       |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln20_fu_273_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln21_fu_318_p2       |   icmp   |      0|  0|  11|           5|           4|
    |or_ln29_fu_336_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln20_2_fu_554_p3   |  select  |      0|  0|  10|           1|           1|
    |select_ln20_fu_388_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln29_12_fu_380_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln29_fu_342_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln33_fu_506_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln34_6_fu_287_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln34_7_fu_304_p3   |  select  |      0|  0|  11|           1|           1|
    |select_ln34_fu_279_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln33_fu_500_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_312_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 302|         159|         185|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_216_p4  |   9|          2|    1|          2|
    |buffer_0_reg_202                 |   9|          2|   19|         38|
    |indvar_flatten28_reg_146         |   9|          2|   14|         28|
    |indvar_flatten_reg_168           |   9|          2|   10|         20|
    |out_d_0_reg_157                  |   9|          2|    5|         10|
    |out_h_0_reg_180                  |   9|          2|    5|         10|
    |out_w_0_reg_191                  |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 114|         24|   62|        128|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln19_reg_577          |  14|   0|   14|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |buffer_0_reg_202          |  19|   0|   19|          0|
    |icmp_ln20_reg_582         |   1|   0|    1|          0|
    |in_d_0_reg_212            |   1|   0|    1|          0|
    |indvar_flatten28_reg_146  |  14|   0|   14|          0|
    |indvar_flatten_reg_168    |  10|   0|   10|          0|
    |input_addr_reg_641        |  14|   0|   14|          0|
    |input_load_reg_646        |  16|   0|   16|          0|
    |mul_ln34_reg_621          |  14|   0|   14|          0|
    |out_d_0_reg_157           |   5|   0|    5|          0|
    |out_h_0_reg_180           |   5|   0|    5|          0|
    |out_w_0_reg_191           |   5|   0|    5|          0|
    |select_ln20_reg_616       |   5|   0|    5|          0|
    |select_ln29_12_reg_610    |   9|   0|   11|          2|
    |select_ln29_reg_603       |   5|   0|    5|          0|
    |select_ln34_6_reg_587     |   5|   0|    5|          0|
    |sext_ln29_11_reg_631      |  13|   0|   15|          2|
    |trunc_ln29_1_reg_651      |  18|   0|   18|          0|
    |trunc_ln34_reg_593        |   4|   0|    4|          0|
    |zext_ln24_reg_636         |   5|   0|   14|          9|
    |in_d_0_reg_212            |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 255|  32|  205|         13|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

