Analysis & Synthesis report for sdram_instrCacheEnabled_dataCacheEnabled
Mon May 30 09:29:40 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_next
 12. State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_state
 13. State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|i_next
 14. State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|i_state
 15. State Machine - |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. State Machine - |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|LCD_state
 17. State Machine - |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|altsyncram_2us1:FIFOram
 26. Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 28. Source assignments for system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated
 29. Source assignments for system:u0|system_sdram_controller_0:sdram_controller_0
 30. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 33. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux
 34. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_001
 35. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_002
 36. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 37. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 38. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 39. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_006
 40. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_007
 41. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_008
 42. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 43. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 44. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 45. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 46. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 47. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 48. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 49. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 50. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 51. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 52. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for system:u0|altera_reset_controller:rst_controller
 55. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Source assignments for sld_signaltap:auto_signaltap_0
 60. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 61. Parameter Settings for User Entity Instance: system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component
 62. Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo
 63. Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo
 64. Parameter Settings for User Entity Instance: system:u0|system_onchip_memory2_0:onchip_memory2_0
 65. Parameter Settings for User Entity Instance: system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i
 67. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 68. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 69. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:edge_detector_0_top_avm_translator
 70. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 71. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 72. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator
 73. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 74. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator
 75. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 76. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator
 77. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator
 78. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator
 79. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 80. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 81. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:edge_detector_0_top_avm_agent
 82. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 83. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 86. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent
 89. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 92. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent
 95. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo
 98. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 99. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent
102. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent
105. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent
108. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_004|system_mm_interconnect_0_router_003_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_005|system_mm_interconnect_0_router_003_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_008|system_mm_interconnect_0_router_006_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_009|system_mm_interconnect_0_router_003_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_010|system_mm_interconnect_0_router_003_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_011|system_mm_interconnect_0_router_003_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
123. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
124. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter
125. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
126. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
131. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
132. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
133. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
134. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
135. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
136. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter
137. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter
139. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
140. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
141. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
142. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
143. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
144. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
145. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
146. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
147. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
148. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
149. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
150. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
151. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
152. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
153. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
154. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
155. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
156. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
157. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
158. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
159. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
160. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
161. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
162. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
163. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
164. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
165. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
166. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
167. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
168. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
169. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
170. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
171. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
172. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller
173. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
174. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
175. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001
176. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002
177. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
178. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
179. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
180. Parameter Settings for Inferred Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
181. scfifo Parameter Settings by Entity Instance
182. altsyncram Parameter Settings by Entity Instance
183. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
184. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002"
185. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001"
186. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
187. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller"
188. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
189. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
190. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
191. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
192. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
193. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
194. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter"
195. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
196. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"
197. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
198. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
199. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
200. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
201. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode"
202. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode"
203. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode"
204. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode"
205. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
206. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
207. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo"
208. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent"
209. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo"
210. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent"
211. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo"
212. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent"
213. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
214. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
215. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
216. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
217. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
218. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
219. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
220. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo"
221. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent"
222. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
223. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
224. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
225. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
226. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:edge_detector_0_top_avm_agent"
227. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
228. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
229. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator"
230. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator"
231. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator"
232. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
233. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
234. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
235. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator"
236. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
237. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
238. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:edge_detector_0_top_avm_translator"
239. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
240. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
241. Port Connectivity Checks: "system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module"
242. Port Connectivity Checks: "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i"
243. Port Connectivity Checks: "system:u0|system_pll_0:pll_0"
244. Port Connectivity Checks: "system:u0|system_onchip_memory2_0:onchip_memory2_0"
245. Port Connectivity Checks: "system:u0|system_nios2_gen2_0:nios2_gen2_0"
246. Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
247. Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0"
248. Signal Tap Logic Analyzer Settings
249. Post-Synthesis Netlist Statistics for Top Partition
250. Elapsed Time Per Partition
251. Connections to In-System Debugging Instance "auto_signaltap_0"
252. Analysis & Synthesis Messages
253. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 30 09:29:40 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; sdram_instrCacheEnabled_dataCacheEnabled    ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5100                                        ;
; Total pins                      ; 126                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,178,432                                   ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                   ;
+---------------------------------------------------------------------------------+--------------------+------------------------------------------+
; Option                                                                          ; Setting            ; Default Value                            ;
+---------------------------------------------------------------------------------+--------------------+------------------------------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                                          ;
; Top-level entity name                                                           ; DE1_SoC_top_level  ; sdram_instrCacheEnabled_dataCacheEnabled ;
; Family name                                                                     ; Cyclone V          ; Cyclone V                                ;
; Use smart compilation                                                           ; Off                ; Off                                      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                                       ;
; Enable compact report table                                                     ; Off                ; Off                                      ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                                     ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                                      ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                                      ;
; Preserve fewer node names                                                       ; On                 ; On                                       ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                                   ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001                             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993                                ;
; State Machine Processing                                                        ; Auto               ; Auto                                     ;
; Safe State Machine                                                              ; Off                ; Off                                      ;
; Extract Verilog State Machines                                                  ; On                 ; On                                       ;
; Extract VHDL State Machines                                                     ; On                 ; On                                       ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                                      ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                                     ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                                      ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                                       ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                                       ;
; Parallel Synthesis                                                              ; On                 ; On                                       ;
; DSP Block Balancing                                                             ; Auto               ; Auto                                     ;
; NOT Gate Push-Back                                                              ; On                 ; On                                       ;
; Power-Up Don't Care                                                             ; On                 ; On                                       ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                                      ;
; Remove Duplicate Registers                                                      ; On                 ; On                                       ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                                      ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                                      ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                                      ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                                      ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                                      ;
; Ignore SOFT Buffers                                                             ; On                 ; On                                       ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                                      ;
; Optimization Technique                                                          ; Balanced           ; Balanced                                 ;
; Carry Chain Length                                                              ; 70                 ; 70                                       ;
; Auto Carry Chains                                                               ; On                 ; On                                       ;
; Auto Open-Drain Pins                                                            ; On                 ; On                                       ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                                      ;
; Auto ROM Replacement                                                            ; On                 ; On                                       ;
; Auto RAM Replacement                                                            ; On                 ; On                                       ;
; Auto DSP Block Replacement                                                      ; On                 ; On                                       ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                                     ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                                     ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                                       ;
; Strict RAM Replacement                                                          ; Off                ; Off                                      ;
; Allow Synchronous Control Signals                                               ; On                 ; On                                       ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                                      ;
; Auto Resource Sharing                                                           ; Off                ; Off                                      ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                                      ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                                      ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                                      ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                                       ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                                      ;
; Timing-Driven Synthesis                                                         ; On                 ; On                                       ;
; Report Parameter Settings                                                       ; On                 ; On                                       ;
; Report Source Assignments                                                       ; On                 ; On                                       ;
; Report Connectivity Checks                                                      ; On                 ; On                                       ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                                      ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                                        ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation                       ;
; HDL message level                                                               ; Level2             ; Level2                                   ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                                      ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                                     ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                                     ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                                      ;
; Clock MUX Protection                                                            ; On                 ; On                                       ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                                      ;
; Block Design Naming                                                             ; Auto               ; Auto                                     ;
; SDC constraint protection                                                       ; Off                ; Off                                      ;
; Synthesis Effort                                                                ; Auto               ; Auto                                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                                       ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                                      ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                                   ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                                     ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                                       ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                                       ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                                      ;
+---------------------------------------------------------------------------------+--------------------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                          ; Library     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE1_SoC_top_level.vhd                                                                                                                                                          ; yes             ; User VHDL File                               ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd                                                                         ;             ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/edge_detector_top_level.vhd                                       ; yes             ; Auto-Found VHDL File                         ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/edge_detector_top_level.vhd                                       ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/fifo.vhd                                                          ; yes             ; Auto-Found Wizard-Generated File             ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/fifo.vhd                                                          ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/lcd_control.vhd                                                   ; yes             ; Auto-Found VHDL File                         ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/lcd_control.vhd                                                   ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                           ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                                  ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                       ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv                                    ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                               ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                     ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                                ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                      ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                                 ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                                  ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv                                    ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v                                         ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                       ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                                   ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/edge_detection.vhd                                                ; yes             ; Auto-Found VHDL File                         ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/edge_detection.vhd                                                ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_high_res_timer_1us.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_high_res_timer_1us.v                                       ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv                                              ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v                                              ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                        ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                      ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v                  ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                             ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv                         ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv                         ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                               ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv                           ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv                           ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                                ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                            ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                            ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv                            ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv                            ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv                            ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv                         ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv                         ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                               ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv                           ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv                           ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v                                             ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                         ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v                               ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                              ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.hex                                       ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v                                         ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_performance_counter_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_performance_counter_0.v                                    ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_pll_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_pll_0.v                                                    ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v                                       ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sys_timer_1ms.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sys_timer_1ms.v                                            ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sysid.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sysid.v                                                    ; system      ;
; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/system.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/system.v                                                                     ; system      ;
; scfifo.tdf                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf                                                                                                           ;             ;
; a_regfifo.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                        ;             ;
; a_dpfifo.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                         ;             ;
; a_i2fifo.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                         ;             ;
; a_fffifo.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                         ;             ;
; a_f2fifo.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                         ;             ;
; aglobal181.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/aglobal181.inc                                                                                                       ;             ;
; db/scfifo_ki91.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_ki91.tdf                                                                        ;             ;
; db/a_dpfifo_ro91.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_ro91.tdf                                                                      ;             ;
; db/a_fefifo_t7e.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_t7e.tdf                                                                       ;             ;
; db/cntr_2h7.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_2h7.tdf                                                                           ;             ;
; db/altsyncram_2us1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_2us1.tdf                                                                    ;             ;
; db/cntr_mgb.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_mgb.tdf                                                                           ;             ;
; db/scfifo_3291.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf                                                                        ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_vg7.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_vg7.tdf                                                                           ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_7pu1.tdf                                                                    ;             ;
; db/cntr_jgb.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_jgb.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                    ;             ;
; altsyncram.tdf                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                       ;             ;
; stratix_ram_block.inc                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                ;             ;
; lpm_mux.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                          ;             ;
; lpm_decode.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                       ;             ;
; a_rdenreg.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                        ;             ;
; altrom.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc                                                                                                           ;             ;
; altram.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altram.inc                                                                                                           ;             ;
; altdpram.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                                                                         ;             ;
; db/altsyncram_spj1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_spj1.tdf                                                                    ;             ;
; db/altsyncram_pgj1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pgj1.tdf                                                                    ;             ;
; db/altsyncram_pdj1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pdj1.tdf                                                                    ;             ;
; db/altsyncram_voi1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_voi1.tdf                                                                    ;             ;
; altera_mult_add.tdf                                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                  ;             ;
; db/altera_mult_add_37p2.v                                                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v                                                                 ;             ;
; altera_mult_add_rtl.v                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                ;             ;
; db/altsyncram_jpi1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_jpi1.tdf                                                                    ;             ;
; db/altsyncram_4kl1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4kl1.tdf                                                                    ;             ;
; db/altsyncram_baj1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_baj1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                            ;             ;
; db/altsyncram_qid1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_qid1.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                             ;             ;
; db/altsyncram_5dn1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_5dn1.tdf                                                                    ;             ;
; db/decode_dla.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_dla.tdf                                                                         ;             ;
; db/mux_ahb.tdf                                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_ahb.tdf                                                                            ;             ;
; altera_pll.v                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v                                                                                                         ;             ;
; sld_signaltap.vhd                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                    ;             ;
; sld_signaltap_impl.vhd                                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                               ;             ;
; sld_ela_control.vhd                                                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                  ;             ;
; lpm_shiftreg.tdf                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                     ;             ;
; lpm_constant.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                     ;             ;
; dffeea.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/dffeea.inc                                                                                                           ;             ;
; sld_mbpmg.vhd                                                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                         ;             ;
; sld_buffer_manager.vhd                                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                               ;             ;
; db/altsyncram_jb84.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_jb84.tdf                                                                    ;             ;
; altdpram.tdf                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altdpram.tdf                                                                                                         ;             ;
; memmodes.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                       ;             ;
; a_hdffe.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                          ;             ;
; alt_le_rden_reg.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                  ;             ;
; altsyncram.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.inc                                                                                                       ;             ;
; lpm_mux.tdf                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                          ;             ;
; muxlut.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/muxlut.inc                                                                                                           ;             ;
; bypassff.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/bypassff.inc                                                                                                         ;             ;
; altshift.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altshift.inc                                                                                                         ;             ;
; db/mux_elc.tdf                                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_elc.tdf                                                                            ;             ;
; lpm_decode.tdf                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                       ;             ;
; declut.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/declut.inc                                                                                                           ;             ;
; lpm_compare.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                      ;             ;
; db/decode_vnf.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_vnf.tdf                                                                         ;             ;
; lpm_counter.tdf                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                      ;             ;
; lpm_add_sub.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                      ;             ;
; cmpconst.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/cmpconst.inc                                                                                                         ;             ;
; lpm_counter.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                      ;             ;
; alt_counter_stratix.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                              ;             ;
; db/cntr_39i.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_39i.tdf                                                                           ;             ;
; db/cmpr_e9c.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_e9c.tdf                                                                           ;             ;
; db/cntr_4vi.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_4vi.tdf                                                                           ;             ;
; db/cntr_09i.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_09i.tdf                                                                           ;             ;
; db/cmpr_c9c.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_c9c.tdf                                                                           ;             ;
; db/cntr_kri.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_kri.tdf                                                                           ;             ;
; db/cmpr_99c.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_99c.tdf                                                                           ;             ;
; sld_rom_sr.vhd                                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                       ;             ;
; sld_hub.vhd                                                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                          ; altera_sld  ;
; db/ip/sld08b1c883/alt_sld_fab.v                                                                                                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                     ;             ;
; db/altsyncram_40n1.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_40n1.tdf                                                                    ;             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3171           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4231           ;
;     -- 7 input functions                    ; 85             ;
;     -- 6 input functions                    ; 754            ;
;     -- 5 input functions                    ; 895            ;
;     -- 4 input functions                    ; 525            ;
;     -- <=3 input functions                  ; 1972           ;
;                                             ;                ;
; Dedicated logic registers                   ; 5100           ;
;                                             ;                ;
; I/O pins                                    ; 126            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2178432        ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 4393           ;
; Total fan-out                               ; 46538          ;
; Average fan-out                             ; 4.52           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |DE1_SoC_top_level                                                                                                                      ; 4231 (2)            ; 5100 (0)                  ; 2178432           ; 4          ; 126  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                           ; DE1_SoC_top_level                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 112 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (88)            ; 105 (76)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 281 (2)             ; 993 (120)                 ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 279 (0)             ; 873 (0)                   ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                      ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 279 (67)            ; 873 (314)                 ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                               ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                            ; lpm_decode                                     ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                  ; decode_vnf                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                |altsyncram_jb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 7680              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jb84:auto_generated                                                                                                                                                                                                ; altsyncram_jb84                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                  ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                       ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                    ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 74 (1)              ; 316 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                   ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 60 (0)              ; 300 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                            ; sld_ela_basic_multi_level_trigger              ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 180 (180)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                 ; lpm_shiftreg                                   ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 60 (0)              ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                             ; sld_mbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 13 (13)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                     ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                              ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                    ; lpm_counter                                    ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                                                                            ; cntr_39i                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                             ; lpm_counter                                    ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                     ; cntr_4vi                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                   ; lpm_counter                                    ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                           ; cntr_09i                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                      ; lpm_counter                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                              ; cntr_kri                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                              ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                         ; sld_rom_sr                                     ; work         ;
;    |system:u0|                                                                                                                          ; 3820 (0)            ; 3995 (0)                  ; 2170752           ; 4          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0                                                                                                                                                                                                                                                                                                                                                                                 ; system                                         ; system       ;
;       |Edge_Detector_top_level:edge_detector_0|                                                                                         ; 509 (0)             ; 410 (0)                   ; 8192              ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0                                                                                                                                                                                                                                                                                                                                         ; Edge_Detector_top_level                        ; system       ;
;          |FIFO:fifo_test_INST|                                                                                                          ; 37 (0)              ; 29 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST                                                                                                                                                                                                                                                                                                                     ; FIFO                                           ; system       ;
;             |scfifo:scfifo_component|                                                                                                   ; 37 (0)              ; 29 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component                                                                                                                                                                                                                                                                                             ; scfifo                                         ; work         ;
;                |scfifo_ki91:auto_generated|                                                                                             ; 37 (0)              ; 29 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_ki91                                    ; work         ;
;                   |a_dpfifo_ro91:dpfifo|                                                                                                ; 37 (2)              ; 29 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_ro91                                  ; work         ;
;                      |a_fefifo_t7e:fifo_state|                                                                                          ; 17 (8)              ; 11 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|a_fefifo_t7e:fifo_state                                                                                                                                                                                                                     ; a_fefifo_t7e                                   ; work         ;
;                         |cntr_2h7:count_usedw|                                                                                          ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|a_fefifo_t7e:fifo_state|cntr_2h7:count_usedw                                                                                                                                                                                                ; cntr_2h7                                       ; work         ;
;                      |altsyncram_2us1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|altsyncram_2us1:FIFOram                                                                                                                                                                                                                     ; altsyncram_2us1                                ; work         ;
;                      |cntr_mgb:rd_ptr_count|                                                                                            ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|cntr_mgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_mgb                                       ; work         ;
;                      |cntr_mgb:wr_ptr|                                                                                                  ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|cntr_mgb:wr_ptr                                                                                                                                                                                                                             ; cntr_mgb                                       ; work         ;
;          |LCD_Control:LCD_Control_INST|                                                                                                 ; 71 (71)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST                                                                                                                                                                                                                                                                                                            ; LCD_Control                                    ; system       ;
;          |edge_detection:edge_detection_INST|                                                                                           ; 401 (401)           ; 305 (305)                 ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST                                                                                                                                                                                                                                                                                                      ; edge_detection                                 ; system       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; system       ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; system       ;
;       |system_high_res_timer_1us:high_res_timer_1us|                                                                                    ; 83 (83)             ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_high_res_timer_1us:high_res_timer_1us                                                                                                                                                                                                                                                                                                                                    ; system_high_res_timer_1us                      ; system       ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                                                  ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; system_jtag_uart_0                             ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                              ; work         ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; system_jtag_uart_0_scfifo_r                    ; system       ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; system_jtag_uart_0_scfifo_w                    ; system       ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 688 (0)             ; 875 (0)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; system_mm_interconnect_0                       ; system       ;
;          |altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|                                                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; system       ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                    ; altsyncram                                     ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                     ; altsyncram_40n1                                ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 40 (40)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 5 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)               ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 54 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 6 (0)               ; 142 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 142 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                       ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                       ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_master_translator:edge_detector_0_top_avm_translator|                                                           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:edge_detector_0_top_avm_translator                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                ; system       ;
;          |altera_merlin_slave_agent:high_res_timer_1us_s1_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 16 (9)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor               ; system       ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator|                                                        ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:high_res_timer_1us_s1_translator|                                                              ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:sys_timer_1ms_s1_translator|                                                                   ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 15 (15)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 48 (48)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                    ; system       ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 54 (54)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                    ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_demux             ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_003           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                             ; 60 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_003           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                             ; 63 (56)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_004           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; system_mm_interconnect_0_router                ; system       ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_001            ; system       ;
;          |system_mm_interconnect_0_router_007:router_007|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_007            ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_rsp_demux_003         ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_rsp_demux_003         ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 113 (113)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; system_mm_interconnect_0_rsp_mux               ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;       |system_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 1472 (0)            ; 1762 (0)                  ; 64256             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; system_nios2_gen2_0                            ; system       ;
;          |system_nios2_gen2_0_cpu:cpu|                                                                                                  ; 1472 (1301)         ; 1762 (1427)               ; 64256             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_nios2_gen2_0_cpu                        ; system       ;
;             |system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                     ; system_nios2_gen2_0_cpu_bht_module             ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                            ; altsyncram_pdj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|                                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_dc_data_module         ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                    ; altsyncram_4kl1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|                                                      ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                               ; system_nios2_gen2_0_cpu_dc_tag_module          ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                                      ; altsyncram_jpi1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                         ; system_nios2_gen2_0_cpu_dc_victim_module       ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                ; altsyncram_baj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_ic_data_module         ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                    ; altsyncram_spj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|                                                      ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                               ; system_nios2_gen2_0_cpu_ic_tag_module          ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                                      ; altsyncram_pgj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|                                                   ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                            ; system_nios2_gen2_0_cpu_mult_cell              ; system       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;             |system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|                                                   ; 171 (7)             ; 271 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_nios2_gen2_0_cpu_nios2_oci              ; system       ;
;                |system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; system_nios2_gen2_0_cpu_debug_slave_wrapper    ; system       ;
;                   |sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                   |system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; system_nios2_gen2_0_cpu_debug_slave_sysclk     ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; system_nios2_gen2_0_cpu_debug_slave_tck        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                |system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; system_nios2_gen2_0_cpu_nios2_avalon_reg       ; system       ;
;                |system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_break        ; system       ;
;                |system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_debug        ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                |system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; system_nios2_gen2_0_cpu_nios2_ocimem           ; system       ;
;                   |system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; system       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;             |system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_a_module ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;             |system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_b_module ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;       |system_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 106 (2)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; system_onchip_memory2_0                        ; system       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 104 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;             |altsyncram_5dn1:auto_generated|                                                                                            ; 104 (0)             ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_5dn1                                ; work         ;
;                |decode_dla:decode3|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|decode_dla:decode3                                                                                                                                                                                                                                                            ; decode_dla                                     ; work         ;
;                |mux_ahb:mux2|                                                                                                           ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|mux_ahb:mux2                                                                                                                                                                                                                                                                  ; mux_ahb                                        ; work         ;
;       |system_performance_counter_0:performance_counter_0|                                                                              ; 569 (569)           ; 420 (420)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                                                              ; system_performance_counter_0                   ; system       ;
;       |system_pll_0:pll_0|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                              ; system_pll_0                                   ; system       ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                      ; altera_pll                                     ; work         ;
;       |system_sdram_controller_0:sdram_controller_0|                                                                                    ; 229 (176)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                                    ; system_sdram_controller_0                      ; system       ;
;          |system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module|                                ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                      ; system_sdram_controller_0_input_efifo_module   ; system       ;
;       |system_sys_timer_1ms:sys_timer_1ms|                                                                                              ; 43 (43)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_sys_timer_1ms:sys_timer_1ms                                                                                                                                                                                                                                                                                                                                              ; system_sys_timer_1ms                           ; system       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jb84:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 60           ; 128          ; 60           ; 7680    ; None                        ;
; system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|altsyncram_2us1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152    ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944    ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; system_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary            ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Two Independent 18x18                     ; 4           ;
; Total number of DSP blocks                ; 4           ;
;                                           ;             ;
; Fixed Point Unsigned Multiplier           ; 4           ;
; Fixed Point Dedicated Pre-Adder           ; 1           ;
; Fixed Point Dedicated Coefficient Storage ; 1           ;
+-------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                       ; IP Include File                                                                                         ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ;                                                                                                         ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ;                                                                                                         ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                  ;                                                                                                         ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ;                                                                                                         ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                  ;                                                                                                         ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0                                                                                                                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_high_res_timer_1us:high_res_timer_1us                                                                                                                                                                                                                                                                                             ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                             ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:edge_detector_0_top_avm_agent                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:edge_detector_0_top_avm_translator                                                                                                                                                                                                                            ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent                                                                                                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent                                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                     ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                        ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_009                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_010                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_011                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_001                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_002                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_006                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_007                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_008                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator                                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                             ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                              ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                      ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                        ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                  ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                      ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                        ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                      ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                      ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                     ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                               ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                 ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                   ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                 ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                               ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                   ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                       ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                               ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                     ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                   ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                       ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                                                         ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_performance_counter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                             ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_sys_timer_1ms:sys_timer_1ms                                                                                                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|system:u0|system_sysid:sysid                                                                                                                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+----------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001     ;
+------------------+------------------+------------------+------------------+----------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                    ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                    ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                    ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                    ;
+------------------+------------------+------------------+------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_state                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|i_next ;
+------------+------------+------------+------------+----------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                   ;
+------------+------------+------------+------------+----------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                            ;
+------------+------------+------------+------------+----------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000   ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1             ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1             ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1             ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1             ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1             ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|LCD_state ;
+-------------------------+--------------------+-------------------------+-----------------------+----------------------------+
; Name                    ; LCD_state.ack_mode ; LCD_state.writing_toLCD ; LCD_state.accept_mode ; LCD_state.idle             ;
+-------------------------+--------------------+-------------------------+-----------------------+----------------------------+
; LCD_state.idle          ; 0                  ; 0                       ; 0                     ; 0                          ;
; LCD_state.accept_mode   ; 0                  ; 0                       ; 1                     ; 1                          ;
; LCD_state.writing_toLCD ; 0                  ; 1                       ; 0                     ; 1                          ;
; LCD_state.ack_mode      ; 1                  ; 0                       ; 0                     ; 1                          ;
+-------------------------+--------------------+-------------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|state ;
+---------------+------------+--------------+--------------+--------------+---------------+--------------+----------------------+
; Name          ; state.Done ; state.NewCol ; state.Branch ; state.ToFIFO ; state.Compute ; state.NewRow ; state.Idle           ;
+---------------+------------+--------------+--------------+--------------+---------------+--------------+----------------------+
; state.Idle    ; 0          ; 0            ; 0            ; 0            ; 0             ; 0            ; 0                    ;
; state.NewRow  ; 0          ; 0            ; 0            ; 0            ; 0             ; 1            ; 1                    ;
; state.Compute ; 0          ; 0            ; 0            ; 0            ; 1             ; 0            ; 1                    ;
; state.ToFIFO  ; 0          ; 0            ; 0            ; 1            ; 0             ; 0            ; 1                    ;
; state.Branch  ; 0          ; 0            ; 1            ; 0            ; 0             ; 0            ; 1                    ;
; state.NewCol  ; 0          ; 1            ; 0            ; 0            ; 0             ; 0            ; 1                    ;
; state.Done    ; 1          ; 0            ; 0            ; 0            ; 0             ; 0            ; 1                    ;
+---------------+------------+--------------+--------------+--------------+---------------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 70                                                                                                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,68..70,72,80,82,89..92,107,109]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,68..70,72,80,82,89..92,107,109]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,63..70,72,79,80,82,89,91,92,107,109]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,63..70,72,79,80,82,89,91,92,107,109]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,63..68,72,80,82,90..92,107,109]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,63..68,72,80,82,90..92,107,109]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0..2]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator|av_chipselect_pre                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_chipselect_pre                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3..8,10,11,15..17,19,21,22,24,26..28,31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[2..15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[2..15]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0..2]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|RDX                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                    ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..2,9,12..14,18,20,23,25,29]                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                    ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                 ; Merged with system:u0|system_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                         ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                                         ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:edge_detector_0_top_avm_agent|hold_waitrequest                                                                                                                                                                                                            ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator|waitrequest_reset_override                                                                                                                                                                                           ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|waitrequest_reset_override                                                                                                                                                                                                ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                     ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[3]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[1]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                  ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                   ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                   ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                                                  ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|rgb_data[1..15]                                                                                                                                                                                                                                      ; Merged with system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|rgb_data[0]                                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|rgb_register[1..15]                                                                                                                                                                                                                                  ; Merged with system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|rgb_register[0]                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|end_begintransfer                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~9                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~10                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~13                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_next~4                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_next~5                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_next~6                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_state~14                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_state~15                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_state~16                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[30]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[31]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[30]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[29]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[28]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[27]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[26]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[31]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[30]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[29]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[28]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[27]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[26]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[32..63]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[32..63]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[32..63]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[32..63]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[31]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[30]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[29]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[28]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[27]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[26]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 1336                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[30],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[29],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[26],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[26],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[26],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[63]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[62],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[61],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[60],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[58],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[55],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[53],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[52],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[51],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[49],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[48],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[47],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[32]                                                                                                                                                                                                                                                          ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[63]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[62],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[61],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[60],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[58],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[55],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[53],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[52],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[51],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[49],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[48],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[47],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[32]                                                                                                                                                                                                                                                          ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[63]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[62],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[61],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[60],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[58],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[55],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[53],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[52],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[51],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[49],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[48],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[47],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[32]                                                                                                                                                                                                                                                          ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[63]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[62],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[61],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[60],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[58],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[55],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[53],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[52],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[51],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[49],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[48],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[47],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[32]                                                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[31],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[31],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[31],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[30],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[30],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[30],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[29],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[29],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[29],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[28],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[28],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[28],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[27],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[27],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Read_address[27],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[1]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                              ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                   ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0]                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                                                                      ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                      ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[15]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[14]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[13]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[12]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                      ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[11]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[10]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                 ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[9]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                          ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[8]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                              ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                              ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                              ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[7]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                   ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                   ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                   ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                     ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[6]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                  ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[5]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[4]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                  ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                  ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[3]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|readdata[2]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                      ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5100  ;
; Number of registers using Synchronous Clear  ; 858   ;
; Number of registers using Synchronous Load   ; 579   ;
; Number of registers using Asynchronous Clear ; 3774  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3401  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|system_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                 ; 1       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                               ; 11      ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 549     ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                             ; 8       ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                                       ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                                                      ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                                                      ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                                       ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                                       ; 2       ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                            ; 1       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                            ; 44      ;
; system:u0|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                         ; 4       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                             ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                             ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ; 2       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; 11      ;
; system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|WRX                                                                                                                                                                                                                                              ; 4       ;
; system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|CSX                                                                                                                                                                                                                                              ; 2       ;
; system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|RESET_n                                                                                                                                                                                                                                          ; 2       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 4       ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                         ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                         ; 4       ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                            ; 2       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[3]                                                                                                                                                                                                                                                                ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[2]                                                                                                                                                                                                                                                                ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[1]                                                                                                                                                                                                                                                                ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[0]                                                                                                                                                                                                                                                                ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[15]                                                                                                                                                                                                                                                               ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[14]                                                                                                                                                                                                                                                               ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[9]                                                                                                                                                                                                                                                                ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[8]                                                                                                                                                                                                                                                                ; 2       ;
; system:u0|system_sys_timer_1ms:sys_timer_1ms|internal_counter[6]                                                                                                                                                                                                                                                                ; 2       ;
; system:u0|system_high_res_timer_1us:high_res_timer_1us|internal_counter[5]                                                                                                                                                                                                                                                      ; 3       ;
; system:u0|system_high_res_timer_1us:high_res_timer_1us|internal_counter[4]                                                                                                                                                                                                                                                      ; 3       ;
; system:u0|system_high_res_timer_1us:high_res_timer_1us|internal_counter[0]                                                                                                                                                                                                                                                      ; 3       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; 1       ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                            ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[16]                                                                                                                                                                                                                                   ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                   ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                    ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                            ; 3       ;
; system:u0|system_high_res_timer_1us:high_res_timer_1us|period_l_register[5]                                                                                                                                                                                                                                                     ; 2       ;
; system:u0|system_high_res_timer_1us:high_res_timer_1us|period_l_register[4]                                                                                                                                                                                                                                                     ; 2       ;
; system:u0|system_high_res_timer_1us:high_res_timer_1us|period_l_register[0]                                                                                                                                                                                                                                                     ; 2       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                                         ; 2       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 72                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                 ; Megafunction                                                                                                                ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|flag_counter_signal[6]                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|csr_Status[3]                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[15]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[13]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator|wait_latency_counter[0]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator|wait_latency_counter[0]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator|wait_latency_counter[0]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                          ;
; 5:1                ; 21 bits   ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[10]                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data2[5]                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data3[4]                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data4[5]                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data6[6]                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data5[3]                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentColCount[11]                                                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                      ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|Data_out[10]                                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|Data_out[0]                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                                     ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data7[5]                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data8[1]                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data9[1]                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_addr[8]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|active_addr[13]                                                                                                                                                                                                                                                                ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|WRX_counter[4]                                                                                                                                                                                                                                         ;
; 22:1               ; 8 bits    ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|data1[3]                                                                                                                                                                                                                                         ;
; 10:1               ; 29 bits   ; 174 LEs       ; 0 LEs                ; 174 LEs                ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|avm_read_master_address[13]                                                                                                                                                                                                                      ;
; 12:1               ; 29 bits   ; 232 LEs       ; 58 LEs               ; 174 LEs                ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentReadAddr[7]                                                                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentColCount[0]                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_rot[18]                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[2]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[3]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[11]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[26]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_rot_step1[12]                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_logic_result[5]                                                                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[29]                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_src2_reg[29]                                                                                                                                                                                                                                                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|mux_ahb:mux2|l3_w6_n0_mux_dataout                                                                                                                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_data[93]                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|Selector103                                                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|Selector34                                                                                                                                                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|Selector104                                                                                                                                                                                                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|Selector24                                                                                                                                                                                                                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; No         ; |DE1_SoC_top_level|system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST|Selector11                                                                                                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|Selector27                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|altsyncram_2us1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for system:u0|system_sdram_controller_0:sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------+
; Assignment                  ; Value ; From ; To                               ;
+-----------------------------+-------+------+----------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                  ;
+-----------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller   ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 16          ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_ki91 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+--------------------------------------------------+
; Parameter Name ; Value                       ; Type                                             ;
+----------------+-----------------------------+--------------------------------------------------+
; INIT_FILE      ; system_onchip_memory2_0.hex ; String                                           ;
+----------------+-----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                   ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                ;
; WIDTH_A                            ; 32                          ; Signed Integer                                         ;
; WIDTHAD_A                          ; 16                          ; Signed Integer                                         ;
; NUMWORDS_A                         ; 65536                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WIDTH_B                            ; 1                           ; Untyped                                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; INIT_FILE                          ; system_onchip_memory2_0.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 65536                       ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_5dn1             ; Untyped                                                ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------+
; Parameter Name                       ; Value                  ; Type                              ;
+--------------------------------------+------------------------+-----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                            ;
; fractional_vco_multiplier            ; false                  ; String                            ;
; pll_type                             ; General                ; String                            ;
; pll_subtype                          ; General                ; String                            ;
; number_of_clocks                     ; 3                      ; Signed Integer                    ;
; operation_mode                       ; normal                 ; String                            ;
; deserialization_factor               ; 4                      ; Signed Integer                    ;
; data_rate                            ; 0                      ; Signed Integer                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                    ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                            ;
; phase_shift0                         ; 0 ps                   ; String                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                            ;
; phase_shift1                         ; 0 ps                   ; String                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                            ;
; phase_shift2                         ; -3750 ps               ; String                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                            ;
; phase_shift3                         ; 0 ps                   ; String                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                            ;
; phase_shift4                         ; 0 ps                   ; String                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                            ;
; phase_shift5                         ; 0 ps                   ; String                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                            ;
; phase_shift6                         ; 0 ps                   ; String                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                            ;
; phase_shift7                         ; 0 ps                   ; String                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                            ;
; phase_shift8                         ; 0 ps                   ; String                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                            ;
; phase_shift9                         ; 0 ps                   ; String                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                            ;
; phase_shift10                        ; 0 ps                   ; String                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                            ;
; phase_shift11                        ; 0 ps                   ; String                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                            ;
; phase_shift12                        ; 0 ps                   ; String                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                            ;
; phase_shift13                        ; 0 ps                   ; String                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                            ;
; phase_shift14                        ; 0 ps                   ; String                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                            ;
; phase_shift15                        ; 0 ps                   ; String                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                            ;
; phase_shift16                        ; 0 ps                   ; String                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                            ;
; phase_shift17                        ; 0 ps                   ; String                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                    ;
; clock_name_0                         ;                        ; String                            ;
; clock_name_1                         ;                        ; String                            ;
; clock_name_2                         ;                        ; String                            ;
; clock_name_3                         ;                        ; String                            ;
; clock_name_4                         ;                        ; String                            ;
; clock_name_5                         ;                        ; String                            ;
; clock_name_6                         ;                        ; String                            ;
; clock_name_7                         ;                        ; String                            ;
; clock_name_8                         ;                        ; String                            ;
; clock_name_global_0                  ; false                  ; String                            ;
; clock_name_global_1                  ; false                  ; String                            ;
; clock_name_global_2                  ; false                  ; String                            ;
; clock_name_global_3                  ; false                  ; String                            ;
; clock_name_global_4                  ; false                  ; String                            ;
; clock_name_global_5                  ; false                  ; String                            ;
; clock_name_global_6                  ; false                  ; String                            ;
; clock_name_global_7                  ; false                  ; String                            ;
; clock_name_global_8                  ; false                  ; String                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_bypass_en                      ; false                  ; String                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_bypass_en                      ; false                  ; String                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en0                     ; false                  ; String                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en1                     ; false                  ; String                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en2                     ; false                  ; String                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en3                     ; false                  ; String                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en4                     ; false                  ; String                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en5                     ; false                  ; String                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en6                     ; false                  ; String                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en7                     ; false                  ; String                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en8                     ; false                  ; String                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en9                     ; false                  ; String                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en10                    ; false                  ; String                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en11                    ; false                  ; String                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en12                    ; false                  ; String                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en13                    ; false                  ; String                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en14                    ; false                  ; String                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en15                    ; false                  ; String                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en16                    ; false                  ; String                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en17                    ; false                  ; String                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                    ;
; pll_slf_rst                          ; false                  ; String                            ;
; pll_bw_sel                           ; low                    ; String                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                            ;
; mimic_fbclk_type                     ; gclk                   ; String                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
+--------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:edge_detector_0_top_avm_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 2     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:edge_detector_0_top_avm_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_004|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_005|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_008|system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_009|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_010|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_011|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                               ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 92    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                        ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                              ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 60                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 60                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 201                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 60                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                 ;
; Entity Instance            ; system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component                     ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 16                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                      ;
; Entity Instance                           ; system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                      ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:edge_detector_0_top_avs_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:edge_detector_0_top_avs_csr_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_1us_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_1us_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_1ms_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_1ms_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:edge_detector_0_top_avm_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_1us_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:edge_detector_0_top_avm_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_pll_0:pll_0" ;
+----------+--------+----------+---------------------------+
; Port     ; Type   ; Severity ; Details                   ;
+----------+--------+----------+---------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected    ;
; locked   ; Output ; Info     ; Explicitly unconnected    ;
+----------+--------+----------+---------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                       ;
+--------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------+
; Port          ; Type   ; Severity ; Details                            ;
+---------------+--------+----------+------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected             ;
+---------------+--------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 60                  ; 60               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3995                        ;
;     CLR               ; 896                         ;
;     CLR SCLR          ; 12                          ;
;     CLR SLD           ; 20                          ;
;     ENA               ; 324                         ;
;     ENA CLR           ; 1591                        ;
;     ENA CLR SCLR      ; 600                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 223                         ;
;     ENA SCLR          ; 78                          ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 57                          ;
;     SLD               ; 29                          ;
;     plain             ; 104                         ;
; arriav_io_obuf        ; 88                          ;
; arriav_lcell_comb     ; 3826                        ;
;     arith             ; 848                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 693                         ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 83                          ;
;         7 data inputs ; 83                          ;
;     normal            ; 2811                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 360                         ;
;         3 data inputs ; 484                         ;
;         4 data inputs ; 483                         ;
;         5 data inputs ; 782                         ;
;         6 data inputs ; 658                         ;
;     shared            ; 84                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 14                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 223                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 539                         ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 3.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                ; Details                                                                                                                                                        ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                         ; N/A                                                                                                                                                            ;
; GPIO_0_D[0]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_D[0]                                                                      ; N/A                                                                                                                                                            ;
; GPIO_0_D[0]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_D[0]                                                                      ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[0]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[0]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[10]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[10]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[11]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[11]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[12]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[12]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[13]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[13]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[14]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[14]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[15]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[15]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[16]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[16]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[17]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[17]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[18]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[18]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[19]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[19]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[1]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[1]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[20]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[20]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[21]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[21]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[22]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[22]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[23]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[23]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[24]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[24]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[25]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[25]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[26]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[26]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[27]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[27]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[28]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[28]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[29]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[29]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[2]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[2]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[30]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[30]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[31]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[31]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[3]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[3]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[4]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[4]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[5]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[5]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[6]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[6]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[7]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[7]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[8]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[8]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[9]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[9]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[0]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[0]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[10]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[10]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[11]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[11]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[12]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[12]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[13]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[13]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[14]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[14]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[15]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[15]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[16]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[16]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[17]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[17]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[18]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[18]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[19]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[19]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[1]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[1]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[20]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[20]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[21]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[21]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[22]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[22]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[23]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[23]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[24]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[24]  ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[2]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[2]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[3]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[3]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[4]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[4]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[5]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[5]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[6]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[6]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[7]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[7]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[8]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[8]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[9]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[9]   ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_valid  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_valid~0 ; N/A                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_valid  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_valid~0 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 30 09:27:44 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "system.qsys"
Info (12250): 2022.05.30.09:27:59 Progress: Loading quartus/system.qsys
Info (12250): 2022.05.30.09:28:00 Progress: Reading input file
Info (12250): 2022.05.30.09:28:00 Progress: Adding Edge_detector_0 [Edge_detector 1.0]
Info (12250): 2022.05.30.09:28:02 Progress: Parameterizing module Edge_detector_0
Info (12250): 2022.05.30.09:28:02 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.05.30.09:28:02 Progress: Parameterizing module clk_0
Info (12250): 2022.05.30.09:28:02 Progress: Adding high_res_timer_1us [altera_avalon_timer 18.1]
Info (12250): 2022.05.30.09:28:02 Progress: Parameterizing module high_res_timer_1us
Info (12250): 2022.05.30.09:28:02 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2022.05.30.09:28:02 Progress: Parameterizing module jtag_uart_0
Info (12250): 2022.05.30.09:28:02 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2022.05.30.09:28:02 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.05.30.09:28:02 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.05.30.09:28:02 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.05.30.09:28:02 Progress: Adding performance_counter_0 [altera_avalon_performance_counter 18.1]
Info (12250): 2022.05.30.09:28:02 Progress: Parameterizing module performance_counter_0
Info (12250): 2022.05.30.09:28:02 Progress: Adding pll_0 [altera_pll 18.1]
Info (12250): 2022.05.30.09:28:03 Progress: Parameterizing module pll_0
Info (12250): 2022.05.30.09:28:03 Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2022.05.30.09:28:03 Progress: Parameterizing module sdram_controller_0
Info (12250): 2022.05.30.09:28:03 Progress: Adding sys_timer_1ms [altera_avalon_timer 18.1]
Info (12250): 2022.05.30.09:28:03 Progress: Parameterizing module sys_timer_1ms
Info (12250): 2022.05.30.09:28:03 Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Info (12250): 2022.05.30.09:28:03 Progress: Parameterizing module sysid
Info (12250): 2022.05.30.09:28:03 Progress: Building connections
Info (12250): 2022.05.30.09:28:03 Progress: Parameterizing connections
Info (12250): 2022.05.30.09:28:03 Progress: Validating
Info (12250): 2022.05.30.09:28:06 Progress: Done reading input file
Info (12250): System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): System.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): System.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): System.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_004.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_004.sink2
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src2 and rsp_mux_002.sink0
Info (12250): Edge_detector_0: "system" instantiated Edge_detector "Edge_detector_0"
Info (12250): High_res_timer_1us: Starting RTL generation for module 'system_high_res_timer_1us'
Info (12250): High_res_timer_1us:   Generation command is [exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/bin/perl.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_high_res_timer_1us --dir=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0003_high_res_timer_1us_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0003_high_res_timer_1us_gen//system_high_res_timer_1us_component_configuration.pl  --do_build_sim=0  ]
Info (12250): High_res_timer_1us: Done RTL generation for module 'system_high_res_timer_1us'
Info (12250): High_res_timer_1us: "system" instantiated altera_avalon_timer "high_res_timer_1us"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info (12250): Jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0005_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Performance_counter_0: Starting RTL generation for module 'system_performance_counter_0'
Info (12250): Performance_counter_0:   Generation command is [exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0006_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Performance_counter_0: Done RTL generation for module 'system_performance_counter_0'
Info (12250): Performance_counter_0: "system" instantiated altera_avalon_performance_counter "performance_counter_0"
Info (12250): Pll_0: "system" instantiated altera_pll "pll_0"
Info (12250): Sdram_controller_0: Starting RTL generation for module 'system_sdram_controller_0'
Info (12250): Sdram_controller_0:   Generation command is [exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0008_sdram_controller_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0008_sdram_controller_0_gen//system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller_0: Done RTL generation for module 'system_sdram_controller_0'
Info (12250): Sdram_controller_0: "system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info (12250): Sys_timer_1ms: Starting RTL generation for module 'system_sys_timer_1ms'
Info (12250): Sys_timer_1ms:   Generation command is [exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/bin/perl.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_timer_1ms --dir=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0009_sys_timer_1ms_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0009_sys_timer_1ms_gen//system_sys_timer_1ms_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_timer_1ms: Done RTL generation for module 'system_sys_timer_1ms'
Info (12250): Sys_timer_1ms: "system" instantiated altera_avalon_timer "sys_timer_1ms"
Info (12250): Sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0013_cpu_gen/ --quartus_bindir=C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9142_6764050892572449974.dir/0013_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.05.30 09:28:28 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.05.30 09:28:28 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.05.30 09:28:28 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.05.30 09:28:28 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.05.30 09:28:29 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2022.05.30 09:28:29 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.05.30 09:28:29 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.05.30 09:28:29 (*)     Testbench
Info (12250): Cpu: # 2022.05.30 09:28:29 (*)     Instruction decoding
Info (12250): Cpu: # 2022.05.30 09:28:29 (*)       Instruction fields
Info (12250): Cpu: # 2022.05.30 09:28:29 (*)       Instruction decodes
Info (12250): Cpu: # 2022.05.30 09:28:30 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.05.30 09:28:30 (*)       Instruction controls
Info (12250): Cpu: # 2022.05.30 09:28:30 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.05.30 09:28:30 (*)     Pipeline backend
Info (12250): Cpu: # 2022.05.30 09:28:32 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.05.30 09:28:33 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.05.30 09:28:33 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): System: Done "system" with 45 modules, 80 files
Info (12249): Finished elaborating Platform Designer system entity "system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /users/24833/desktop/fpga/miniproject/sdram_instrcacheenabled_datacacheenabled/hw/hdl/de1_soc_top_level.vhd
    Info (12022): Found design unit 1: DE1_SoC_top_level-rtl File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 165
    Info (12023): Found entity 1: DE1_SoC_top_level File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/edge_detector_top_level.vhd
    Info (12022): Found design unit 1: Edge_Detector_top_level-rtl File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detector_top_level.vhd Line: 35
    Info (12023): Found entity 1: Edge_Detector_top_level File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detector_top_level.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/fifo.vhd Line: 57
    Info (12023): Found entity 1: FIFO File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/lcd_control.vhd
    Info (12022): Found design unit 1: LCD_Control-a File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/lcd_control.vhd Line: 35
    Info (12023): Found entity 1: LCD_Control File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/lcd_control.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/edge_detection.vhd
    Info (12022): Found design unit 1: edge_detection-behv File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detection.vhd Line: 39
    Info (12023): Found entity 1: edge_detection File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detection.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_high_res_timer_1us.v
    Info (12023): Found entity 1: system_high_res_timer_1us File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_high_res_timer_1us.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v
    Info (12023): Found entity 1: system_jtag_uart_0_sim_scfifo_w File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: system_jtag_uart_0_scfifo_w File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: system_jtag_uart_0_sim_scfifo_r File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: system_jtag_uart_0_scfifo_r File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: system_jtag_uart_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_001 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_002 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_003 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_004 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_002_default_decode File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_002 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_003_default_decode File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_003 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_006_default_decode File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_006 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_007_default_decode File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_007 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_003 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_004 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_001 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_002 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v
    Info (12023): Found entity 1: system_nios2_gen2_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_ic_data_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: system_nios2_gen2_0_cpu_bht_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: system_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: system_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: system_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: system_nios2_gen2_0_cpu_dc_data_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: system_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: system_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: system_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: system_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: system_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: system_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: system_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: system_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: system_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: system_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: system_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: system_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: system_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: system_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: system_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: system_nios2_gen2_0_cpu_nios2_oci File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: system_nios2_gen2_0_cpu File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_mult_cell File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_test_bench File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_onchip_memory2_0.v
    Info (12023): Found entity 1: system_onchip_memory2_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_performance_counter_0.v
    Info (12023): Found entity 1: system_performance_counter_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_performance_counter_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_pll_0.v
    Info (12023): Found entity 1: system_pll_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller_0.v
    Info (12023): Found entity 1: system_sdram_controller_0_input_efifo_module File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: system_sdram_controller_0 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sys_timer_1ms.v
    Info (12023): Found entity 1: system_sys_timer_1ms File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sys_timer_1ms.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sysid.v
    Info (12023): Found entity 1: system_sysid File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 6
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "DE1_SoC_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(75): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
Info (12128): Elaborating entity "system" for hierarchy "system:u0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 193
Info (12128): Elaborating entity "Edge_Detector_top_level" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 129
Info (12128): Elaborating entity "edge_detection" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detector_top_level.vhd Line: 146
Info (12128): Elaborating entity "FIFO" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detector_top_level.vhd Line: 182
Info (12128): Elaborating entity "scfifo" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/fifo.vhd Line: 95
Info (12130): Elaborated megafunction instantiation "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/fifo.vhd Line: 95
Info (12133): Instantiated megafunction "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/fifo.vhd Line: 95
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ki91.tdf
    Info (12023): Found entity 1: scfifo_ki91 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_ki91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ki91" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ro91.tdf
    Info (12023): Found entity 1: a_dpfifo_ro91 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_ro91.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_ro91" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_ki91.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf
    Info (12023): Found entity 1: a_fefifo_t7e File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_t7e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_t7e" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|a_fefifo_t7e:fifo_state" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_ro91.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf
    Info (12023): Found entity 1: cntr_2h7 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_2h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_2h7" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|a_fefifo_t7e:fifo_state|cntr_2h7:count_usedw" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_t7e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2us1.tdf
    Info (12023): Found entity 1: altsyncram_2us1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_2us1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2us1" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|altsyncram_2us1:FIFOram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_ro91.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf
    Info (12023): Found entity 1: cntr_mgb File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_mgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_mgb" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|FIFO:fifo_test_INST|scfifo:scfifo_component|scfifo_ki91:auto_generated|a_dpfifo_ro91:dpfifo|cntr_mgb:rd_ptr_count" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_ro91.tdf Line: 43
Info (12128): Elaborating entity "LCD_Control" for hierarchy "system:u0|Edge_Detector_top_level:edge_detector_0|LCD_Control:LCD_Control_INST" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detector_top_level.vhd Line: 196
Info (12128): Elaborating entity "system_high_res_timer_1us" for hierarchy "system:u0|system_high_res_timer_1us:high_res_timer_1us" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 140
Info (12128): Elaborating entity "system_jtag_uart_0" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 153
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_w" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_r" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_nios2_gen2_0" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 184
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_test_bench" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 5986
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ic_data_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 6988
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7054
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 129
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf
    Info (12023): Found entity 1: altsyncram_pgj1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_bht_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7252
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 198
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8209
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 264
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8227
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_mult_cell" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8812
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9234
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 396
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf
    Info (12023): Found entity 1: altsyncram_jpi1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_jpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jpi1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_data_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9300
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 465
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9412
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 534
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 10217
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 632
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2675
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_onchip_memory2_0" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 198
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5dn1.tdf
    Info (12023): Found entity 1: altsyncram_5dn1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_5dn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_5dn1" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|decode_dla:decode3" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_5dn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|mux_ahb:mux2" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_5dn1.tdf Line: 44
Info (12128): Elaborating entity "system_performance_counter_0" for hierarchy "system:u0|system_performance_counter_0:performance_counter_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 208
Info (12128): Elaborating entity "system_pll_0" for hierarchy "system:u0|system_pll_0:pll_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 217
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v Line: 91
Info (12133): Instantiated megafunction "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "-3750 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "system_sdram_controller_0" for hierarchy "system:u0|system_sdram_controller_0:sdram_controller_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 240
Info (12128): Elaborating entity "system_sdram_controller_0_input_efifo_module" for hierarchy "system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "system_sys_timer_1ms" for hierarchy "system:u0|system_sys_timer_1ms:sys_timer_1ms" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 251
Info (12128): Elaborating entity "system_sysid" for hierarchy "system:u0|system_sysid:sysid" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 258
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 337
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 873
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 933
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:edge_detector_0_top_avm_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 993
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1057
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1121
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1185
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1249
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1313
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1377
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1ms_s1_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1441
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:edge_detector_0_top_avs_csr_translator" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1569
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1650
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1731
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:edge_detector_0_top_avm_agent" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1812
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1896
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1937
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2396
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2437
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2478
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2994
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3010
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3026
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "system_mm_interconnect_0_router_003" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3042
Info (12128): Elaborating entity "system_mm_interconnect_0_router_003_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "system_mm_interconnect_0_router_006" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3090
Info (12128): Elaborating entity "system_mm_interconnect_0_router_006_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "system_mm_interconnect_0_router_007" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3106
Info (12128): Elaborating entity "system_mm_interconnect_0_router_007_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3220
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3320
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3385
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3414
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux_002" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3431
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3448
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux_003" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3505
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux_004" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3534
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_003" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3682
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_004" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3711
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3850
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3879
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux_002" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3896
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3962
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4028
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4062
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4261
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4377
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:u0|system_irq_mapper:irq_mapper" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 346
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 409
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller_001" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 472
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller_002" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 535
Warning (12020): Port "jdo" on the entity instantiation of "the_system_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3216
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jb84.tdf
    Info (12023): Found entity 1: altsyncram_jb84 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_jb84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_39i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.30.09:29:10 Progress: Loading sld08b1c883/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_40n1.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[5]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[6]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[7]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[8]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[11]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[12]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[13]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[14]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[15]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[16]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[17]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[18]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[19]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[20]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[21]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[22]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[23]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[24]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[25]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[33]" and its non-tri-state driver. File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_D[0]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[1]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[2]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[3]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[4]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[5]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[6]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[7]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[8]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[9]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[10]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[11]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[12]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[13]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[14]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[15]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[16]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[17]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[18]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[19]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[20]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[21]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[22]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[23]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[24]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[25]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[26]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[27]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[28]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[29]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[30]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[31]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[32]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[33]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[34]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[35]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_1_D[0]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[1]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[2]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[3]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[4]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[9]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[26]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[27]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[28]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[29]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[30]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[31]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[32]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[34]" has no driver File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_1_D[10]" is fed by VCC File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13033): The pin "GPIO_1_D[35]" is fed by VCC File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1_D[5]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[6]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[7]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[8]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[10]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[11]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[12]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[13]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[14]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[15]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[16]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[17]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[18]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[19]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[20]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[21]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[22]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[23]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[24]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[25]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[33]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13010): Node "GPIO_1_D[35]~synth" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 46
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentColCount[31] will power up to Low File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detection.vhd Line: 95
    Critical Warning (18010): Register system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentColCount[0] will power up to Low File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detection.vhd Line: 95
    Critical Warning (18010): Register system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentRowCount[31] will power up to Low File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detection.vhd Line: 95
    Critical Warning (18010): Register system:u0|Edge_Detector_top_level:edge_detector_0|edge_detection:edge_detection_INST|CurrentRowCount[0] will power up to Low File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/edge_detection.vhd Line: 95
Info (17049): 591 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 151 of its 153 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 72
Info (21057): Implemented 8129 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 88 bidirectional pins
    Info (21061): Implemented 7392 logic cells
    Info (21064): Implemented 599 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 5132 megabytes
    Info: Processing ended: Mon May 30 09:29:40 2022
    Info: Elapsed time: 00:01:56
    Info: Total CPU time (on all processors): 00:02:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/24833/Desktop/FPGA/miniProject/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.map.smsg.


