  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/sidejob/ethernet_NN/NN/hls_component/hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentStream.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentStream.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Type.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Type.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentsStream.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentsStream.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_stream' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.216 seconds; current allocated memory: 270.512 MB.
INFO: [HLS 200-10] Analyzing design file 'ComponentsStream.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Components.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:266:92)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:276:103)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Components.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 29.592 seconds; current allocated memory: 280.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,056 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,325 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,389 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,337 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,982 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,835 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,993 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,011 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,962 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,046 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,336 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,885 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,915 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,281 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,292 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:293:17)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:295:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:296:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_290_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:290:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_296_2' (./ComponentStream.h:296:23) in function 'l_softmax_layer_stream' completely with a factor of 2 (./ComponentStream.h:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_290_1' (./ComponentStream.h:290:23) in function 'l_softmax_layer_stream' completely with a factor of 2 (./ComponentStream.h:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_1' (./ComponentStream.h:273:23) in function 'fully_connect2_layer_stream' completely with a factor of 2 (./ComponentStream.h:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_2' (./ComponentStream.h:277:27) in function 'fully_connect2_layer_stream' completely with a factor of 36 (./ComponentStream.h:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_3' (./ComponentStream.h:262:23) in function 'reshape_concate_layer_stream' completely with a factor of 5 (./ComponentStream.h:250:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_2' (./ComponentStream.h:257:23) in function 'reshape_concate_layer_stream' completely with a factor of 6 (./ComponentStream.h:250:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_1' (./ComponentStream.h:252:23) in function 'reshape_concate_layer_stream' completely with a factor of 7 (./ComponentStream.h:250:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_240_4' (./ComponentStream.h:240:27) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 5 (./ComponentStream.h:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_2' (./ComponentStream.h:234:27) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 10 (./ComponentStream.h:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_2' (./ComponentStream.h:199:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:196:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_3' (./ComponentStream.h:204:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 10 (./ComponentStream.h:196:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_6' (./ComponentStream.h:219:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:196:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_5' (./ComponentStream.h:213:39) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:196:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_4' (./ComponentStream.h:186:27) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 6 (./ComponentStream.h:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_2' (./ComponentStream.h:179:27) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 8 (./ComponentStream.h:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_2' (./ComponentStream.h:144:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_3' (./ComponentStream.h:149:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_6' (./ComponentStream.h:164:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./ComponentStream.h:158:39) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_4' (./ComponentStream.h:131:27) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 7 (./ComponentStream.h:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./ComponentStream.h:124:27) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 6 (./ComponentStream.h:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_2' (./ComponentStream.h:88:26) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_3' (./ComponentStream.h:93:26) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 6 (./ComponentStream.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_6' (./ComponentStream.h:108:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_5' (./ComponentStream.h:102:39) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_309_2' (./ComponentStream.h:309:27) in function 'data_dispatch_stream<9u>' completely with a factor of 8 (./ComponentStream.h:306:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_2' (./ComponentStream.h:64:26) in function 'fully_connect_layer_stream<9u>' completely with a factor of 8 (./ComponentStream.h:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_3' (./ComponentStream.h:67:30) in function 'fully_connect_layer_stream<9u>' completely with a factor of 16 (./ComponentStream.h:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_4' (./ComponentStream.h:71:34) in function 'fully_connect_layer_stream<9u>' completely with a factor of 18 (./ComponentStream.h:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_1' (./ComponentStream.h:46:22) in function 'feature_concate_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:45:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_2' (./ComponentStream.h:51:26) in function 'feature_concate_layer_stream<9u>' completely with a factor of 18 (./ComponentStream.h:45:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_1' (./ComponentStream.h:29:22) in function 'embedding_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (./ComponentStream.h:14:22) in function 'feature_separate_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<int, 0> (&) [2])' (./ComponentStream.h:286:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'pe' (./ComponentStream.h:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL6conv_3' (./ComponentStream.h:104:46)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'pe' (./ComponentStream.h:160:20)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL6conv_4' (./ComponentStream.h:160:46)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'pe' (./ComponentStream.h:215:20)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL6conv_5' (./ComponentStream.h:215:46)
INFO: [HLS 214-248] Applying array_partition to 'len_x': Complete partitioning on dimension 1. (ComponentsStream.cpp:8:22)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x': Complete partitioning on dimension 1. (ComponentsStream.cpp:8:32)
INFO: [HLS 214-248] Applying array_partition to 'len_x_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:9:31)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:10:31)
INFO: [HLS 214-248] Applying array_partition to 'feature_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:11:35)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:12:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding3': Complete partitioning on dimension 1. (ComponentsStream.cpp:13:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding4': Complete partitioning on dimension 1. (ComponentsStream.cpp:14:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding5': Complete partitioning on dimension 1. (ComponentsStream.cpp:15:33)
INFO: [HLS 214-248] Applying array_partition to 'sum_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:17:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:18:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:19:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:21:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:22:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:23:26)
INFO: [HLS 214-248] Applying array_partition to 'fc2_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:26:26)
INFO: [HLS 214-248] Applying array_partition to 'dout': Complete partitioning on dimension 1. (ComponentsStream.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_8' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_7' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_6' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_5' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_4' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_3' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_2' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_1' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_0' with compact=bit mode in 320-bits (ComponentsStream.cpp:9:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_8' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:10:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_8' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_7' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_6' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_5' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_4' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_3' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_2' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_1' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_0' with compact=bit mode in 576-bits (ComponentsStream.cpp:11:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:12:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:13:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:14:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature2_embedding' with compact=bit mode in 1152-bits (ComponentsStream.cpp:25:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dout_1' with compact=bit mode in 32-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dout_0' with compact=bit mode in 32-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_233_1> at ./ComponentStream.h:233:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_239_3> at ./ComponentStream.h:239:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_197_1> at ./ComponentStream.h:197:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_178_1> at ./ComponentStream.h:178:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_185_3> at ./ComponentStream.h:185:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_142_1> at ./ComponentStream.h:142:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./ComponentStream.h:123:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_130_3> at ./ComponentStream.h:130:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_1> at ./ComponentStream.h:86:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_308_1> at ./ComponentStream.h:308:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_62_1> at ./ComponentStream.h:62:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:212:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_157_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:157:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:101:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_4' (./ComponentStream.h:212:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:196:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_4' (./ComponentStream.h:157:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_4' (./ComponentStream.h:101:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:85:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26len_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:14:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26ipd_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:18:0)
INFO: [HLS 214-449] Automatically partitioning array 'pe' dimension 1 completely based on constant index. (./ComponentStream.h:87:20)
INFO: [HLS 214-449] Automatically partitioning array 'pe' dimension 2 completely based on constant index. (./ComponentStream.h:87:20)
INFO: [HLS 214-449] Automatically partitioning array 'sum_k' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'pe' dimension 1 completely based on constant index. (./ComponentStream.h:143:20)
INFO: [HLS 214-449] Automatically partitioning array 'pe' dimension 2 completely based on constant index. (./ComponentStream.h:143:20)
INFO: [HLS 214-449] Automatically partitioning array 'pe' dimension 1 completely based on constant index. (./ComponentStream.h:198:20)
INFO: [HLS 214-449] Automatically partitioning array 'pe' dimension 2 completely based on constant index. (./ComponentStream.h:198:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ipd_embedding_table_stream' due to pipeline pragma (./Coeff.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'len_embedding_table_stream' due to pipeline pragma (./Coeff.h:14:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pe' due to pipeline pragma (./ComponentStream.h:87:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'pe' due to pipeline pragma (./ComponentStream.h:87:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum_k' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:122:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:122:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pe' due to pipeline pragma (./ComponentStream.h:143:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'pe' due to pipeline pragma (./ComponentStream.h:143:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:177:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:177:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pe' due to pipeline pragma (./ComponentStream.h:198:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'pe' due to pipeline pragma (./ComponentStream.h:198:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:232:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'sum_out' due to pipeline pragma (./ComponentStream.h:232:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL26len_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL26ipd_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:18:0)
INFO: [HLS 214-248] Applying array_partition to 'pe': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./ComponentStream.h:87:20)
INFO: [HLS 214-248] Applying array_partition to 'sum_k': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'sum_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./ComponentStream.h:122:9)
INFO: [HLS 214-248] Applying array_partition to 'pe': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./ComponentStream.h:143:20)
INFO: [HLS 214-248] Applying array_partition to 'sum_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./ComponentStream.h:177:9)
INFO: [HLS 214-248] Applying array_partition to 'pe': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./ComponentStream.h:198:20)
INFO: [HLS 214-248] Applying array_partition to 'sum_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./ComponentStream.h:232:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 26.328 seconds; current allocated memory: 293.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 293.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 305.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.416 seconds; current allocated memory: 316.145 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_stream' (ComponentsStream.cpp:5:1), detected/extracted 14 process function(s): 
	 'feature_separate_layer_stream<9u>'
	 'embedding_layer_stream<9u>'
	 'feature_concate_layer_stream<9u>'
	 'fully_connect_layer_stream<9u>'
	 'data_dispatch_stream<9u>'
	 'conv2d_3_stream_layer<9u>'
	 'conv2d_3_stream_layer_post<9u>'
	 'conv2d_4_stream_layer<9u>'
	 'conv2d_4_stream_layer_post<9u>'
	 'conv2d_5_stream_layer<9u>'
	 'conv2d_5_stream_layer_post<9u>'
	 'reshape_concate_layer_stream'
	 'fully_connect2_layer_stream'
	 'l_softmax_layer_stream'.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect_layer_stream<9u>' (./ComponentStream.h:62:22)...17 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect2_layer_stream' (./ComponentStream.h:271:1)...17 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_5_stream_layer_post<9u>' (./ComponentStream.h:231:23)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_4_stream_layer_post<9u>' (./ComponentStream.h:176:23)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.612 seconds; current allocated memory: 345.785 MB.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 9 in function fully_connect_layer_stream<9u>'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 9 in function fully_connect_layer_stream<9u>'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 9 in function fully_connect_layer_stream<9u>'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 9 in function fully_connect_layer_stream<9u>'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 9 in function fully_connect_layer_stream<9u>'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 9 in function fully_connect_layer_stream<9u>'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 9 in function fully_connect_layer_stream<9u>'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 9 in function fully_connect_layer_stream<9u>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.531 seconds; current allocated memory: 542.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_stream' ...
WARNING: [SYN 201-103] Legalizing function name 'feature_separate_layer_stream<9u>' to 'feature_separate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'embedding_layer_stream<9u>' to 'embedding_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'feature_concate_layer_stream<9u>' to 'feature_concate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream<9u>' to 'fully_connect_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'data_dispatch_stream<9u>' to 'data_dispatch_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer<9u>' to 'conv2d_3_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>_Pipeline_VITIS_LOOP_123_1' to 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>_Pipeline_VITIS_LOOP_130_3' to 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_130_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>' to 'conv2d_3_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer<9u>' to 'conv2d_4_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>_Pipeline_VITIS_LOOP_178_1' to 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_178_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>_Pipeline_VITIS_LOOP_185_3' to 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_185_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>' to 'conv2d_4_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer<9u>' to 'conv2d_5_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>_Pipeline_VITIS_LOOP_233_1' to 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_233_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>_Pipeline_VITIS_LOOP_239_3' to 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_239_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>' to 'conv2d_5_stream_layer_post_9u_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 548.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 549.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 553.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 554.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 554.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 554.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_62_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 556.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 557.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_dispatch_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 557.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 558.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 559.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 561.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 561.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_130_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 562.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 562.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 563.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 563.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 564.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 566.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 568.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 568.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 569.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 570.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.12 seconds; current allocated memory: 570.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 571.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_197_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 572.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 573.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_233_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_233_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 576.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 577.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_239_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_239_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 578.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 578.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 579.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 580.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 580.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 580.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 581.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 581.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'l_softmax_layer_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 34, function 'l_softmax_layer_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 582.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 582.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 588.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 591.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_separate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 593.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'embedding_layer_stream_9u_s' is 5205 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'embedding_layer_stream_9u_s'.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 604.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'feature_concate_layer_stream_9u_s' is 5214 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_concate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.846 seconds; current allocated memory: 612.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream_9u_s' pipeline 'VITIS_LOOP_62_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.218 seconds; current allocated memory: 613.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_dispatch_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'data_dispatch_stream_9u_s' is 6182 from HDL expression: ((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_dispatch_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 616.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_9u_s' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 621.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 627.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_130_3' pipeline 'VITIS_LOOP_130_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_Pipeline_VITIS_LOOP_130_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 633.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 637.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_9u_s' pipeline 'VITIS_LOOP_142_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 644.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 652.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_185_3' pipeline 'VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_Pipeline_VITIS_LOOP_185_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 658.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.297 seconds; current allocated memory: 663.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_9u_s' pipeline 'VITIS_LOOP_197_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 672.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_233_1' pipeline 'VITIS_LOOP_233_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 681.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_239_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_239_3' pipeline 'VITIS_LOOP_239_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_post_9u_Pipeline_VITIS_LOOP_239_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 688.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 693.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_concate_layer_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 697.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect2_layer_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 698.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_softmax_layer_stream' pipeline 'l_softmax_layer_stream' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 700.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_stream' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_stream'.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_0_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_1_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_2_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_3_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_4_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_5_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_6_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_7_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_8_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_8_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_0_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_1_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_2_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_3_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_4_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_5_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_6_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_7_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_8_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_54_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_55_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_56_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_57_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_58_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_59_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_60_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_61_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_62_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_63_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_64_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_65_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_66_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_67_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_68_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_69_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_70_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_71_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_54_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_55_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_56_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_57_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_58_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_59_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_60_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_61_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_62_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_63_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_64_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_65_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_66_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_67_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_68_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_69_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_70_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_71_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_72_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_73_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_74_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_75_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_76_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_77_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_78_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_79_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_80_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_81_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_82_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_83_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_84_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_85_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_86_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_87_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_88_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_89_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feature2_embedding_U(CNN_stream_fifo_w1152_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_embedding_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_embedding_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_embedding_layer_stream_9u_U0_U(CNN_stream_start_for_embedding_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_feature_concate_layer_stream_9u_U0_U(CNN_stream_start_for_feature_concate_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect_layer_stream_9u_U0_U(CNN_stream_start_for_fully_connect_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_dispatch_stream_9u_U0_U(CNN_stream_start_for_data_dispatch_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_3_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_3_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_4_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_4_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_5_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_5_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_3_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reshape_concate_layer_stream_U0_U(CNN_stream_start_for_reshape_concate_layer_stream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_4_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_5_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect2_layer_stream_U0_U(CNN_stream_start_for_fully_connect2_layer_stream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_softmax_layer_stream_U0_U(CNN_stream_start_for_l_softmax_layer_stream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.489 seconds; current allocated memory: 727.910 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.558 seconds; current allocated memory: 744.246 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.27 seconds; current allocated memory: 760.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_stream.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_stream.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.15 MHz
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 7 seconds. Total elapsed time: 107.728 seconds; peak allocated memory: 760.961 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 51s
