Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 17 11:24:36 2021
| Host         : LAPTOP-JS3ELUQ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35tl-cpg236
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.052        0.000                      0                 8538        0.135        0.000                      0                 8538        4.500        0.000                       0                  4269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.052        0.000                      0                 8538        0.135        0.000                      0                 8538        4.500        0.000                       0                  4269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 nolabel_line40/address_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/dmx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.848ns  (logic 2.911ns (32.902%)  route 5.937ns (67.098%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 15.260 - 10.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.826     5.781    nolabel_line40/clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  nolabel_line40/address_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.536     6.317 r  nolabel_line40/address_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.736     9.053    nolabel_line39/display_OBUF[6]_inst_i_58_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.148     9.201 r  nolabel_line39/display_OBUF[7]_inst_i_222/O
                         net (fo=1, routed)           0.000     9.201    nolabel_line39/display_OBUF[7]_inst_i_222_n_0
    SLICE_X41Y47         MUXF7 (Prop_muxf7_I0_O)      0.291     9.492 r  nolabel_line39/display_OBUF[7]_inst_i_102/O
                         net (fo=1, routed)           0.000     9.492    nolabel_line39/display_OBUF[7]_inst_i_102_n_0
    SLICE_X41Y47         MUXF8 (Prop_muxf8_I0_O)      0.124     9.616 r  nolabel_line39/display_OBUF[7]_inst_i_42/O
                         net (fo=1, routed)           1.276    10.891    nolabel_line39/display_OBUF[7]_inst_i_42_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.371    11.262 r  nolabel_line39/display_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000    11.262    nolabel_line39/display_OBUF[7]_inst_i_13_n_0
    SLICE_X41Y30         MUXF7 (Prop_muxf7_I1_O)      0.300    11.562 r  nolabel_line39/display_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.000    11.562    nolabel_line39/display_OBUF[7]_inst_i_5_n_0
    SLICE_X41Y30         MUXF8 (Prop_muxf8_I0_O)      0.124    11.686 r  nolabel_line39/dmx_reg_i_21/O
                         net (fo=1, routed)           1.253    12.939    nolabel_line39/dmx_reg_i_21_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.371    13.310 r  nolabel_line39/dmx_i_7/O
                         net (fo=1, routed)           0.000    13.310    nolabel_line39/dmx_i_7_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.300    13.610 r  nolabel_line39/dmx_reg_i_3/O
                         net (fo=1, routed)           0.673    14.283    nolabel_line40/dmx_reg_1
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.346    14.629 r  nolabel_line40/dmx_i_1/O
                         net (fo=1, routed)           0.000    14.629    nolabel_line40/dmx_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  nolabel_line40/dmx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.630    15.260    nolabel_line40/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  nolabel_line40/dmx_reg/C
                         clock pessimism              0.344    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.112    15.681    nolabel_line40/dmx_reg
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 nolabel_line38/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[274][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 0.567ns (6.637%)  route 7.976ns (93.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.815     5.770    nolabel_line38/clk_IBUF_BUFG
    SLICE_X38Y23         FDCE                                         r  nolabel_line38/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.567     6.337 r  nolabel_line38/data_reg[4]/Q
                         net (fo=132, routed)         7.976    14.314    nolabel_line39/data[1]
    SLICE_X6Y12          FDCE                                         r  nolabel_line39/MEM_reg[274][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.710    15.340    nolabel_line39/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  nolabel_line39/MEM_reg[274][4]/C
                         clock pessimism              0.344    15.684    
                         clock uncertainty           -0.035    15.649    
    SLICE_X6Y12          FDCE (Setup_fdce_C_D)       -0.163    15.486    nolabel_line39/MEM_reg[274][4]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 nolabel_line38/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[280][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 0.567ns (6.744%)  route 7.841ns (93.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.815     5.770    nolabel_line38/clk_IBUF_BUFG
    SLICE_X38Y23         FDCE                                         r  nolabel_line38/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.567     6.337 r  nolabel_line38/data_reg[4]/Q
                         net (fo=132, routed)         7.841    14.178    nolabel_line39/data[1]
    SLICE_X7Y12          FDCE                                         r  nolabel_line39/MEM_reg[280][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.710    15.340    nolabel_line39/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  nolabel_line39/MEM_reg[280][4]/C
                         clock pessimism              0.344    15.684    
                         clock uncertainty           -0.035    15.649    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)       -0.198    15.451    nolabel_line39/MEM_reg[280][4]
  -------------------------------------------------------------------
                         required time                         15.451    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 nolabel_line40/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/address_reg[0]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 3.261ns (40.212%)  route 4.849ns (59.788%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 15.257 - 10.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.831     5.786    nolabel_line40/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  nolabel_line40/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.610     6.396 r  nolabel_line40/counter_reg[1]/Q
                         net (fo=1, routed)           0.570     6.966    nolabel_line40/counter_reg_n_0_[1]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.785     7.751 r  nolabel_line40/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.751    nolabel_line40/state2_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     7.892 r  nolabel_line40/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.892    nolabel_line40/state2_carry__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     8.033 r  nolabel_line40/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    nolabel_line40/state2_carry__1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.316     8.349 f  nolabel_line40/state2_carry__2/O[2]
                         net (fo=3, routed)           0.769     9.118    nolabel_line40/state2_carry__2_n_5
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.342     9.460 f  nolabel_line40/FSM_sequential_state[2]_i_9/O
                         net (fo=4, routed)           0.681    10.141    nolabel_line40/FSM_sequential_state[2]_i_9_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I0_O)        0.158    10.299 f  nolabel_line40/FSM_sequential_state[2]_i_4/O
                         net (fo=7, routed)           1.182    11.481    nolabel_line40/FSM_sequential_state[2]_i_4_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I2_O)        0.390    11.871 r  nolabel_line40/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.311    12.182    nolabel_line40/FSM_sequential_state[1]_i_2_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.378    12.560 r  nolabel_line40/address[8]_i_2/O
                         net (fo=34, routed)          1.336    13.896    nolabel_line40/address[8]_i_2_n_0
    SLICE_X15Y20         FDRE                                         r  nolabel_line40/address_reg[0]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.627    15.257    nolabel_line40/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  nolabel_line40/address_reg[0]_rep__5/C
                         clock pessimism              0.344    15.601    
                         clock uncertainty           -0.035    15.566    
    SLICE_X15Y20         FDRE (Setup_fdre_C_CE)      -0.344    15.222    nolabel_line40/address_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 nolabel_line40/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/address_reg[1]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 3.261ns (40.212%)  route 4.849ns (59.788%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 15.257 - 10.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.831     5.786    nolabel_line40/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  nolabel_line40/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.610     6.396 r  nolabel_line40/counter_reg[1]/Q
                         net (fo=1, routed)           0.570     6.966    nolabel_line40/counter_reg_n_0_[1]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.785     7.751 r  nolabel_line40/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.751    nolabel_line40/state2_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     7.892 r  nolabel_line40/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.892    nolabel_line40/state2_carry__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     8.033 r  nolabel_line40/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    nolabel_line40/state2_carry__1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.316     8.349 f  nolabel_line40/state2_carry__2/O[2]
                         net (fo=3, routed)           0.769     9.118    nolabel_line40/state2_carry__2_n_5
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.342     9.460 f  nolabel_line40/FSM_sequential_state[2]_i_9/O
                         net (fo=4, routed)           0.681    10.141    nolabel_line40/FSM_sequential_state[2]_i_9_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I0_O)        0.158    10.299 f  nolabel_line40/FSM_sequential_state[2]_i_4/O
                         net (fo=7, routed)           1.182    11.481    nolabel_line40/FSM_sequential_state[2]_i_4_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I2_O)        0.390    11.871 r  nolabel_line40/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.311    12.182    nolabel_line40/FSM_sequential_state[1]_i_2_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.378    12.560 r  nolabel_line40/address[8]_i_2/O
                         net (fo=34, routed)          1.336    13.896    nolabel_line40/address[8]_i_2_n_0
    SLICE_X15Y20         FDRE                                         r  nolabel_line40/address_reg[1]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.627    15.257    nolabel_line40/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  nolabel_line40/address_reg[1]_rep__4/C
                         clock pessimism              0.344    15.601    
                         clock uncertainty           -0.035    15.566    
    SLICE_X15Y20         FDRE (Setup_fdre_C_CE)      -0.344    15.222    nolabel_line40/address_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 nolabel_line40/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/address_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 3.261ns (40.241%)  route 4.843ns (59.759%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 15.259 - 10.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.831     5.786    nolabel_line40/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  nolabel_line40/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.610     6.396 r  nolabel_line40/counter_reg[1]/Q
                         net (fo=1, routed)           0.570     6.966    nolabel_line40/counter_reg_n_0_[1]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.785     7.751 r  nolabel_line40/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.751    nolabel_line40/state2_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     7.892 r  nolabel_line40/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.892    nolabel_line40/state2_carry__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     8.033 r  nolabel_line40/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    nolabel_line40/state2_carry__1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.316     8.349 f  nolabel_line40/state2_carry__2/O[2]
                         net (fo=3, routed)           0.769     9.118    nolabel_line40/state2_carry__2_n_5
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.342     9.460 f  nolabel_line40/FSM_sequential_state[2]_i_9/O
                         net (fo=4, routed)           0.681    10.141    nolabel_line40/FSM_sequential_state[2]_i_9_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I0_O)        0.158    10.299 f  nolabel_line40/FSM_sequential_state[2]_i_4/O
                         net (fo=7, routed)           1.182    11.481    nolabel_line40/FSM_sequential_state[2]_i_4_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I2_O)        0.390    11.871 r  nolabel_line40/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.311    12.182    nolabel_line40/FSM_sequential_state[1]_i_2_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.378    12.560 r  nolabel_line40/address[8]_i_2/O
                         net (fo=34, routed)          1.330    13.890    nolabel_line40/address[8]_i_2_n_0
    SLICE_X15Y18         FDRE                                         r  nolabel_line40/address_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.629    15.259    nolabel_line40/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  nolabel_line40/address_reg[0]_rep__1/C
                         clock pessimism              0.344    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X15Y18         FDRE (Setup_fdre_C_CE)      -0.344    15.224    nolabel_line40/address_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 nolabel_line40/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/address_reg[0]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 3.261ns (40.241%)  route 4.843ns (59.759%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 15.259 - 10.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.831     5.786    nolabel_line40/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  nolabel_line40/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.610     6.396 r  nolabel_line40/counter_reg[1]/Q
                         net (fo=1, routed)           0.570     6.966    nolabel_line40/counter_reg_n_0_[1]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.785     7.751 r  nolabel_line40/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.751    nolabel_line40/state2_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     7.892 r  nolabel_line40/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.892    nolabel_line40/state2_carry__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     8.033 r  nolabel_line40/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    nolabel_line40/state2_carry__1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.316     8.349 f  nolabel_line40/state2_carry__2/O[2]
                         net (fo=3, routed)           0.769     9.118    nolabel_line40/state2_carry__2_n_5
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.342     9.460 f  nolabel_line40/FSM_sequential_state[2]_i_9/O
                         net (fo=4, routed)           0.681    10.141    nolabel_line40/FSM_sequential_state[2]_i_9_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I0_O)        0.158    10.299 f  nolabel_line40/FSM_sequential_state[2]_i_4/O
                         net (fo=7, routed)           1.182    11.481    nolabel_line40/FSM_sequential_state[2]_i_4_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I2_O)        0.390    11.871 r  nolabel_line40/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.311    12.182    nolabel_line40/FSM_sequential_state[1]_i_2_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.378    12.560 r  nolabel_line40/address[8]_i_2/O
                         net (fo=34, routed)          1.330    13.890    nolabel_line40/address[8]_i_2_n_0
    SLICE_X15Y18         FDRE                                         r  nolabel_line40/address_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.629    15.259    nolabel_line40/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  nolabel_line40/address_reg[0]_rep__3/C
                         clock pessimism              0.344    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X15Y18         FDRE (Setup_fdre_C_CE)      -0.344    15.224    nolabel_line40/address_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 nolabel_line40/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/address_reg[1]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 3.261ns (40.241%)  route 4.843ns (59.759%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 15.259 - 10.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.831     5.786    nolabel_line40/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  nolabel_line40/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.610     6.396 r  nolabel_line40/counter_reg[1]/Q
                         net (fo=1, routed)           0.570     6.966    nolabel_line40/counter_reg_n_0_[1]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.785     7.751 r  nolabel_line40/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.751    nolabel_line40/state2_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     7.892 r  nolabel_line40/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.892    nolabel_line40/state2_carry__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     8.033 r  nolabel_line40/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    nolabel_line40/state2_carry__1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.316     8.349 f  nolabel_line40/state2_carry__2/O[2]
                         net (fo=3, routed)           0.769     9.118    nolabel_line40/state2_carry__2_n_5
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.342     9.460 f  nolabel_line40/FSM_sequential_state[2]_i_9/O
                         net (fo=4, routed)           0.681    10.141    nolabel_line40/FSM_sequential_state[2]_i_9_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I0_O)        0.158    10.299 f  nolabel_line40/FSM_sequential_state[2]_i_4/O
                         net (fo=7, routed)           1.182    11.481    nolabel_line40/FSM_sequential_state[2]_i_4_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I2_O)        0.390    11.871 r  nolabel_line40/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.311    12.182    nolabel_line40/FSM_sequential_state[1]_i_2_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.378    12.560 r  nolabel_line40/address[8]_i_2/O
                         net (fo=34, routed)          1.330    13.890    nolabel_line40/address[8]_i_2_n_0
    SLICE_X15Y18         FDRE                                         r  nolabel_line40/address_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.629    15.259    nolabel_line40/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  nolabel_line40/address_reg[1]_rep__2/C
                         clock pessimism              0.344    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X15Y18         FDRE (Setup_fdre_C_CE)      -0.344    15.224    nolabel_line40/address_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 nolabel_line40/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/address_reg[1]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 3.261ns (40.241%)  route 4.843ns (59.759%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 15.259 - 10.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.831     5.786    nolabel_line40/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  nolabel_line40/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.610     6.396 r  nolabel_line40/counter_reg[1]/Q
                         net (fo=1, routed)           0.570     6.966    nolabel_line40/counter_reg_n_0_[1]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.785     7.751 r  nolabel_line40/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.751    nolabel_line40/state2_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     7.892 r  nolabel_line40/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.892    nolabel_line40/state2_carry__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141     8.033 r  nolabel_line40/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.033    nolabel_line40/state2_carry__1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.316     8.349 f  nolabel_line40/state2_carry__2/O[2]
                         net (fo=3, routed)           0.769     9.118    nolabel_line40/state2_carry__2_n_5
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.342     9.460 f  nolabel_line40/FSM_sequential_state[2]_i_9/O
                         net (fo=4, routed)           0.681    10.141    nolabel_line40/FSM_sequential_state[2]_i_9_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I0_O)        0.158    10.299 f  nolabel_line40/FSM_sequential_state[2]_i_4/O
                         net (fo=7, routed)           1.182    11.481    nolabel_line40/FSM_sequential_state[2]_i_4_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I2_O)        0.390    11.871 r  nolabel_line40/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.311    12.182    nolabel_line40/FSM_sequential_state[1]_i_2_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.378    12.560 r  nolabel_line40/address[8]_i_2/O
                         net (fo=34, routed)          1.330    13.890    nolabel_line40/address[8]_i_2_n_0
    SLICE_X15Y18         FDRE                                         r  nolabel_line40/address_reg[1]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.629    15.259    nolabel_line40/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  nolabel_line40/address_reg[1]_rep__3/C
                         clock pessimism              0.344    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X15Y18         FDRE (Setup_fdre_C_CE)      -0.344    15.224    nolabel_line40/address_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 nolabel_line38/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[272][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 0.567ns (6.872%)  route 7.684ns (93.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 15.340 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.815     5.770    nolabel_line38/clk_IBUF_BUFG
    SLICE_X38Y23         FDCE                                         r  nolabel_line38/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.567     6.337 r  nolabel_line38/data_reg[4]/Q
                         net (fo=132, routed)         7.684    14.021    nolabel_line39/data[1]
    SLICE_X4Y12          FDCE                                         r  nolabel_line39/MEM_reg[272][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.710    15.340    nolabel_line39/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  nolabel_line39/MEM_reg[272][4]/C
                         clock pessimism              0.344    15.684    
                         clock uncertainty           -0.035    15.649    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)       -0.202    15.447    nolabel_line39/MEM_reg[272][4]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line38/data_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[181][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.193ns (35.459%)  route 0.351ns (64.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.748     1.680    nolabel_line38/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  nolabel_line38/data_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.193     1.873 r  nolabel_line38/data_reg[5]_rep__0/Q
                         net (fo=131, routed)         0.351     2.225    nolabel_line39/MEM_reg[393][5]_0[2]
    SLICE_X35Y30         FDCE                                         r  nolabel_line39/MEM_reg[181][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.070     2.302    nolabel_line39/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  nolabel_line39/MEM_reg[181][5]/C
                         clock pessimism             -0.305     1.997    
    SLICE_X35Y30         FDCE (Hold_fdce_C_D)         0.092     2.089    nolabel_line39/MEM_reg[181][5]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line38/data_reg[6]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[296][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.223ns (39.417%)  route 0.343ns (60.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.751     1.683    nolabel_line38/clk_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  nolabel_line38/data_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.223     1.906 r  nolabel_line38/data_reg[6]_rep__0/Q
                         net (fo=105, routed)         0.343     2.249    nolabel_line39/MEM_reg[482][6]_0[3]
    SLICE_X33Y18         FDCE                                         r  nolabel_line39/MEM_reg[296][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.074     2.306    nolabel_line39/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  nolabel_line39/MEM_reg[296][6]/C
                         clock pessimism             -0.305     2.001    
    SLICE_X33Y18         FDCE (Hold_fdce_C_D)         0.100     2.101    nolabel_line39/MEM_reg[296][6]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line38/data_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[73][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.193ns (34.961%)  route 0.359ns (65.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.748     1.680    nolabel_line38/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  nolabel_line38/data_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.193     1.873 r  nolabel_line38/data_reg[1]_rep__2/Q
                         net (fo=102, routed)         0.359     2.232    nolabel_line39/MEM_reg[229][2]_0[1]
    SLICE_X33Y35         FDCE                                         r  nolabel_line39/MEM_reg[73][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.078     2.310    nolabel_line39/clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  nolabel_line39/MEM_reg[73][1]/C
                         clock pessimism             -0.305     2.005    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.064     2.069    nolabel_line39/MEM_reg[73][1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line38/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.255ns (41.010%)  route 0.367ns (58.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.748     1.680    nolabel_line38/clk_IBUF_BUFG
    SLICE_X36Y24         FDCE                                         r  nolabel_line38/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.193     1.873 r  nolabel_line38/cnt1_reg[1]/Q
                         net (fo=42, routed)          0.367     2.240    nolabel_line38/cnt1_reg[1]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.062     2.302 r  nolabel_line38/data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.302    nolabel_line38/data[0]_i_1_n_0
    SLICE_X35Y24         FDCE                                         r  nolabel_line38/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.064     2.296    nolabel_line38/clk_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  nolabel_line38/data_reg[0]/C
                         clock pessimism             -0.305     1.991    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.124     2.115    nolabel_line38/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line38/data_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[223][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.193ns (33.394%)  route 0.385ns (66.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.749     1.681    nolabel_line38/clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  nolabel_line38/data_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.193     1.874 r  nolabel_line38/data_reg[4]_rep/Q
                         net (fo=130, routed)         0.385     2.259    nolabel_line39/D[4]
    SLICE_X34Y24         FDCE                                         r  nolabel_line39/MEM_reg[223][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.064     2.296    nolabel_line39/clk_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  nolabel_line39/MEM_reg[223][4]/C
                         clock pessimism             -0.305     1.991    
    SLICE_X34Y24         FDCE (Hold_fdce_C_D)         0.072     2.063    nolabel_line39/MEM_reg[223][4]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line40/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/address_reg[0]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.256ns (36.843%)  route 0.439ns (63.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.753     1.685    nolabel_line40/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  nolabel_line40/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.193     1.878 f  nolabel_line40/address_reg[0]/Q
                         net (fo=21, routed)          0.439     2.317    nolabel_line40/dmx_address[0]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.063     2.380 r  nolabel_line40/address[0]_rep__6_i_1/O
                         net (fo=1, routed)           0.000     2.380    nolabel_line40/address[0]_rep__6_i_1_n_0
    SLICE_X34Y20         FDRE                                         r  nolabel_line40/address_reg[0]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.069     2.301    nolabel_line40/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  nolabel_line40/address_reg[0]_rep__6/C
                         clock pessimism             -0.305     1.996    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.175     2.171    nolabel_line40/address_reg[0]_rep__6
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line38/data_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[223][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.193ns (31.112%)  route 0.427ns (68.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.748     1.680    nolabel_line38/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  nolabel_line38/data_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.193     1.873 r  nolabel_line38/data_reg[5]_rep/Q
                         net (fo=130, routed)         0.427     2.301    nolabel_line39/D[5]
    SLICE_X35Y26         FDCE                                         r  nolabel_line39/MEM_reg[223][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.065     2.297    nolabel_line39/clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  nolabel_line39/MEM_reg[223][5]/C
                         clock pessimism             -0.305     1.992    
    SLICE_X35Y26         FDCE (Hold_fdce_C_D)         0.097     2.089    nolabel_line39/MEM_reg[223][5]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line38/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[299][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.193ns (30.421%)  route 0.441ns (69.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.749     1.681    nolabel_line38/clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  nolabel_line38/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.193     1.874 r  nolabel_line38/data_reg[5]/Q
                         net (fo=132, routed)         0.441     2.316    nolabel_line39/data[2]
    SLICE_X32Y18         FDCE                                         r  nolabel_line39/MEM_reg[299][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.074     2.306    nolabel_line39/clk_IBUF_BUFG
    SLICE_X32Y18         FDCE                                         r  nolabel_line39/MEM_reg[299][5]/C
                         clock pessimism             -0.305     2.001    
    SLICE_X32Y18         FDCE (Hold_fdce_C_D)         0.100     2.101    nolabel_line39/MEM_reg[299][5]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line39/data_temp_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[356][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.193ns (57.793%)  route 0.141ns (42.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.756     1.688    nolabel_line39/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  nolabel_line39/data_temp_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.193     1.881 r  nolabel_line39/data_temp_reg_rep__0/Q
                         net (fo=64, routed)          0.141     2.022    nolabel_line39/data_temp_reg_rep__0_n_0
    SLICE_X31Y15         FDCE                                         r  nolabel_line39/MEM_reg[356][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.077     2.309    nolabel_line39/clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  nolabel_line39/MEM_reg[356][7]/C
                         clock pessimism             -0.602     1.707    
    SLICE_X31Y15         FDCE (Hold_fdce_C_D)         0.100     1.807    nolabel_line39/MEM_reg[356][7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line38/data_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/MEM_reg[178][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.193ns (30.088%)  route 0.448ns (69.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        0.745     1.677    nolabel_line38/clk_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  nolabel_line38/data_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.193     1.870 r  nolabel_line38/data_reg[1]_rep__0/Q
                         net (fo=102, routed)         0.448     2.319    nolabel_line39/MEM_reg[482][6]_0[1]
    SLICE_X40Y30         FDCE                                         r  nolabel_line39/MEM_reg[178][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=4268, routed)        1.074     2.306    nolabel_line39/clk_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  nolabel_line39/MEM_reg[178][1]/C
                         clock pessimism             -0.305     2.001    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.091     2.092    nolabel_line39/MEM_reg[178][1]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.538         10.000      7.462      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   nolabel_line38/IF_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y22   nolabel_line38/cnt0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y24   nolabel_line38/cnt0_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y24   nolabel_line38/cnt0_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y25   nolabel_line38/cnt0_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   nolabel_line39/MEM_reg[127][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y47   nolabel_line39/MEM_reg[127][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   nolabel_line39/MEM_reg[128][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   nolabel_line39/MEM_reg[128][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   nolabel_line39/MEM_reg[170][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y25   nolabel_line39/MEM_reg[170][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   nolabel_line39/MEM_reg[252][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y27   nolabel_line39/MEM_reg[253][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y28   nolabel_line39/MEM_reg[255][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y27   nolabel_line39/MEM_reg[255][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   nolabel_line39/MEM_reg[296][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   nolabel_line39/MEM_reg[296][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   nolabel_line39/MEM_reg[296][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   nolabel_line39/MEM_reg[297][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   nolabel_line38/cnt0_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   nolabel_line39/MEM_reg[127][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   nolabel_line39/MEM_reg[127][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   nolabel_line39/MEM_reg[128][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   nolabel_line39/MEM_reg[128][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   nolabel_line39/MEM_reg[128][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   nolabel_line39/MEM_reg[128][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   nolabel_line39/MEM_reg[128][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   nolabel_line39/MEM_reg[128][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   nolabel_line39/MEM_reg[128][6]/C



