#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Dec 29 19:56:34 2022
# Process ID: 17120
# Current directory: C:/Users/pc/Desktop/CPU-32bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent812 C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.xpr
# Log file: C:/Users/pc/Desktop/CPU-32bit/vivado.log
# Journal file: C:/Users/pc/Desktop/CPU-32bit\vivado.jou
# Running On: DESKTOP-COMP9CH, OS: Windows, CPU Frequency: 3392 MHz, CPU Physical cores: 4, Host memory: 17132 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.535 ; gain = 320.402
update_compile_order -fileset sources_1
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: datapath
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.945 ; gain = 414.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1977.285 ; gain = 490.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1977.285 ; gain = 490.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1977.285 ; gain = 490.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1977.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2104.516 ; gain = 617.887
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2104.516 ; gain = 953.363
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'curr_instruc' on this module [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.000 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'curr_IMaddr', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
INFO: [Synth 8-11241] undeclared symbol 'IMaddr', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
INFO: [Synth 8-11241] undeclared symbol 'insruction', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2176.277 ; gain = 63.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
ERROR: [Synth 8-448] named port connection 'curr_instruc' does not exist for instance 'PC_top' of module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2270.418 ; gain = 157.418
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2270.457 ; gain = 157.457
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'curr_IMaddr', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
INFO: [Synth 8-11241] undeclared symbol 'insruction', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.117 ; gain = 20.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
ERROR: [Synth 8-448] named port connection 'curr_instruc' does not exist for instance 'PC_top' of module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.117 ; gain = 20.754
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.117 ; gain = 20.754
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'curr_IMaddr', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
INFO: [Synth 8-11241] undeclared symbol 'insruction', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2295.219 ; gain = 1.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IMaddr' does not match port width (32) of module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'insruction' does not match port width (32) of module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net IMaddr in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.219 ; gain = 1.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.438 ; gain = 2.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.438 ; gain = 2.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2308.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2308.020 ; gain = 13.902
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'insruction', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2308.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'insruction' does not match port width (32) of module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2308.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2308.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2308.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2314.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.734 ; gain = 6.715
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'insruction' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2314.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'insruction' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2325.453 ; gain = 10.719
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.723 ; gain = 0.355
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.441 ; gain = 0.719
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg1', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg2', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2330.340 ; gain = 0.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-7071] port 'clk' of module 'Reg_File' is unconnected for instance 'Reg_File_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-7071] port 'RegOp' of module 'Reg_File' is unconnected for instance 'Reg_File_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-7023] instance 'Reg_File_top' of module 'Reg_File' has 8 connections declared, but only 6 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-3848] Net Write_Reg in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-3848] Net Reg1 in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-3848] Net Reg2 in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-7129] Port Write_Reg[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[6] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[6] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[6] in module Reg_File is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2330.340 ; gain = 0.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2337.906 ; gain = 8.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2337.906 ; gain = 8.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2349.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2352.203 ; gain = 22.602
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg1', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg2', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2352.918 ; gain = 0.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-3848] Net Write_Reg in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-3848] Net Reg1 in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-3848] Net Reg2 in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-7129] Port Write_Reg[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[6] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[6] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[6] in module Reg_File is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2352.918 ; gain = 0.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2362.719 ; gain = 10.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2362.719 ; gain = 10.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2374.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.297 ; gain = 22.094
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'Reg1', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg2', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:16]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-3848] Net Write_Reg in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-7129] Port Write_Reg[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Write_Reg[6] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg1[6] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[31] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[30] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[29] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[28] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[27] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[26] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[25] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[24] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[23] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[22] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[21] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[20] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[19] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[18] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[17] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[16] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[15] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[14] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[13] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[12] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[11] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[10] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[9] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[8] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[7] in module Reg_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reg2[6] in module Reg_File is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.297 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.297 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.297 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2382.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2382.582 ; gain = 8.285
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'Reg1', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg2', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:16]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-3848] Net Write_Reg in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2382.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2382.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2382.582 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2386.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2386.059 ; gain = 3.477
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'Reg1', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
INFO: [Synth 8-11241] undeclared symbol 'Reg2', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:16]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2386.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
WARNING: [Synth 8-3848] Net Write_Reg in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2386.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2386.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2386.059 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2396.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2396.684 ; gain = 10.625
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2396.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
WARNING: [Synth 8-3848] Net Write_Reg in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2396.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2396.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2396.684 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2402.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2402.602 ; gain = 5.918
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2402.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'write_Reg' does not match port width (5) of module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net Write_Reg in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2402.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2402.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2402.602 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2406.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2406.578 ; gain = 3.977
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'write_Reg' does not match port width (5) of module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2406.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2406.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2406.578 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2415.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2415.230 ; gain = 8.652
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Reg', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'write_Reg' does not match port width (5) of module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2415.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2415.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2415.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2423.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2423.836 ; gain = 8.605
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2423.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2423.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2423.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2423.836 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2427.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2427.434 ; gain = 3.598
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2427.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2427.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2427.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2427.434 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2431.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2431.363 ; gain = 3.930
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Reg_File> not found while processing module instance <Reg_File_top> [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
ERROR: [VRFC 10-2063] Module <Write_Reg_MUX> not found while processing module instance <Write_Reg_MUX_top> [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\Write_Reg_MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\Reg_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\Write_Reg_MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\Reg_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\Write_Reg_MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\Reg_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\ALU.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.102 ; gain = 35.738
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2467.102 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2467.648 ; gain = 0.000
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v
update_compile_order -fileset sources_1
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU.v
update_compile_order -fileset sources_1
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v
update_compile_order -fileset sources_1
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2471.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.141 ; gain = 3.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2496.938 ; gain = 25.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2496.938 ; gain = 25.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2508.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2508.340 ; gain = 36.605
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'datapath' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.340 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-11241] undeclared symbol 'ALUOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
ERROR: [Synth 8-448] named port connection 'ALUOp' does not exist for instance 'ALU_cntrl_top' of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.340 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\Write_Reg_MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\Reg_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sim_1\new\CPU-32_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\ALU_cntrl.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-11241] undeclared symbol 'ALUOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
ERROR: [Synth 8-448] named port connection 'ALUOp' does not exist for instance 'ALU_cntrl_top' of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2508.340 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_cnrtl' does not match port width (1) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
ERROR: [Synth 8-448] named port connection 'ALUOp' does not exist for instance 'ALU_cntrl_top' of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.340 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_cnrtl' does not match port width (1) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
ERROR: [Synth 8-448] named port connection 'ALUOp' does not exist for instance 'ALU_cntrl_top' of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2508.340 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_cnrtl' does not match port width (1) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:8]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:11]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.340 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2508.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2525.648 ; gain = 17.309
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'AReg1', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_cnrtl' does not match port width (1) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:29]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-3848] Net AReg1 in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:26]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:8]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:11]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2525.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2525.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2525.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2531.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2531.922 ; gain = 6.273
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2531.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_cnrtl' does not match port width (1) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:8]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:12]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2534.652 ; gain = 2.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2534.652 ; gain = 2.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2534.652 ; gain = 2.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2543.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2543.781 ; gain = 11.859
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'Reg1_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2543.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg1_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_cnrtl' does not match port width (1) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:8]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:12]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.781 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2551.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.527 ; gain = 7.746
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'Reg2_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Reg2_data' does not match port width (32) of module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_cnrtl' does not match port width (1) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:8]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:12]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.527 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2554.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2554.832 ; gain = 3.305
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2554.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_cnrtl' does not match port width (1) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:8]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:12]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2556.699 ; gain = 1.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2556.699 ; gain = 1.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2568.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2568.141 ; gain = 13.309
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2568.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2568.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2568.801 ; gain = 0.660
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2568.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.801 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2573.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.844 ; gain = 5.043
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'ALU_inst', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:12]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2575.645 ; gain = 1.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2575.645 ; gain = 1.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2587.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2587.109 ; gain = 13.266
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2587.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'ALU_inst' does not match port width (3) of module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2587.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2587.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2587.109 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2594.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2594.527 ; gain = 7.418
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2628.566 ; gain = 34.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:27]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net funct in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:10]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2628.566 ; gain = 34.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2631.445 ; gain = 36.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2631.445 ; gain = 36.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2645.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2645.789 ; gain = 51.262
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'funct', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:32]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:34]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2645.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:34]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:34]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:34]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:32]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2645.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2645.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2645.789 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2650.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2650.023 ; gain = 4.234
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:32]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:33]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:36]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2650.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:32]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:33]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:36]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.023 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2651.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2651.234 ; gain = 1.211
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:32]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:33]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:36]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2663.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:32]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:33]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:36]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2671.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.465 ; gain = 8.402
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'sign', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:33]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:34]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
INFO: [Synth 8-11241] undeclared symbol 'xtend', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:37]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:38]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:38]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2674.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'xtend' does not match port width (32) of module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:37]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'to_ALU' does not match port width (32) of module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:38]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:34]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:35]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:38]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:41]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:13]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.488 ; gain = 7.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.488 ; gain = 7.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2696.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.875 ; gain = 22.098
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:36]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:37]
INFO: [Synth 8-11241] undeclared symbol 'xtend', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:39]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:43]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2696.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'xtend' does not match port width (32) of module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:39]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'to_ALU' does not match port width (32) of module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:36]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:37]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:43]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:15]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2696.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2696.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2696.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2702.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.379 ; gain = 5.504
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:38]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:39]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2702.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'to_ALU' does not match port width (32) of module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:38]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:39]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:45]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2702.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2702.379 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2707.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.723 ; gain = 5.344
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:39]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:43]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:45]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:45]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:45]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net WRMOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:39]
WARNING: [Synth 8-3848] Net RegOp in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:40]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:43]
WARNING: [Synth 8-3848] Net ALU_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:46]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.723 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2708.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2708.707 ; gain = 0.984
export_ip_user_files -of_objects  [get_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU.v] -no_script -reset -force -quiet
remove_files  C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU.v
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_op' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.203 ; gain = 32.496
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_op' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.602 ; gain = 0.398
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:43]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:43]
INFO: [Synth 8-11241] undeclared symbol 'ALU_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:43]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2746.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:31]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:51]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:51]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:51]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2746.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2746.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2746.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2757.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.520 ; gain = 11.266
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2757.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:31]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'c_ALU_op' does not match port width (1) of module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.520 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2761.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2761.414 ; gain = 3.895
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2761.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2761.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2761.414 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2763.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2763.359 ; gain = 1.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2778.219 ; gain = 14.859
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.438 ; gain = 0.219
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port funct[5] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[4] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[3] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[2] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[1] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct[0] in module ALU_cntrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2778.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2789.590 ; gain = 11.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2789.590 ; gain = 11.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2803.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2803.980 ; gain = 25.410
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.320 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.348 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2814.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.641 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2815.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net to_ALU_Op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2815.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2815.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2815.641 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2826.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2826.875 ; gain = 11.234
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net c_to_ALU_Op in module/entity control_unit does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:26]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_to_ALU_Op in module control_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2826.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2826.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2826.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2829.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2829.988 ; gain = 3.113
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2839.605 ; gain = 9.617
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.797 ; gain = 2.191
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.840 ; gain = 0.043
save_wave_config {C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg
set_property xsim.view C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2843.230 ; gain = 1.391
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2843.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2847.207 ; gain = 0.168
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2847.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2847.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2849.195 ; gain = 1.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2849.195 ; gain = 1.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2863.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2863.645 ; gain = 16.438
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2866.059 ; gain = 2.125
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2876.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ALU_out' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2878.992 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2878.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net Write_Data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:17]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2883.949 ; gain = 4.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2883.949 ; gain = 4.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2898.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2898.363 ; gain = 19.371
close [ open C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v w ]
add_files C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:44]
INFO: [Synth 8-11241] undeclared symbol 'ALU_out', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-11241] undeclared symbol 'ALU_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:55]
INFO: [Synth 8-11241] undeclared symbol 'DM_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:55]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2898.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALU_out' does not match port width (32) of module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Write_data_out' does not match port width (32) of module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:55]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net ALU_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:55]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:55]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.363 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2898.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2898.582 ; gain = 0.219
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
INFO: [Synth 8-11241] undeclared symbol 'DM_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2898.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:56]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:56]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Write_data_out' does not match port width (32) of module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.582 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2909.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2909.801 ; gain = 11.219
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Write_data_MUX> not found while processing module instance <Write_data_MUX_top> [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\control_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -view {C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2909.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2920.758 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_Data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2920.910 ; gain = 0.098
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:48]
INFO: [Synth 8-11241] undeclared symbol 'DM_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2933.324 ; gain = 2.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:56]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:56]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Write_data_out' does not match port width (32) of module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:59]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2933.324 ; gain = 2.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2933.324 ; gain = 2.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2933.324 ; gain = 2.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2947.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2947.254 ; gain = 16.004
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'DM_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2947.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Write_data_out' does not match port width (32) of module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2958.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2958.223 ; gain = 10.969
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'Write_Data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:52]
INFO: [Synth 8-11241] undeclared symbol 'DM_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2958.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Write_data_out' does not match port width (32) of module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2958.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2960.074 ; gain = 1.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2960.074 ; gain = 1.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2974.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2974.469 ; gain = 16.246
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'DM_data', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2974.469 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2974.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2974.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2974.469 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2980.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.645 ; gain = 6.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -view {C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2980.645 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2980.645 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2982.059 ; gain = 0.055
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2985.406 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2985.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -view {C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.895 ; gain = 6.559
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.113 ; gain = 0.219
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DM_data' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3000.422 ; gain = 0.086
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'DM_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3000.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
ERROR: [Synth 8-439] module 'Data_Mem' not found [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3000.562 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3000.562 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sim_1\new\CPU-32_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.srcs\sources_1\new\IM.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'DM_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3000.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_op in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:60]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3000.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3010.062 ; gain = 9.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3010.062 ; gain = 9.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3024.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3024.492 ; gain = 23.930
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-11241] undeclared symbol 'DM_op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3024.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000000 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'c_DM_op' does not match port width (2) of module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:49]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3024.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3024.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3024.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3034.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3034.684 ; gain = 10.191
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3034.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000000 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:36]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3034.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3034.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3034.684 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3036.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3036.457 ; gain = 1.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -view {C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3062.516 ; gain = 26.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -view {C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3062.555 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3071.023 ; gain = 8.469
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3071.340 ; gain = 0.012
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3083.980 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3084.043 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3084.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000011000101010010011 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:45]
WARNING: [Synth 8-151] case item 32'b00000000000000011000011010101011 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_data in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:28]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3084.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3084.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3084.105 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3093.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3093.535 ; gain = 9.430
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'DM_dataW', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3093.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000011000101010010011 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:45]
WARNING: [Synth 8-151] case item 32'b00000000000000011000011010101011 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-3848] Net DM_dataW in module/entity datapath does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:61]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3093.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3093.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3093.535 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3099.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3099.336 ; gain = 5.801
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3099.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000011000101010010011 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:45]
WARNING: [Synth 8-151] case item 32'b00000000000000011000011010101011 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3099.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3099.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3099.336 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3101.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3101.238 ; gain = 1.902
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3101.367 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3103.535 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3103.535 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3103.805 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3104.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000011000101010010011 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:45]
WARNING: [Synth 8-151] case item 32'b00000000000000011000011010101011 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3104.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3104.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3104.703 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3118.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3118.109 ; gain = 13.406
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3122.184 ; gain = 0.016
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3129.695 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3129.871 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3129.871 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3160.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3160.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3160.871 ; gain = 0.004
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3161.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3161.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3169.742 ; gain = 8.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3169.742 ; gain = 8.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3184.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.270 ; gain = 23.207
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3184.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_32_tb_behav -key {Behavioral:sim_1:Functional:CPU_32_tb} -tclbatch {CPU_32_tb.tcl} -view {C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg
source CPU_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3184.270 ; gain = 0.000
save_wave_config {C:/Users/pc/Desktop/CPU-32bit/CPU_32_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3184.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_Reg_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_data_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_xtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ALU_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_32_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_32_tb_behav xil_defaultlib.CPU_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Write_Reg_MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sign_xtend
Compiling module xil_defaultlib.to_ALU_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_cntrl
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Write_data_MUX
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CPU_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sim_1/new/CPU-32_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3184.270 ; gain = 0.000
