#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 17 12:46:35 2024
# Process ID: 23428
# Current directory: C:/Users/12554/Desktop/spline/DAQ_Z30
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24336 C:\Users\12554\Desktop\spline\DAQ_Z30\DAQ_Z30.xpr
# Log file: C:/Users/12554/Desktop/spline/DAQ_Z30/vivado.log
# Journal file: C:/Users/12554/Desktop/spline/DAQ_Z30\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/12554/Desktop/spline/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.914 ; gain = 369.453
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 13:05:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030ffg676-2
Top: DAQ_Z30_Top
WARNING: [Synth 8-976] state has already been declared [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
WARNING: [Synth 8-2654] second declaration of state ignored [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
INFO: [Synth 8-994] state is declared here [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:190]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.301 ; gain = 110.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
	Parameter POINT_NUM bound to: 240 - type: integer 
	Parameter MAXINSERTINDEX bound to: 3824 - type: integer 
	Parameter INT_BITSIZE bound to: 20 - type: integer 
	Parameter DEC_BITSIZE bound to: 12 - type: integer 
	Parameter INT_VAR_BITESIZE bound to: 4800 - type: integer 
	Parameter DEC_VAR_BITSIZE bound to: 7680 - type: integer 
	Parameter WAIT bound to: 0 - type: integer 
	Parameter GETCOE bound to: 1 - type: integer 
	Parameter STARTSOLVE bound to: 2 - type: integer 
	Parameter GETPARA bound to: 3 - type: integer 
	Parameter GETMAX bound to: 4 - type: integer 
	Parameter GETINPUT bound to: 5 - type: integer 
	Parameter OutputNum bound to: 336 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:521]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:522]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:525]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:526]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:532]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:533]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:534]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:536]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:537]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:538]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:539]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:541]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:542]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:543]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:746]
INFO: [Synth 8-226] default block is never used [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:670]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:803]
INFO: [Synth 8-226] default block is never used [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:781]
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:459]
WARNING: [Synth 8-6014] Unused sequential element enable2_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:575]
WARNING: [Synth 8-6014] Unused sequential element SampleX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element SampleY_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element IncVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:656]
WARNING: [Synth 8-6014] Unused sequential element CntVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:657]
WARNING: [Synth 8-6014] Unused sequential element MaxVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:658]
WARNING: [Synth 8-6014] Unused sequential element CntX_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:659]
WARNING: [Synth 8-6014] Unused sequential element ready1_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:530]
WARNING: [Synth 8-6014] Unused sequential element addra_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:667]
WARNING: [Synth 8-6014] Unused sequential element a_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:729]
WARNING: [Synth 8-6014] Unused sequential element Ai_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element Bi_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element Ci_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element Di_reg was removed. 
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:246]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:245]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:244]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:243]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:242]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:241]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.141 ; gain = 157.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:277]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:277]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:277]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:277]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:277]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:277]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:277]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.141 ; gain = 157.742
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp66/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp66/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp65/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 326 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1946.848 ; gain = 753.449
157 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1946.848 ; gain = 753.449
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 13:09:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 13:13:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
WARNING: [Synth 8-976] state has already been declared [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:557]
WARNING: [Synth 8-2654] second declaration of state ignored [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:557]
INFO: [Synth 8-994] state is declared here [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:192]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1961.691 ; gain = 8.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
	Parameter POINT_NUM bound to: 240 - type: integer 
	Parameter MAXINSERTINDEX bound to: 3824 - type: integer 
	Parameter INT_BITSIZE bound to: 20 - type: integer 
	Parameter DEC_BITSIZE bound to: 12 - type: integer 
	Parameter INT_VAR_BITESIZE bound to: 4800 - type: integer 
	Parameter DEC_VAR_BITSIZE bound to: 7680 - type: integer 
	Parameter WAIT bound to: 0 - type: integer 
	Parameter GETCOE bound to: 1 - type: integer 
	Parameter STARTSOLVE bound to: 2 - type: integer 
	Parameter GETPARA bound to: 3 - type: integer 
	Parameter GETMAX bound to: 4 - type: integer 
	Parameter GETINPUT bound to: 5 - type: integer 
	Parameter OutputNum bound to: 336 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:523]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:524]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:527]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:528]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:534]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:535]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:536]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:538]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:539]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:540]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:541]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:543]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:545]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:748]
INFO: [Synth 8-226] default block is never used [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:672]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:805]
INFO: [Synth 8-226] default block is never used [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:783]
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:461]
WARNING: [Synth 8-6014] Unused sequential element enable2_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:577]
WARNING: [Synth 8-6014] Unused sequential element SampleX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element SampleY_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element IncVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:658]
WARNING: [Synth 8-6014] Unused sequential element CntVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:659]
WARNING: [Synth 8-6014] Unused sequential element MaxVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:660]
WARNING: [Synth 8-6014] Unused sequential element CntX_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:661]
WARNING: [Synth 8-6014] Unused sequential element ready1_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:532]
WARNING: [Synth 8-6014] Unused sequential element addra_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:669]
WARNING: [Synth 8-6014] Unused sequential element a_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:731]
WARNING: [Synth 8-6014] Unused sequential element Ai_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element Bi_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element Ci_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element Di_reg was removed. 
WARNING: [Synth 8-3848] Net MaxIndex1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:110]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:246]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:245]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:244]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:243]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[31]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[30]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[29]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[28]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[27]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[26]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[25]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[24]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[23]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[22]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[21]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[20]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[19]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[18]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[17]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[16]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[15]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[14]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[13]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[12]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[11]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[10]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[9]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[8]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[7]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[6]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[5]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[4]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[3]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[2]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[1]
WARNING: [Synth 8-3331] design DAQ_Z30_Top has unconnected port MaxIndex1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2008.160 ; gain = 55.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2008.160 ; gain = 55.195
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp194/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp194/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp193/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2024.141 ; gain = 71.176
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 13:20:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2041.004 ; gain = 16.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
	Parameter POINT_NUM bound to: 240 - type: integer 
	Parameter MAXINSERTINDEX bound to: 3824 - type: integer 
	Parameter INT_BITSIZE bound to: 20 - type: integer 
	Parameter DEC_BITSIZE bound to: 12 - type: integer 
	Parameter INT_VAR_BITESIZE bound to: 4800 - type: integer 
	Parameter DEC_VAR_BITSIZE bound to: 7680 - type: integer 
	Parameter WAIT bound to: 0 - type: integer 
	Parameter GETCOE bound to: 1 - type: integer 
	Parameter STARTSOLVE bound to: 2 - type: integer 
	Parameter GETPARA bound to: 3 - type: integer 
	Parameter GETMAX bound to: 4 - type: integer 
	Parameter GETINPUT bound to: 5 - type: integer 
	Parameter OutputNum bound to: 336 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:523]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:524]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:527]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:528]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:534]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:535]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:536]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:538]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:539]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:540]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:541]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:543]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:545]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:461]
WARNING: [Synth 8-6014] Unused sequential element enable2_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:577]
WARNING: [Synth 8-6014] Unused sequential element SampleX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ready1_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:532]
WARNING: [Synth 8-6014] Unused sequential element addra_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:669]
WARNING: [Synth 8-6014] Unused sequential element DataX_reg was removed. 
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:246]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:245]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:244]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:243]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2081.285 ; gain = 57.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:279]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2081.285 ; gain = 57.145
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp290/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp290/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp289/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2148.176 ; gain = 124.035
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ RTL_MEMORY.ram.* } ]
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 13:46:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 13:46:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 13:47:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 13:49:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.527 ; gain = 19.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
	Parameter POINT_NUM bound to: 240 - type: integer 
	Parameter MAXINSERTINDEX bound to: 3824 - type: integer 
	Parameter INT_BITSIZE bound to: 20 - type: integer 
	Parameter DEC_BITSIZE bound to: 12 - type: integer 
	Parameter INT_VAR_BITESIZE bound to: 4800 - type: integer 
	Parameter DEC_VAR_BITSIZE bound to: 7680 - type: integer 
	Parameter WAIT bound to: 0 - type: integer 
	Parameter GETCOE bound to: 1 - type: integer 
	Parameter STARTSOLVE bound to: 2 - type: integer 
	Parameter GETPARA bound to: 3 - type: integer 
	Parameter GETMAX bound to: 4 - type: integer 
	Parameter GETINPUT bound to: 5 - type: integer 
	Parameter OutputNum bound to: 336 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:524]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:525]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:528]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:529]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:535]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:536]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:537]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:539]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:540]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:541]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:542]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:545]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:547]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:566]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:567]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:568]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:570]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:571]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:572]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:573]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:575]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:576]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:577]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:578]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:462]
WARNING: [Synth 8-6014] Unused sequential element ready1_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:533]
WARNING: [Synth 8-6014] Unused sequential element DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ready2_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:533]
WARNING: [Synth 8-6014] Unused sequential element y2_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element DataX_reg was removed. 
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:246]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:245]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:244]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2346.031 ; gain = 70.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:280]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:280]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:280]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:280]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:280]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:280]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:280]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:280]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2346.031 ; gain = 70.219
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp482/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp482/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp481/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2402.559 ; gain = 126.746
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 14:04:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
open_bd_design {C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:MJ_OBUFGDS:1.0 - MJ_OBUFGDS_0
Adding cell -- xilinx.com:user:MJ_IBUFG_DS:1.0 - MJ_IBUFG_DS_0
Adding cell -- xilinx.com:user:ADS4249_Decode:1.0 - ADS4249_Decode_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_2
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_3
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_3Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:MJ_inputclk_ds_gbuf:1.0 - MJ_inputclk_ds_gbuf_0
Adding cell -- xilinx.com:user:mj_not:1.0 - mj_not_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_2
Adding cell -- xilinx.com:user:CNTtest:1.0 - CNTtest_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M_1
Adding cell -- xilinx.com:user:count_ip:1.0 - count_ip_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_IBUFG_DS_0/out1(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_IBUFG_DS_0/out1(undef) and /clk_wiz_2/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clkin_10MHz_P(clk) and /MJ_IBUFG_DS_0/in_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clkin_10MHz_N(clk) and /MJ_IBUFG_DS_0/in_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_2/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_3/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_1/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_0/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /ila_0/probe6(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mj_not_0/out1(undef) and /clk_wiz_1/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_2/clk_out2(clk) and /MJ_inputclk_ds_gbuf_0/delay_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_inputclk_ds_gbuf_0/clkout_gbuf(undef) and /clk_wiz_1/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /ADS4249_Decode_0/clkinp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_2/clk_out1(clk) and /MJ_OBUFGDS_0/sig_in(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name count_ip_v1_0_project -directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.tmp/count_ip_v1_0_project c:/Users/12554/Desktop/spline/myip/count_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2017.4/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/12554/Desktop/spline/myip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 14:55:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 14:57:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:01:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:10:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:14:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:16:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:20:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:23:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:23:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:24:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:26:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.543 ; gain = 6.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:538]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:539]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:542]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:543]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:547]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:548]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:549]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:552]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:553]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:606]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:606]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:463]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:246]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:245]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2644.164 ; gain = 51.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2644.918 ; gain = 52.137
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp930/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp930/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp929/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2741.094 ; gain = 149.051
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 15:46:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:538]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:539]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:542]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:543]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:547]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:548]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:549]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:552]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:553]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:602]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:602]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:463]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:246]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:245]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.633 ; gain = 6.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2817.027 ; gain = 6.406
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1026/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1026/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1025/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2912.582 ; gain = 106.027
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 15:52:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 15:56:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 16:04:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:538]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:539]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:542]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:543]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:547]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:548]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:549]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:552]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:553]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:602]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:602]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:463]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:246]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:245]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2990.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:281]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2990.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1186/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1186/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1185/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3080.930 ; gain = 90.129
launch_runs impl_1 -jobs 20
[Tue Dec 17 16:13:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/runme.log
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE == RTL_OPERATOR.ARITHMETIC.RTL_MULT } ]
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/.Xil/Vivado-5132-YL/dcp5/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/.Xil/Vivado-5132-YL/dcp5/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/.Xil/Vivado-5132-YL/dcp4/design_1_MJ_OBUFGDS_0_0.edf:103]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1218/DAQ_Z30_Top_board.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1218/DAQ_Z30_Top_board.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1218/DAQ_Z30_Top_early.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1218/DAQ_Z30_Top_early.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1218/DAQ_Z30_Top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/.Xil/Vivado-5132-YL/dbg_hub_CV.0/out/xsdbm.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/.Xil/Vivado-5132-YL/dbg_hub_CV.0/out/xsdbm.xdc:10]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3921.574 ; gain = 626.914
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1218/DAQ_Z30_Top.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1218/DAQ_Z30_Top_late.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1218/DAQ_Z30_Top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3983.277 ; gain = 61.703
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3983.277 ; gain = 61.703
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1273 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 46 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 97 instances
  RAM16X1S => RAM32X1S (RAMS32): 69 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 108 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32X1S => RAM32X1S (RAMS32): 23 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 472 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 184 instances
  RAM64X1S => RAM64X1S (RAMS64E): 46 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 4057.508 ; gain = 976.578
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4160.578 ; gain = 42.203
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4160.578 ; gain = 42.203
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 16:57:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 17:02:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 17:03:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/12554/Desktop/spline/DAQ_Z30/vivado_pid23428.debug)
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4256.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:540]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:541]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:545]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:548]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:549]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:550]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:553]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:556]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element CrossCorrelation[0].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:855]
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:465]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:254]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:253]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4256.918 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4256.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1349/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1349/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1348/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 4256.918 ; gain = 0.000
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 17:09:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030ffg676-2
Top: DAQ_Z30_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4256.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:540]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:541]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:545]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:548]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:549]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:550]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:553]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:556]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element CrossCorrelation[0].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:855]
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:465]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:254]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:253]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4256.918 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4256.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1445/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1445/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1444/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 326 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 4256.918 ; gain = 0.000
151 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 4256.918 ; gain = 0.000
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE == RTL_OPERATOR.ARITHMETIC.RTL_MULT } ]
show_objects -name find_2 [get_cells -hierarchical -filter { PRIMITIVE_TYPE == RTL_OPERATOR.ARITHMETIC.RTL_MULT } ]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 17:22:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4256.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:540]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:541]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:545]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:548]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:549]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:550]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:553]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:556]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element CrossCorrelation[0].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:855]
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:465]
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[0].DataX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "BLOCK[0].DataX_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[1].DataX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "BLOCK[1].DataX_reg" dissolved into registers
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:254]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:253]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 4608.488 ; gain = 351.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 4608.488 ; gain = 351.570
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1541/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1541/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1540/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 5256.148 ; gain = 999.230
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 18:16:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:540]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:541]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:544]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:545]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:548]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:549]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:550]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:553]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:556]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element CrossCorrelation[0].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:855]
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:465]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:254]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:253]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:248]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:247]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:283]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1637/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1637/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1636/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 5452.410 ; gain = 0.000
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE == RTL_MEMORY.RAM.RTL_RAM } ]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 18:30:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 18:53:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 19:17:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 19:20:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 19:21:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 19:36:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 19:42:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:547]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:550]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:552]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:556]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:557]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:559]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:560]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:561]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:562]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].CntVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:606]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].MaxVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:607]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].MaxIndex_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:609]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].CntVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:606]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].MaxVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:607]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].MaxIndex_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:609]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:611]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:467]
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[2].SampleX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[3].SampleX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:256]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:255]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:254]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:253]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[31] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[30] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[29] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[28] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[27] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[26] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[25] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[24] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[23] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[22] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[21] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[20] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[19] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[18] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[17] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[16] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[15] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[14] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[13] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[12] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[11] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[10] driven by constant 0
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 31 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1925/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1925/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp1924/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 5452.410 ; gain = 0.000
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ RTL_MEMORY.ram.* } ]
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 19:52:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 19:55:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 20
[Tue Dec 17 19:56:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Dec 17 19:58:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:547]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:550]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:552]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:556]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:557]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:559]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:560]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:561]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:562]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].CntVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:606]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].MaxVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:607]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].MaxIndex_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:609]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].CntVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:606]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].MaxVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:607]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].MaxIndex_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:609]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:611]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:467]
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[2].SampleX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[3].SampleX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[2].DataX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "BLOCK[2].DataX_reg" dissolved into registers
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:256]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:255]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:254]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:253]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[31] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[30] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[29] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[28] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[27] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[26] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[25] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[24] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[23] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[22] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[21] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[20] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[19] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[18] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[17] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[16] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[15] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[14] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[13] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[12] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[11] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[10] driven by constant 0
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 31 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp2117/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp2117/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp2116/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 5452.410 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 17 20:09:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DAQ_Z30_Top' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:546]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:547]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:550]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:551]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:552]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:554]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:556]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:557]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:559]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:560]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:561]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:562]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ADS4249_Decode_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' requires 31 connections, but only 30 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_CNTtest_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 57 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (9#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 17 connections, but only 14 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:895]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ip_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_count_ip_0_2' (14#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_2' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_2_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' requires 9 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (19#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mj_not_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mj_not_0_0' (20#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 149 connections, but only 143 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:985]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2779]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2925]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZQDCSB' [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (29#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (32#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' requires 10 connections, but only 6 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (36#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 2 connections, but only 1 given [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (39#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:957]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:941]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:933]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-3848] Net LED2 in module/entity design_1 does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:194]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].CntVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:606]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].MaxVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:607]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[0].MaxIndex_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:609]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].CntVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:606]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].MaxVal_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:607]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[1].MaxIndex_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:609]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].ready_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:611]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].DataX_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element TimeCNTEn_C_d3_reg was removed.  [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:467]
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[2].SampleX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'BLOCK[3].SampleX_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_0 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:256]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_1 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:255]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_2 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:254]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_3 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:253]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_4 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:252]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_5 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:251]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_6 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:250]
WARNING: [Synth 8-3848] Net gpio_rtl_tri_i_7 in module/entity DAQ_Z30_Top does not have driver. [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:249]
INFO: [Synth 8-256] done synthesizing module 'DAQ_Z30_Top' (41#1) [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[31] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[30] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[29] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[28] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[27] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[26] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[25] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[24] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[23] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[22] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[21] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[20] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[19] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[18] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[17] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[16] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[15] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[14] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[13] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[12] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[11] driven by constant 0
WARNING: [Synth 8-3917] design DAQ_Z30_Top has port MaxIndex1[10] driven by constant 0
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port LED1
WARNING: [Synth 8-3331] design design_1 has unconnected port LED2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[7] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[6] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[5] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[4] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[3] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[2] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[1] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
WARNING: [Synth 8-3295] tying undriven pin design_1_i:gpio_rtl_tri_i[0] to constant 0 [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:285]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5452.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 31 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp2213/design_1_MJ_IBUFG_DS_0_0.edf:120]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp2213/design_1_MJ_IBUFG_DS_0_0.edf:121]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/12554/Desktop/spline/DAQ_Z30/.Xil/Vivado-23428-YL/dcp2212/design_1_MJ_OBUFGDS_0_0.edf:103]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [C:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/12554/Desktop/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 5452.410 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 20:56:40 2024...
