/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_gpio.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/23/10 3:22p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jun 21 20:11:00 2010
 *                 MD5 Checksum         ca6a65ea070ab31476b927e4308136d1
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_gpio.h $
 * 
 * Hydra_Software_Devel/2   6/23/10 3:22p albertl
 * SW7125-1: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_GPIO_H__
#define BCHP_GPIO_H__

/***************************************************************************
 *GPIO - GPIO Block Control Registers
 ***************************************************************************/
#define BCHP_GPIO_DIR                            0x04e00100 /* GPIO Low Pin Direction Control Register */
#define BCHP_GPIO_DATA                           0x04e00108 /* GPIO Low Pin Data Register */
#define BCHP_GPIO_RESERVED_1                     0x04e00110 /* Reserved */
#define BCHP_GPIO_SPI_CONFIG                     0x04e00114 /* SPI Configuration Register */
#define BCHP_GPIO_RESERVED_2                     0x04e00118 /* Reserved */
#define BCHP_GPIO_RESERVED_8                     0x04e0011c /* Voltage Regulator Configuration Register */
#define BCHP_GPIO_RESERVED_3                     0x04e00120 /* Reserved */
#define BCHP_GPIO_RESERVED_4                     0x04e00124 /* Reserved */
#define BCHP_GPIO_TESTCONTROL                    0x04e00128 /* TESTCONTROL Register */
#define BCHP_GPIO_REF_PLL_STATUS                 0x04e0014c /* Reference PLL Status */
#define BCHP_GPIO_DIAG_MEM_CTL                   0x04e00158 /* Diagnostic Capture Control Register */
#define BCHP_GPIO_DIAG_MEM_SIZE                  0x04e0015c /* Diagnostic Capture Size Register */
#define BCHP_GPIO_SRC_ADDR                       0x04e00160 /* Mem-to-Mem Source Address Register */
#define BCHP_GPIO_DEST_ADDR                      0x04e00164 /* Diagnostic Capture Destination Address Register */
#define BCHP_GPIO_RING_OSC_CTRL_SET0             0x04e00168 /* Ring Oscillator Control 0, Set 0 */
#define BCHP_GPIO_RING_OSC_CTRL_SET1             0x04e0016c /* Ring Oscillator Control 0, Set 1 */
#define BCHP_GPIO_RBUS_DIAG_SEL                  0x04e00170 /* RBUS diag select */
#define BCHP_GPIO_Diag_Capt_Last_WrAddr          0x04e00174 /* Diag Capture last write address */
#define BCHP_GPIO_MIPS_DRR_PLL_OVERRIDE          0x04e00178 /* MIPS DDR PLL Override */
#define BCHP_GPIO_DIEREVID                       0x04e0017c /* Die Revision Id Register */
#define BCHP_GPIO_SPIMASTER_CONTROL              0x04e00188 /* SPIMASTERCONTROL Register */
#define BCHP_GPIO_CLKRST_MISC                    0x04e0018c /* CLKRST MISC Register */
#define BCHP_GPIO_Diag_Capt_OVFL_Det             0x04e00194 /* Diag Capture overflow detect */
#define BCHP_GPIO_Diag_Mem_HB_Count              0x04e00198 /* Diag Mem Heartbeat count */

/***************************************************************************
 *DIR - GPIO Low Pin Direction Control Register
 ***************************************************************************/
/* GPIO :: DIR :: reserved0 [31:08] */
#define BCHP_GPIO_DIR_reserved0_MASK                               0xffffff00
#define BCHP_GPIO_DIR_reserved0_SHIFT                              8

/* GPIO :: DIR :: GPIO_oe [07:00] */
#define BCHP_GPIO_DIR_GPIO_oe_MASK                                 0x000000ff
#define BCHP_GPIO_DIR_GPIO_oe_SHIFT                                0

/***************************************************************************
 *DATA - GPIO Low Pin Data Register
 ***************************************************************************/
/* GPIO :: DATA :: reserved0 [31:08] */
#define BCHP_GPIO_DATA_reserved0_MASK                              0xffffff00
#define BCHP_GPIO_DATA_reserved0_SHIFT                             8

/* GPIO :: DATA :: GPIOvalue [07:00] */
#define BCHP_GPIO_DATA_GPIOvalue_MASK                              0x000000ff
#define BCHP_GPIO_DATA_GPIOvalue_SHIFT                             0

/***************************************************************************
 *RESERVED_1 - Reserved
 ***************************************************************************/
/* GPIO :: RESERVED_1 :: reserved0 [31:00] */
#define BCHP_GPIO_RESERVED_1_reserved0_MASK                        0xffffffff
#define BCHP_GPIO_RESERVED_1_reserved0_SHIFT                       0

/***************************************************************************
 *SPI_CONFIG - SPI Configuration Register
 ***************************************************************************/
/* GPIO :: SPI_CONFIG :: reserved0 [31:18] */
#define BCHP_GPIO_SPI_CONFIG_reserved0_MASK                        0xfffc0000
#define BCHP_GPIO_SPI_CONFIG_reserved0_SHIFT                       18

/* GPIO :: SPI_CONFIG :: SpiSSlv [17:17] */
#define BCHP_GPIO_SPI_CONFIG_SpiSSlv_MASK                          0x00020000
#define BCHP_GPIO_SPI_CONFIG_SpiSSlv_SHIFT                         17

/* GPIO :: SPI_CONFIG :: SpiSlvRst [16:16] */
#define BCHP_GPIO_SPI_CONFIG_SpiSlvRst_MASK                        0x00010000
#define BCHP_GPIO_SPI_CONFIG_SpiSlvRst_SHIFT                       16

/* GPIO :: SPI_CONFIG :: reserved1 [15:10] */
#define BCHP_GPIO_SPI_CONFIG_reserved1_MASK                        0x0000fc00
#define BCHP_GPIO_SPI_CONFIG_reserved1_SHIFT                       10

/* GPIO :: SPI_CONFIG :: DlyDis [09:09] */
#define BCHP_GPIO_SPI_CONFIG_DlyDis_MASK                           0x00000200
#define BCHP_GPIO_SPI_CONFIG_DlyDis_SHIFT                          9

/* GPIO :: SPI_CONFIG :: reserved2 [08:05] */
#define BCHP_GPIO_SPI_CONFIG_reserved2_MASK                        0x000001e0
#define BCHP_GPIO_SPI_CONFIG_reserved2_SHIFT                       5

/* GPIO :: SPI_CONFIG :: Serial_AddrCfg [04:01] */
#define BCHP_GPIO_SPI_CONFIG_Serial_AddrCfg_MASK                   0x0000001e
#define BCHP_GPIO_SPI_CONFIG_Serial_AddrCfg_SHIFT                  1

/* GPIO :: SPI_CONFIG :: SpiMode [00:00] */
#define BCHP_GPIO_SPI_CONFIG_SpiMode_MASK                          0x00000001
#define BCHP_GPIO_SPI_CONFIG_SpiMode_SHIFT                         0

/***************************************************************************
 *RESERVED_2 - Reserved
 ***************************************************************************/
/* GPIO :: RESERVED_2 :: reserved0 [31:00] */
#define BCHP_GPIO_RESERVED_2_reserved0_MASK                        0xffffffff
#define BCHP_GPIO_RESERVED_2_reserved0_SHIFT                       0

/***************************************************************************
 *RESERVED_8 - Voltage Regulator Configuration Register
 ***************************************************************************/
/* GPIO :: RESERVED_8 :: reserved0 [31:00] */
#define BCHP_GPIO_RESERVED_8_reserved0_MASK                        0xffffffff
#define BCHP_GPIO_RESERVED_8_reserved0_SHIFT                       0

/***************************************************************************
 *RESERVED_3 - Reserved
 ***************************************************************************/
/* GPIO :: RESERVED_3 :: reserved0 [31:00] */
#define BCHP_GPIO_RESERVED_3_reserved0_MASK                        0xffffffff
#define BCHP_GPIO_RESERVED_3_reserved0_SHIFT                       0

/***************************************************************************
 *RESERVED_4 - Reserved
 ***************************************************************************/
/* GPIO :: RESERVED_4 :: reserved0 [31:00] */
#define BCHP_GPIO_RESERVED_4_reserved0_MASK                        0xffffffff
#define BCHP_GPIO_RESERVED_4_reserved0_SHIFT                       0

/***************************************************************************
 *TESTCONTROL - TESTCONTROL Register
 ***************************************************************************/
/* GPIO :: TESTCONTROL :: reserved0 [31:17] */
#define BCHP_GPIO_TESTCONTROL_reserved0_MASK                       0xfffe0000
#define BCHP_GPIO_TESTCONTROL_reserved0_SHIFT                      17

/* GPIO :: TESTCONTROL :: EJTAG_ENABLE [16:16] */
#define BCHP_GPIO_TESTCONTROL_EJTAG_ENABLE_MASK                    0x00010000
#define BCHP_GPIO_TESTCONTROL_EJTAG_ENABLE_SHIFT                   16

/* GPIO :: TESTCONTROL :: reserved1 [15:00] */
#define BCHP_GPIO_TESTCONTROL_reserved1_MASK                       0x0000ffff
#define BCHP_GPIO_TESTCONTROL_reserved1_SHIFT                      0

/***************************************************************************
 *REF_PLL_STATUS - Reference PLL Status
 ***************************************************************************/
/* GPIO :: REF_PLL_STATUS :: reserved0 [31:01] */
#define BCHP_GPIO_REF_PLL_STATUS_reserved0_MASK                    0xfffffffe
#define BCHP_GPIO_REF_PLL_STATUS_reserved0_SHIFT                   1

/* GPIO :: REF_PLL_STATUS :: ref_pll_lock [00:00] */
#define BCHP_GPIO_REF_PLL_STATUS_ref_pll_lock_MASK                 0x00000001
#define BCHP_GPIO_REF_PLL_STATUS_ref_pll_lock_SHIFT                0

/***************************************************************************
 *DIAG_MEM_CTL - Diagnostic Capture Control Register
 ***************************************************************************/
/* GPIO :: DIAG_MEM_CTL :: reserved0 [31:26] */
#define BCHP_GPIO_DIAG_MEM_CTL_reserved0_MASK                      0xfc000000
#define BCHP_GPIO_DIAG_MEM_CTL_reserved0_SHIFT                     26

/* GPIO :: DIAG_MEM_CTL :: diag_data_delay [25:24] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_data_delay_MASK                0x03000000
#define BCHP_GPIO_DIAG_MEM_CTL_diag_data_delay_SHIFT               24

/* GPIO :: DIAG_MEM_CTL :: reserved1 [23:20] */
#define BCHP_GPIO_DIAG_MEM_CTL_reserved1_MASK                      0x00f00000
#define BCHP_GPIO_DIAG_MEM_CTL_reserved1_SHIFT                     20

/* GPIO :: DIAG_MEM_CTL :: sw_stop_trigger [19:19] */
#define BCHP_GPIO_DIAG_MEM_CTL_sw_stop_trigger_MASK                0x00080000
#define BCHP_GPIO_DIAG_MEM_CTL_sw_stop_trigger_SHIFT               19

/* GPIO :: DIAG_MEM_CTL :: stop_trigger_mode [18:18] */
#define BCHP_GPIO_DIAG_MEM_CTL_stop_trigger_mode_MASK              0x00040000
#define BCHP_GPIO_DIAG_MEM_CTL_stop_trigger_mode_SHIFT             18

/* GPIO :: DIAG_MEM_CTL :: diag_capt_ena_compression16 [17:17] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_compression16_MASK    0x00020000
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_compression16_SHIFT   17

/* GPIO :: DIAG_MEM_CTL :: diag_capt_ena_compression [16:16] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_compression_MASK      0x00010000
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_compression_SHIFT     16

/* GPIO :: DIAG_MEM_CTL :: fill_byte [15:08] */
#define BCHP_GPIO_DIAG_MEM_CTL_fill_byte_MASK                      0x0000ff00
#define BCHP_GPIO_DIAG_MEM_CTL_fill_byte_SHIFT                     8

/* GPIO :: DIAG_MEM_CTL :: diag_capt_ena_stop_trigger [07:07] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_stop_trigger_MASK     0x00000080
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_stop_trigger_SHIFT    7

/* GPIO :: DIAG_MEM_CTL :: diag_capt_fill [06:06] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_fill_MASK                 0x00000040
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_fill_SHIFT                6

/* GPIO :: DIAG_MEM_CTL :: diag_capt_ena_trigger [05:05] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_trigger_MASK          0x00000020
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_trigger_SHIFT         5

/* GPIO :: DIAG_MEM_CTL :: diag_capt_ena_clk_ena [04:04] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_clk_ena_MASK          0x00000010
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_ena_clk_ena_SHIFT         4

/* GPIO :: DIAG_MEM_CTL :: diag_capt_hi_lo [03:03] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_hi_lo_MASK                0x00000008
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_hi_lo_SHIFT               3

/* GPIO :: DIAG_MEM_CTL :: diag_capt_32_16 [02:02] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_32_16_MASK                0x00000004
#define BCHP_GPIO_DIAG_MEM_CTL_diag_capt_32_16_SHIFT               2

/* GPIO :: DIAG_MEM_CTL :: diag_mem_sel [01:01] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_mem_sel_MASK                   0x00000002
#define BCHP_GPIO_DIAG_MEM_CTL_diag_mem_sel_SHIFT                  1

/* GPIO :: DIAG_MEM_CTL :: diag_mem_enable [00:00] */
#define BCHP_GPIO_DIAG_MEM_CTL_diag_mem_enable_MASK                0x00000001
#define BCHP_GPIO_DIAG_MEM_CTL_diag_mem_enable_SHIFT               0

/***************************************************************************
 *DIAG_MEM_SIZE - Diagnostic Capture Size Register
 ***************************************************************************/
/* GPIO :: DIAG_MEM_SIZE :: diag_mem_size [31:00] */
#define BCHP_GPIO_DIAG_MEM_SIZE_diag_mem_size_MASK                 0xffffffff
#define BCHP_GPIO_DIAG_MEM_SIZE_diag_mem_size_SHIFT                0

/***************************************************************************
 *SRC_ADDR - Mem-to-Mem Source Address Register
 ***************************************************************************/
/* GPIO :: SRC_ADDR :: diag_mem_src_addr [31:00] */
#define BCHP_GPIO_SRC_ADDR_diag_mem_src_addr_MASK                  0xffffffff
#define BCHP_GPIO_SRC_ADDR_diag_mem_src_addr_SHIFT                 0

/***************************************************************************
 *DEST_ADDR - Diagnostic Capture Destination Address Register
 ***************************************************************************/
/* GPIO :: DEST_ADDR :: diag_mem_dest_addr [31:00] */
#define BCHP_GPIO_DEST_ADDR_diag_mem_dest_addr_MASK                0xffffffff
#define BCHP_GPIO_DEST_ADDR_diag_mem_dest_addr_SHIFT               0

/***************************************************************************
 *RING_OSC_CTRL_SET0 - Ring Oscillator Control 0, Set 0
 ***************************************************************************/
/* GPIO :: RING_OSC_CTRL_SET0 :: reserved0 [31:04] */
#define BCHP_GPIO_RING_OSC_CTRL_SET0_reserved0_MASK                0xfffffff0
#define BCHP_GPIO_RING_OSC_CTRL_SET0_reserved0_SHIFT               4

/* GPIO :: RING_OSC_CTRL_SET0 :: RING_OSC_COUNT [03:00] */
#define BCHP_GPIO_RING_OSC_CTRL_SET0_RING_OSC_COUNT_MASK           0x0000000f
#define BCHP_GPIO_RING_OSC_CTRL_SET0_RING_OSC_COUNT_SHIFT          0

/***************************************************************************
 *RING_OSC_CTRL_SET1 - Ring Oscillator Control 0, Set 1
 ***************************************************************************/
/* GPIO :: RING_OSC_CTRL_SET1 :: reserved0 [31:24] */
#define BCHP_GPIO_RING_OSC_CTRL_SET1_reserved0_MASK                0xff000000
#define BCHP_GPIO_RING_OSC_CTRL_SET1_reserved0_SHIFT               24

/* GPIO :: RING_OSC_CTRL_SET1 :: RING_CNT_RST [23:23] */
#define BCHP_GPIO_RING_OSC_CTRL_SET1_RING_CNT_RST_MASK             0x00800000
#define BCHP_GPIO_RING_OSC_CTRL_SET1_RING_CNT_RST_SHIFT            23

/* GPIO :: RING_OSC_CTRL_SET1 :: reserved1 [22:19] */
#define BCHP_GPIO_RING_OSC_CTRL_SET1_reserved1_MASK                0x00780000
#define BCHP_GPIO_RING_OSC_CTRL_SET1_reserved1_SHIFT               19

/* GPIO :: RING_OSC_CTRL_SET1 :: ring_osc_irq [18:18] */
#define BCHP_GPIO_RING_OSC_CTRL_SET1_ring_osc_irq_MASK             0x00040000
#define BCHP_GPIO_RING_OSC_CTRL_SET1_ring_osc_irq_SHIFT            18

/* GPIO :: RING_OSC_CTRL_SET1 :: counter_overflow [17:17] */
#define BCHP_GPIO_RING_OSC_CTRL_SET1_counter_overflow_MASK         0x00020000
#define BCHP_GPIO_RING_OSC_CTRL_SET1_counter_overflow_SHIFT        17

/* GPIO :: RING_OSC_CTRL_SET1 :: counter_busy [16:16] */
#define BCHP_GPIO_RING_OSC_CTRL_SET1_counter_busy_MASK             0x00010000
#define BCHP_GPIO_RING_OSC_CTRL_SET1_counter_busy_SHIFT            16

/* GPIO :: RING_OSC_CTRL_SET1 :: RO_count [15:00] */
#define BCHP_GPIO_RING_OSC_CTRL_SET1_RO_count_MASK                 0x0000ffff
#define BCHP_GPIO_RING_OSC_CTRL_SET1_RO_count_SHIFT                0

/***************************************************************************
 *RBUS_DIAG_SEL - RBUS diag select
 ***************************************************************************/
/* GPIO :: RBUS_DIAG_SEL :: reserved0 [31:08] */
#define BCHP_GPIO_RBUS_DIAG_SEL_reserved0_MASK                     0xffffff00
#define BCHP_GPIO_RBUS_DIAG_SEL_reserved0_SHIFT                    8

/* GPIO :: RBUS_DIAG_SEL :: rbus_diag_sel_hi [07:04] */
#define BCHP_GPIO_RBUS_DIAG_SEL_rbus_diag_sel_hi_MASK              0x000000f0
#define BCHP_GPIO_RBUS_DIAG_SEL_rbus_diag_sel_hi_SHIFT             4

/* GPIO :: RBUS_DIAG_SEL :: rbus_diag_sel_lo [03:00] */
#define BCHP_GPIO_RBUS_DIAG_SEL_rbus_diag_sel_lo_MASK              0x0000000f
#define BCHP_GPIO_RBUS_DIAG_SEL_rbus_diag_sel_lo_SHIFT             0

/***************************************************************************
 *Diag_Capt_Last_WrAddr - Diag Capture last write address
 ***************************************************************************/
/* GPIO :: Diag_Capt_Last_WrAddr :: diag_capt_last_addr [31:00] */
#define BCHP_GPIO_Diag_Capt_Last_WrAddr_diag_capt_last_addr_MASK   0xffffffff
#define BCHP_GPIO_Diag_Capt_Last_WrAddr_diag_capt_last_addr_SHIFT  0

/***************************************************************************
 *MIPS_DRR_PLL_OVERRIDE - MIPS DDR PLL Override
 ***************************************************************************/
/* GPIO :: MIPS_DRR_PLL_OVERRIDE :: reserved0 [31:01] */
#define BCHP_GPIO_MIPS_DRR_PLL_OVERRIDE_reserved0_MASK             0xfffffffe
#define BCHP_GPIO_MIPS_DRR_PLL_OVERRIDE_reserved0_SHIFT            1

/* GPIO :: MIPS_DRR_PLL_OVERRIDE :: strap_override [00:00] */
#define BCHP_GPIO_MIPS_DRR_PLL_OVERRIDE_strap_override_MASK        0x00000001
#define BCHP_GPIO_MIPS_DRR_PLL_OVERRIDE_strap_override_SHIFT       0

/***************************************************************************
 *DIEREVID - Die Revision Id Register
 ***************************************************************************/
/* GPIO :: DIEREVID :: CHIPID [31:16] */
#define BCHP_GPIO_DIEREVID_CHIPID_MASK                             0xffff0000
#define BCHP_GPIO_DIEREVID_CHIPID_SHIFT                            16

/* GPIO :: DIEREVID :: REVID [15:00] */
#define BCHP_GPIO_DIEREVID_REVID_MASK                              0x0000ffff
#define BCHP_GPIO_DIEREVID_REVID_SHIFT                             0

/***************************************************************************
 *SPIMASTER_CONTROL - SPIMASTERCONTROL Register
 ***************************************************************************/
/* GPIO :: SPIMASTER_CONTROL :: reserved0 [31:20] */
#define BCHP_GPIO_SPIMASTER_CONTROL_reserved0_MASK                 0xfff00000
#define BCHP_GPIO_SPIMASTER_CONTROL_reserved0_SHIFT                20

/* GPIO :: SPIMASTER_CONTROL :: SPIM_MODE_OVERRIDE [19:19] */
#define BCHP_GPIO_SPIMASTER_CONTROL_SPIM_MODE_OVERRIDE_MASK        0x00080000
#define BCHP_GPIO_SPIMASTER_CONTROL_SPIM_MODE_OVERRIDE_SHIFT       19

/* GPIO :: SPIMASTER_CONTROL :: FORCE_SPIS_MISO_OUT [18:18] */
#define BCHP_GPIO_SPIMASTER_CONTROL_FORCE_SPIS_MISO_OUT_MASK       0x00040000
#define BCHP_GPIO_SPIMASTER_CONTROL_FORCE_SPIS_MISO_OUT_SHIFT      18

/* GPIO :: SPIMASTER_CONTROL :: SPI_PASSTHRU_EN [17:17] */
#define BCHP_GPIO_SPIMASTER_CONTROL_SPI_PASSTHRU_EN_MASK           0x00020000
#define BCHP_GPIO_SPIMASTER_CONTROL_SPI_PASSTHRU_EN_SHIFT          17

/* GPIO :: SPIMASTER_CONTROL :: reserved1 [16:00] */
#define BCHP_GPIO_SPIMASTER_CONTROL_reserved1_MASK                 0x0001ffff
#define BCHP_GPIO_SPIMASTER_CONTROL_reserved1_SHIFT                0

/***************************************************************************
 *CLKRST_MISC - CLKRST MISC Register
 ***************************************************************************/
/* GPIO :: CLKRST_MISC :: HS_SPI2_SEL [31:31] */
#define BCHP_GPIO_CLKRST_MISC_HS_SPI2_SEL_MASK                     0x80000000
#define BCHP_GPIO_CLKRST_MISC_HS_SPI2_SEL_SHIFT                    31

/* GPIO :: CLKRST_MISC :: reserved0 [30:08] */
#define BCHP_GPIO_CLKRST_MISC_reserved0_MASK                       0x7fffff00
#define BCHP_GPIO_CLKRST_MISC_reserved0_SHIFT                      8

/* GPIO :: CLKRST_MISC :: SPIM_CLK_SEL [07:07] */
#define BCHP_GPIO_CLKRST_MISC_SPIM_CLK_SEL_MASK                    0x00000080
#define BCHP_GPIO_CLKRST_MISC_SPIM_CLK_SEL_SHIFT                   7

/* GPIO :: CLKRST_MISC :: reserved1 [06:00] */
#define BCHP_GPIO_CLKRST_MISC_reserved1_MASK                       0x0000007f
#define BCHP_GPIO_CLKRST_MISC_reserved1_SHIFT                      0

/***************************************************************************
 *Diag_Capt_OVFL_Det - Diag Capture overflow detect
 ***************************************************************************/
/* GPIO :: Diag_Capt_OVFL_Det :: reserved0 [31:01] */
#define BCHP_GPIO_Diag_Capt_OVFL_Det_reserved0_MASK                0xfffffffe
#define BCHP_GPIO_Diag_Capt_OVFL_Det_reserved0_SHIFT               1

/* GPIO :: Diag_Capt_OVFL_Det :: OverFlow_Det [00:00] */
#define BCHP_GPIO_Diag_Capt_OVFL_Det_OverFlow_Det_MASK             0x00000001
#define BCHP_GPIO_Diag_Capt_OVFL_Det_OverFlow_Det_SHIFT            0

/***************************************************************************
 *Diag_Mem_HB_Count - Diag Mem Heartbeat count
 ***************************************************************************/
/* GPIO :: Diag_Mem_HB_Count :: reserved0 [31:16] */
#define BCHP_GPIO_Diag_Mem_HB_Count_reserved0_MASK                 0xffff0000
#define BCHP_GPIO_Diag_Mem_HB_Count_reserved0_SHIFT                16

/* GPIO :: Diag_Mem_HB_Count :: HBCount [15:00] */
#define BCHP_GPIO_Diag_Mem_HB_Count_HBCount_MASK                   0x0000ffff
#define BCHP_GPIO_Diag_Mem_HB_Count_HBCount_SHIFT                  0

#endif /* #ifndef BCHP_GPIO_H__ */

/* End of File */
