digraph "1_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715_1@pointer" {
"1000101" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000120" [label="(Call,load_segment_descriptor(ctxt, sel, VCPU_SREG_CS))"];
"1000118" [label="(Call,rc = load_segment_descriptor(ctxt, sel, VCPU_SREG_CS))"];
"1000125" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000128" [label="(Return,return rc;)"];
"1000148" [label="(Return,return X86EMUL_CONTINUE;)"];
"1000121" [label="(Identifier,ctxt)"];
"1000129" [label="(Identifier,rc)"];
"1000128" [label="(Return,return rc;)"];
"1000101" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000102" [label="(Block,)"];
"1000148" [label="(Return,return X86EMUL_CONTINUE;)"];
"1000119" [label="(Identifier,rc)"];
"1000122" [label="(Identifier,sel)"];
"1000149" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000125" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000126" [label="(Identifier,rc)"];
"1000123" [label="(Identifier,VCPU_SREG_CS)"];
"1000120" [label="(Call,load_segment_descriptor(ctxt, sel, VCPU_SREG_CS))"];
"1000118" [label="(Call,rc = load_segment_descriptor(ctxt, sel, VCPU_SREG_CS))"];
"1000127" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000124" [label="(ControlStructure,if (rc != X86EMUL_CONTINUE))"];
"1000132" [label="(Identifier,ctxt)"];
"1000150" [label="(MethodReturn,static int)"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000150"  [label="DDG: ctxt"];
"1000101" -> "1000120"  [label="DDG: ctxt"];
"1000120" -> "1000118"  [label="AST: "];
"1000120" -> "1000123"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000123" -> "1000120"  [label="AST: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000120" -> "1000150"  [label="DDG: VCPU_SREG_CS"];
"1000120" -> "1000150"  [label="DDG: ctxt"];
"1000120" -> "1000150"  [label="DDG: sel"];
"1000120" -> "1000118"  [label="DDG: ctxt"];
"1000120" -> "1000118"  [label="DDG: sel"];
"1000120" -> "1000118"  [label="DDG: VCPU_SREG_CS"];
"1000118" -> "1000102"  [label="AST: "];
"1000119" -> "1000118"  [label="AST: "];
"1000126" -> "1000118"  [label="CFG: "];
"1000118" -> "1000150"  [label="DDG: load_segment_descriptor(ctxt, sel, VCPU_SREG_CS)"];
"1000118" -> "1000125"  [label="DDG: rc"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="AST: "];
"1000129" -> "1000125"  [label="CFG: "];
"1000132" -> "1000125"  [label="CFG: "];
"1000125" -> "1000150"  [label="DDG: rc != X86EMUL_CONTINUE"];
"1000125" -> "1000150"  [label="DDG: X86EMUL_CONTINUE"];
"1000125" -> "1000150"  [label="DDG: rc"];
"1000125" -> "1000128"  [label="DDG: rc"];
"1000125" -> "1000148"  [label="DDG: X86EMUL_CONTINUE"];
"1000128" -> "1000124"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000150" -> "1000128"  [label="CFG: "];
"1000128" -> "1000150"  [label="DDG: <RET>"];
"1000129" -> "1000128"  [label="DDG: rc"];
"1000148" -> "1000102"  [label="AST: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000150" -> "1000148"  [label="CFG: "];
"1000148" -> "1000150"  [label="DDG: <RET>"];
"1000149" -> "1000148"  [label="DDG: X86EMUL_CONTINUE"];
}
