Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/letrend/workspace/darkroom/src/spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <RTL> of entity <spi_slave>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/serial_tx.vhd" into library work
Parsing entity <serial_tx>.
Parsing architecture <RTL> of entity <serial_tx>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/serial_rx.vhd" into library work
Parsing entity <serial_rx>.
Parsing architecture <RTL> of entity <serial_rx>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/cclk_detector.vhd" into library work
Parsing entity <cclk_detector>.
Parsing architecture <RTL> of entity <cclk_detector>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/lighthouse.vhd" into library work
Parsing entity <lighthouse>.
Parsing architecture <Behavioral> of entity <lighthouse>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/avr_interface.vhd" into library work
Parsing entity <avr_interface>.
Parsing architecture <RTL> of entity <avr_interface>.
Parsing VHDL file "/home/letrend/workspace/darkroom/ise_files/uart.vhd" into library work
Parsing entity <RS232>.
Parsing architecture <Behavioral> of entity <rs232>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/mojo_top.vhd" into library work
Parsing entity <mojo_top>.
Parsing architecture <RTL> of entity <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mojo_top> (architecture <RTL>) from library <work>.

Elaborating entity <avr_interface> (architecture <RTL>) from library <work>.

Elaborating entity <cclk_detector> (architecture <RTL>) from library <work>.

Elaborating entity <spi_slave> (architecture <RTL>) from library <work>.

Elaborating entity <serial_rx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/letrend/workspace/darkroom/src/serial_rx.vhd" Line 80. Case statement is complete. others clause is never selected

Elaborating entity <serial_tx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/letrend/workspace/darkroom/src/serial_tx.vhd" Line 96. Case statement is complete. others clause is never selected

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lighthouse> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RS232> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" Line 40: Net <channel[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" Line 44: Net <tx_data[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" Line 46: Net <new_tx_data> does not have a driver.
WARNING:Xst:2972 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 116. All outputs of instance <sweep_counter> of block <counter> are unconnected in block <mojo_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 122. All outputs of instance <lighthouse> of block <lighthouse> are unconnected in block <mojo_top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "/home/letrend/workspace/darkroom/src/mojo_top.vhd".
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 82: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 82: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 82: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 82: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 82: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 82: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 116: Output port <output> of the instance <sweep_counter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 122: Output port <sensor_value> of the instance <lighthouse> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 129: Output port <RX_Data> of the instance <uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 129: Output port <RX_Busy> of the instance <uart> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <channel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <new_tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <tx_uart_data>.
    Found 3-bit register for signal <uart_counter>.
    Found 1-bit register for signal <esp_newData>.
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <tx_uart_newData>.
    Found 3-bit adder for signal <uart_counter[2]_GND_6_o_add_2_OUT> created at line 155.
    Found 8x8-bit Read Only RAM for signal <uart_counter[2]_PWR_6_o_wide_mux_1_OUT>
    Found 3-bit comparator greater for signal <uart_counter[2]_PWR_6_o_LessThan_1_o> created at line 146
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mojo_top> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "/home/letrend/workspace/darkroom/src/avr_interface.vhd".
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 125
    Found 1-bit tristate buffer for signal <tx> created at line 125
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "/home/letrend/workspace/darkroom/src/cclk_detector.vhd".
    Found 9-bit register for signal <ctr_q>.
    Found 1-bit register for signal <ready_q>.
    Found 9-bit adder for signal <ctr_q[8]_GND_8_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/letrend/workspace/darkroom/src/spi_slave.vhd".
    Found 1-bit register for signal <miso_q>.
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <done_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_9_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "/home/letrend/workspace/darkroom/src/serial_rx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 3-bit register for signal <bit_ctr_q>.
    Found 2-bit register for signal <state_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_11_o_add_6_OUT> created at line 1241.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_11_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "/home/letrend/workspace/darkroom/src/serial_tx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/home/letrend/workspace/darkroom/src/counter.vhd".
        counter_width = 32
    Found 32-bit register for signal <temp>.
    Found 32-bit adder for signal <temp[31]_GND_20_o_add_0_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <RS232>.
    Related source file is "/home/letrend/workspace/darkroom/ise_files/uart.vhd".
        Quarz_Taktfrequenz = 50000000
        Baudrate = 115200
    Found 9-bit register for signal <txcnt>.
    Found 4-bit register for signal <txbitcnt>.
    Found 10-bit register for signal <txsr>.
    Found 4-bit register for signal <rxd_sr>.
    Found 9-bit register for signal <rxcnt>.
    Found 4-bit register for signal <rxbitcnt>.
    Found 8-bit register for signal <rxsr>.
    Found 1-bit register for signal <txstart>.
    Found 9-bit adder for signal <txcnt[8]_GND_23_o_add_1_OUT> created at line 42.
    Found 4-bit adder for signal <txbitcnt[3]_GND_23_o_add_3_OUT> created at line 46.
    Found 9-bit adder for signal <rxcnt[8]_GND_23_o_add_19_OUT> created at line 61.
    Found 4-bit adder for signal <rxbitcnt[3]_GND_23_o_add_20_OUT> created at line 64.
    Found 9-bit comparator greater for signal <txcnt[8]_PWR_24_o_LessThan_1_o> created at line 41
    Found 4-bit comparator greater for signal <txbitcnt[3]_PWR_24_o_LessThan_3_o> created at line 53
    Found 9-bit comparator greater for signal <rxcnt[8]_PWR_24_o_LessThan_19_o> created at line 60
    Found 4-bit comparator greater for signal <RX_Busy> created at line 75
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <RS232> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 10
 3-bit adder                                           : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 7-bit adder                                           : 1
 9-bit adder                                           : 3
# Registers                                            : 35
 1-bit register                                        : 15
 10-bit register                                       : 2
 3-bit register                                        : 3
 32-bit register                                       : 1
 4-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 6
 9-bit register                                        : 3
# Comparators                                          : 5
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <avr_interface>.
   It will be removed from the design.

Synthesizing (advanced) Unit <RS232>.
The following registers are absorbed into counter <txbitcnt>: 1 register on signal <txbitcnt>.
The following registers are absorbed into counter <rxbitcnt>: 1 register on signal <rxbitcnt>.
The following registers are absorbed into counter <txcnt>: 1 register on signal <txcnt>.
The following registers are absorbed into counter <rxcnt>: 1 register on signal <rxcnt>.
Unit <RS232> synthesized (advanced).

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top>.
The following registers are absorbed into counter <uart_counter>: 1 register on signal <uart_counter>.
INFO:Xst:3231 - The small RAM <Mram_uart_counter[2]_PWR_6_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <uart_counter>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mojo_top> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 9
 3-bit up counter                                      : 3
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 9-bit up counter                                      : 3
# Registers                                            : 98
 Flip-Flops                                            : 98
# Comparators                                          : 5
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_half | 01
 wait_full | 11
 wait_high | 10
-----------------------
WARNING:Xst:1710 - FF/Latch <tx_uart_data_6> (without init value) has a constant value of 1 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <txsr_9> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter/temp_27> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <counter/temp_28> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <counter/temp_29> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <counter/temp_30> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <counter/temp_31> of sequential type is unconnected in block <mojo_top>.
INFO:Xst:2261 - The FF/Latch <tx_uart_data_3> in Unit <mojo_top> is equivalent to the following 3 FFs/Latches, which will be removed : <tx_uart_data_4> <tx_uart_data_5> <tx_uart_data_7> 
WARNING:Xst:2677 - Node <avr_interface/serial_tx/block_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx> are unconnected in block <mojo_top>. Underlying logic will be removed.

Optimizing unit <mojo_top> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Optimizing unit <RS232> ...
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxbitcnt_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxbitcnt_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxbitcnt_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxbitcnt_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxd_sr_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxd_sr_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxd_sr_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxd_sr_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:1710 - FF/Latch <tx_uart_data_3> (without init value) has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tx_uart_data_0> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <uart_counter_0> 
INFO:Xst:2261 - The FF/Latch <tx_uart_data_1> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <uart_counter_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 2.
FlipFlop uart/txcnt_8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 205
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 26
#      LUT2                        : 21
#      LUT3                        : 15
#      LUT4                        : 23
#      LUT5                        : 9
#      LUT6                        : 19
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 91
#      FD                          : 48
#      FDC                         : 1
#      FDCE                        : 12
#      FDE                         : 7
#      FDPE                        : 1
#      FDR                         : 2
#      FDRE                        : 12
#      FDSE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 5
#      OBUF                        : 10
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  11440     0%  
 Number of Slice LUTs:                  116  out of   5720     2%  
    Number used as Logic:               116  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    126
   Number with an unused Flip Flop:      35  out of    126    27%  
   Number with an unused LUT:            10  out of    126     7%  
   Number of fully used LUT-FF pairs:    81  out of    126    64%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.393ns (Maximum Frequency: 227.635MHz)
   Minimum input arrival time before clock: 5.308ns
   Maximum output required time after clock: 5.610ns
   Maximum combinational path delay: 5.901ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.393ns (frequency: 227.635MHz)
  Total number of paths / destination ports: 1632 / 154
-------------------------------------------------------------------------
Delay:               4.393ns (Levels of Logic = 2)
  Source:            uart/txcnt_2 (FF)
  Destination:       uart/txcnt_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart/txcnt_2 to uart/txcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   1.221  uart/txcnt_2 (uart/txcnt_2)
     LUT6:I0->O            2   0.254   0.834  uart/txcnt[8]_PWR_24_o_LessThan_1_o_inv_inv11_1 (uart/txcnt[8]_PWR_24_o_LessThan_1_o_inv_inv11)
     LUT6:I4->O           10   0.250   1.007  uart/_n0090_inv1 (uart/_n0090_inv)
     FDRE:CE                   0.302          uart/txcnt_0
    ----------------------------------------
    Total                      4.393ns (1.331ns logic, 3.062ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 77 / 32
-------------------------------------------------------------------------
Offset:              5.308ns (Levels of Logic = 3)
  Source:            cclk (PAD)
  Destination:       avr_interface/cclk_detector/ctr_q_8 (FF)
  Destination Clock: clk rising

  Data Path: cclk to avr_interface/cclk_detector/ctr_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.469  cclk_IBUF (cclk_IBUF)
     LUT5:I0->O            2   0.254   0.726  avr_interface/cclk_detector/ready_d_SW0 (N0)
     LUT6:I5->O            9   0.254   0.975  avr_interface/cclk_detector/_n0018_inv (avr_interface/cclk_detector/_n0018_inv)
     FDCE:CE                   0.302          avr_interface/cclk_detector/ctr_q_0
    ----------------------------------------
    Total                      5.308ns (2.138ns logic, 3.170ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 16
-------------------------------------------------------------------------
Offset:              5.610ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ready_q (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clk rising

  Data Path: avr_interface/cclk_detector/ready_q to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.525   0.943  avr_interface/cclk_detector/ready_q (avr_interface/cclk_detector/ready_q)
     INV:I->O              9   0.255   0.975  avr_interface/n_rdy1_INV_0 (avr_interface/n_rdy)
     OBUFT:T->O                2.912          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      5.610ns (3.692ns logic, 1.918ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.901ns (Levels of Logic = 3)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.726  spi_ss_IBUF (spi_ss_IBUF)
     LUT2:I1->O            1   0.254   0.681  avr_interface/ready_spi_miso_en_m_AND_7_o_inv1 (avr_interface/ready_spi_miso_en_m_AND_7_o_inv)
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      5.901ns (4.494ns logic, 1.407ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.393|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.56 secs
 
--> 


Total memory usage is 394120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   69 (   0 filtered)
Number of infos    :   14 (   0 filtered)

