v 20130925 2
C 45100 65400 1 0 0 in-1.sym
{
T 45100 65700 5 10 0 0 0 0 1
device=INPUT
T 45100 65450 5 10 1 1 0 6 1
refdes=D
}
C 49200 65800 1 0 0 out-1.sym
{
T 49200 66100 5 10 0 0 0 0 1
device=OUTPUT
T 49800 65900 5 10 1 1 0 0 1
refdes=Q
}
C 49200 65600 1 0 0 out-1.sym
{
T 49200 65900 5 10 0 0 0 0 1
device=OUTPUT
T 49800 65700 5 10 1 1 0 0 1
refdes=Q#
}
C 45100 65700 1 0 0 in-1.sym
{
T 45100 66000 5 10 0 0 0 0 1
device=INPUT
T 45500 65850 5 10 1 1 0 6 1
refdes=VC#
}
C 49000 64900 1 180 0 in-1.sym
{
T 49000 64600 5 10 0 0 180 0 1
device=INPUT
T 49400 64850 5 10 1 1 180 0 1
refdes=GND
}
C 49000 66400 1 180 0 in-1.sym
{
T 49000 66100 5 10 0 0 180 0 1
device=INPUT
T 49000 66250 5 10 1 1 0 0 1
refdes=Vdd
}
C 46600 65200 1 0 0 2n7002.sym
{
T 46850 65750 5 10 1 1 0 0 1
refdes=M1
T 46700 66000 5 10 0 1 0 0 1
value=2N7002P
T 47100 65800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 48100 65800 5 10 0 1 0 0 1
device=NMOS
}
C 46600 66300 1 0 0 2n7002.sym
{
T 46850 66850 5 10 1 1 0 0 1
refdes=M2
T 46700 67100 5 10 0 1 0 0 1
value=2N7002P
T 47100 66900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 48100 66900 5 10 0 1 0 0 1
device=NMOS
}
C 45800 65200 1 0 0 not.sym
{
T 46050 65450 5 10 1 1 0 0 1
refdes=R
}
C 45800 66300 1 0 0 not.sym
{
T 46050 66550 5 10 1 1 0 0 1
refdes=S
}
N 46600 65500 46600 65900 4
N 46600 65900 45800 65900 4
N 45800 65900 45800 66600 4
C 48300 64500 1 0 0 gnd-1.sym
C 46100 64900 1 0 0 gnd-1.sym
C 46100 66000 1 0 0 gnd-1.sym
C 46900 66100 1 0 0 gnd-1.sym
C 46900 65000 1 0 0 gnd-1.sym
N 45700 65500 45800 65500 4
N 45700 65800 46200 65800 4
N 45700 65800 45700 66900 4
N 45700 66900 46200 66900 4
C 47700 64700 1 90 0 in-1.sym
{
T 47400 64700 5 10 0 0 90 0 1
device=INPUT
T 47650 64700 5 10 1 1 90 6 1
refdes=C
}
N 47000 66800 47300 66800 4
N 47300 66800 47300 65900 4
N 47300 65900 47600 65900 4
N 47600 65700 47000 65700 4
C 47600 64800 1 0 0 flipflop.sym
{
T 48700 65300 5 10 1 1 0 0 1
refdes=F
T 48000 65500 5 10 1 1 0 0 1
source=flipflop.sch
}
