library verilog;
use verilog.vl_types.all;
entity router_top_gen_tb is
    generic(
        cycle           : integer := 10
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of cycle : constant is 1;
end router_top_gen_tb;
