// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/02/2020 23:10:36"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Computador (
	Clock,
	ResetSystem,
	\Int ,
	MemoryOUT,
	Count,
	Acum,
	Estados,
	SEnaMP);
input 	Clock;
input 	ResetSystem;
input 	\Int ;
output 	[22:0] MemoryOUT;
output 	[15:0] Count;
output 	[15:0] Acum;
output 	[49:0] Estados;
output 	SEnaMP;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MemoryOUT[0]~output_o ;
wire \MemoryOUT[1]~output_o ;
wire \MemoryOUT[2]~output_o ;
wire \MemoryOUT[3]~output_o ;
wire \MemoryOUT[4]~output_o ;
wire \MemoryOUT[5]~output_o ;
wire \MemoryOUT[6]~output_o ;
wire \MemoryOUT[7]~output_o ;
wire \MemoryOUT[8]~output_o ;
wire \MemoryOUT[9]~output_o ;
wire \MemoryOUT[10]~output_o ;
wire \MemoryOUT[11]~output_o ;
wire \MemoryOUT[12]~output_o ;
wire \MemoryOUT[13]~output_o ;
wire \MemoryOUT[14]~output_o ;
wire \MemoryOUT[15]~output_o ;
wire \MemoryOUT[16]~output_o ;
wire \MemoryOUT[17]~output_o ;
wire \MemoryOUT[18]~output_o ;
wire \MemoryOUT[19]~output_o ;
wire \MemoryOUT[20]~output_o ;
wire \MemoryOUT[21]~output_o ;
wire \MemoryOUT[22]~output_o ;
wire \Count[0]~output_o ;
wire \Count[1]~output_o ;
wire \Count[2]~output_o ;
wire \Count[3]~output_o ;
wire \Count[4]~output_o ;
wire \Count[5]~output_o ;
wire \Count[6]~output_o ;
wire \Count[7]~output_o ;
wire \Count[8]~output_o ;
wire \Count[9]~output_o ;
wire \Count[10]~output_o ;
wire \Count[11]~output_o ;
wire \Count[12]~output_o ;
wire \Count[13]~output_o ;
wire \Count[14]~output_o ;
wire \Count[15]~output_o ;
wire \Acum[0]~output_o ;
wire \Acum[1]~output_o ;
wire \Acum[2]~output_o ;
wire \Acum[3]~output_o ;
wire \Acum[4]~output_o ;
wire \Acum[5]~output_o ;
wire \Acum[6]~output_o ;
wire \Acum[7]~output_o ;
wire \Acum[8]~output_o ;
wire \Acum[9]~output_o ;
wire \Acum[10]~output_o ;
wire \Acum[11]~output_o ;
wire \Acum[12]~output_o ;
wire \Acum[13]~output_o ;
wire \Acum[14]~output_o ;
wire \Acum[15]~output_o ;
wire \Estados[0]~output_o ;
wire \Estados[1]~output_o ;
wire \Estados[2]~output_o ;
wire \Estados[3]~output_o ;
wire \Estados[4]~output_o ;
wire \Estados[5]~output_o ;
wire \Estados[6]~output_o ;
wire \Estados[7]~output_o ;
wire \Estados[8]~output_o ;
wire \Estados[9]~output_o ;
wire \Estados[10]~output_o ;
wire \Estados[11]~output_o ;
wire \Estados[12]~output_o ;
wire \Estados[13]~output_o ;
wire \Estados[14]~output_o ;
wire \Estados[15]~output_o ;
wire \Estados[16]~output_o ;
wire \Estados[17]~output_o ;
wire \Estados[18]~output_o ;
wire \Estados[19]~output_o ;
wire \Estados[20]~output_o ;
wire \Estados[21]~output_o ;
wire \Estados[22]~output_o ;
wire \Estados[23]~output_o ;
wire \Estados[24]~output_o ;
wire \Estados[25]~output_o ;
wire \Estados[26]~output_o ;
wire \Estados[27]~output_o ;
wire \Estados[28]~output_o ;
wire \Estados[29]~output_o ;
wire \Estados[30]~output_o ;
wire \Estados[31]~output_o ;
wire \Estados[32]~output_o ;
wire \Estados[33]~output_o ;
wire \Estados[34]~output_o ;
wire \Estados[35]~output_o ;
wire \Estados[36]~output_o ;
wire \Estados[37]~output_o ;
wire \Estados[38]~output_o ;
wire \Estados[39]~output_o ;
wire \Estados[40]~output_o ;
wire \Estados[41]~output_o ;
wire \Estados[42]~output_o ;
wire \Estados[43]~output_o ;
wire \Estados[44]~output_o ;
wire \Estados[45]~output_o ;
wire \Estados[46]~output_o ;
wire \Estados[47]~output_o ;
wire \Estados[48]~output_o ;
wire \Estados[49]~output_o ;
wire \SEnaMP~output_o ;
wire \Clock~input_o ;
wire \ResetSystem~input_o ;
wire \B_Procesador|B_Control|FF2~q ;
wire \B_MemoryROM|altsyncram_component|auto_generated|rden_a_store~q ;
wire \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \B_Procesador|B_GPR|FF0~q ;
wire \Int~input_o ;
wire \B_Procesador|B_Program_counter|D~0_combout ;
wire \B_Procesador|B_GPR|FF7~q ;
wire \B_Procesador|B_GPR|FF18~q ;
wire \B_Procesador|B_GPR|FF20~q ;
wire \B_Procesador|B_Control|FF3~q ;
wire \B_Procesador|B_GPR|FF22~q ;
wire \B_Procesador|B_GPR|FF21~q ;
wire \B_Procesador|B_Control|D[20]~19_combout ;
wire \B_Procesador|B_Control|D[24]~21_combout ;
wire \B_Procesador|B_Control|FF24~q ;
wire \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout ;
wire \B_Procesador|B_Control|FF25~q ;
wire \B_Procesador|B_Control|SaveInt~0_combout ;
wire \B_Procesador|B_GPR|FF17~q ;
wire \B_Procesador|B_Control|D[27]~16_combout ;
wire \B_Procesador|B_Control|D[35]~17_combout ;
wire \B_Procesador|B_Control|D[14]~18_combout ;
wire \B_Procesador|B_Control|FF14~q ;
wire \B_Procesador|B_Control|FF15~q ;
wire \B_Procesador|B_Control|FF16~q ;
wire \B_Procesador|B_Control|D[17]~24_combout ;
wire \B_Procesador|B_Control|FF17~q ;
wire \B_Procesador|B_Control|FF18~q ;
wire \B_Procesador|B_Control|FF19~q ;
wire \B_Procesador|B_Control|D[35]~23_combout ;
wire \B_Procesador|B_Control|FF35~q ;
wire \B_Procesador|B_Control|FF36~q ;
wire \B_Procesador|B_Control|FF37~q ;
wire \B_Procesador|B_Control|D~7_combout ;
wire \B_Procesador|B_Program_counter|ENA[1]~0_combout ;
wire \B_Procesador|B_Program_counter|ENA[3]~1_combout ;
wire \B_Procesador|B_Program_counter|ENA[5]~2_combout ;
wire \B_Procesador|B_Program_counter|ENA[7]~3_combout ;
wire \B_Procesador|B_Program_counter|FF7~q ;
wire \B_Procesador|B_GPR|FF6~q ;
wire \B_Procesador|B_Program_counter|FF6~q ;
wire \B_Procesador|B_GPR|FF5~q ;
wire \B_Procesador|B_Program_counter|FF5~q ;
wire \B_Procesador|B_GPR|FF4~q ;
wire \B_Procesador|B_Program_counter|FF4~q ;
wire \B_Procesador|B_GPR|FF3~q ;
wire \B_Procesador|B_Program_counter|FF3~q ;
wire \B_Procesador|B_GPR|FF2~q ;
wire \B_Procesador|B_Program_counter|D[2]~1_combout ;
wire \B_Procesador|B_Program_counter|D[2]~2_combout ;
wire \B_Procesador|B_Program_counter|FF2~q ;
wire \B_Procesador|B_GPR|FF1~q ;
wire \B_Procesador|B_Program_counter|FF1~q ;
wire \B_Procesador|B_GPR|FF19~q ;
wire \B_Procesador|B_Control|D~9_combout ;
wire \B_Procesador|B_Control|FF27~q ;
wire \B_Procesador|B_Control|FF28~q ;
wire \B_Procesador|B_Control|FF29~q ;
wire \B_Procesador|B_Control|D~10_combout ;
wire \B_Procesador|B_Control|FF4~q ;
wire \B_Procesador|B_Control|FF5~q ;
wire \B_Procesador|B_Control|FF6~q ;
wire \B_Procesador|B_Control|D[7]~11_combout ;
wire \B_Procesador|B_Control|FF7~q ;
wire \B_Procesador|B_Control|D[8]~12_combout ;
wire \B_Procesador|B_Control|D[8]~13_combout ;
wire \B_Procesador|B_Control|D[8]~14_combout ;
wire \B_Procesador|B_Control|FF8~q ;
wire \B_Procesador|B_ALU|B_Control|D[0]~1_combout ;
wire \B_Procesador|B_Control|D[11]~15_combout ;
wire \B_Procesador|B_Control|FF11~q ;
wire \B_Procesador|B_Control|Habilitar~0_combout ;
wire \B_Procesador|B_ALU|B_Control|D~5_combout ;
wire \B_Procesador|B_ALU|B_Control|FF1~q ;
wire \B_Procesador|B_ALU|B_Control|B_Counter|FF3~0_combout ;
wire \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout ;
wire \B_Procesador|B_ALU|B_Control|FF2~q ;
wire \B_Procesador|B_ALU|B_Control|comb~0_combout ;
wire \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ;
wire \B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din~2_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro0~q ;
wire \B_Procesador|B_ALU|B_Control|Restar~0_combout ;
wire \B_Procesador|B_ALU|B_Control|Restar~1_combout ;
wire \B_Procesador|B_Control|SelectDataMd[1]~1_combout ;
wire \B_Procesador|B_Control|Ena_Md_Write~combout ;
wire \B_Procesador|B_Control|SelectAcum~0_combout ;
wire \B_Procesador|B_Control|FF30~q ;
wire \B_Procesador|B_Control|SelectALU~0_combout ;
wire \B_Procesador|B_Control|FF31~q ;
wire \B_Procesador|B_Control|FF32~q ;
wire \B_Procesador|B_Control|SelectDir[1]~0_combout ;
wire \B_Procesador|B_Control|SelectDataMd[0]~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ;
wire \B_Procesador|B_Control|FF12~q ;
wire \B_Procesador|B_Control|FF13~q ;
wire \B_Procesador|B_Control|Ena_AcALU~0_combout ;
wire \B_Procesador|B_GPR|FF8~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[8]~16_combout ;
wire \B_Procesador|B_Program_counter|FF8~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[8]~17_combout ;
wire \B_Procesador|B_Control|SelectALU~1_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[8]~18_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~59_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60_combout ;
wire \B_Procesador|B_GPR|FF9~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[9]~18_combout ;
wire \B_Procesador|B_Program_counter|ENA[9]~4_combout ;
wire \B_Procesador|B_Program_counter|FF9~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[9]~19_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[9]~20_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~69_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ;
wire \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[0]~0_combout ;
wire \B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[0]~5_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~9_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF0~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[0]~0_combout ;
wire \B_Procesador|B_Control|Save_Acum~combout ;
wire \B_Procesador|B_Acum|FF0~q ;
wire \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB~combout ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_O~0_combout ;
wire \B_Procesador|B_ALU|B_Control|SaveCarry~0_combout ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_O~1_combout ;
wire \B_Procesador|B_ALU|B_Banderas|FF4~0_combout ;
wire \B_Procesador|B_ALU|B_Banderas|FF4~q ;
wire \B_Procesador|B_ALU|B_Banderas|FF1~q ;
wire \B_Procesador|B_Control|D[26]~22_combout ;
wire \B_Procesador|B_Control|FF26~q ;
wire \B_Procesador|B_ProgramStatus|FF0~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[0]~0_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[0]~1_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[0]~1_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[11]~6_combout ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_Z~0_combout ;
wire \B_Procesador|B_ProgramStatus|FF4~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[4]~8_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[4]~9_combout ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[4]~4_combout ;
wire \B_Procesador|B_Acum|FF4~q ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ;
wire \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[13]~10_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[5]~10_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[5]~11_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout ;
wire \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[6]~12_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[6]~13_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout ;
wire \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[15]~14_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|EregisA~combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro15~q ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~51_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF6~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[6]~6_combout ;
wire \B_Procesador|B_Acum|FF6~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~44_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF5~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[5]~5_combout ;
wire \B_Procesador|B_Acum|FF5~q ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[14]~12_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro14~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro13~q ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~37_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF4~q ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_Z~1_combout ;
wire \B_Procesador|B_GPR|FF10~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[10]~20_combout ;
wire \B_Procesador|B_Program_counter|FF10~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[10]~21_combout ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[10]~10_combout ;
wire \B_Procesador|B_Acum|FF10~q ;
wire \B_Procesador|B_Control|SelectALU~2_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[10]~22_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~76_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77_combout ;
wire \B_Procesador|B_GPR|FF11~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[11]~22_combout ;
wire \B_Procesador|B_Program_counter|ENA[11]~5_combout ;
wire \B_Procesador|B_Program_counter|FF11~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[11]~23_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[11]~24_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~83_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84_combout ;
wire \B_Procesador|B_GPR|FF12~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[12]~24_combout ;
wire \B_Procesador|B_Program_counter|FF12~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[12]~25_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[12]~26_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~90_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91_combout ;
wire \B_Procesador|B_GPR|FF13~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[13]~26_combout ;
wire \B_Procesador|B_Program_counter|ENA[13]~6_combout ;
wire \B_Procesador|B_Program_counter|FF13~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[13]~27_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~97_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~104_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout ;
wire \B_Procesador|B_GPR|FF14~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[14]~28_combout ;
wire \B_Procesador|B_Program_counter|FF14~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[14]~29_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[14]~30_combout ;
wire \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~110_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~112_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF14~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[14]~14_combout ;
wire \B_Procesador|B_Acum|FF14~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99_combout ;
wire \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~103_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF13~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[13]~13_combout ;
wire \B_Procesador|B_Acum|FF13~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~96_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF12~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[12]~12_combout ;
wire \B_Procesador|B_Acum|FF12~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~89_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF11~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[11]~11_combout ;
wire \B_Procesador|B_Acum|FF11~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~82_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF10~q ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_Z~2_combout ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_Z~3_combout ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_Z~4_combout ;
wire \B_Procesador|B_ALU|B_Banderas|FF0~q ;
wire \B_Procesador|B_ProgramStatus|FF3~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[3]~6_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[3]~7_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout ;
wire \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~30_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF3~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[3]~3_combout ;
wire \B_Procesador|B_Acum|FF3~q ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[12]~8_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro12~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro11~q ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~23_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF2~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[2]~2_combout ;
wire \B_Procesador|B_Acum|FF2~q ;
wire \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0_combout ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_N~0_combout ;
wire \B_Procesador|B_ALU|B_Banderas|FF3~q ;
wire \B_Procesador|B_ProgramStatus|FF2~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[2]~4_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[2]~5_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[2]~6_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~16_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF1~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[1]~1_combout ;
wire \B_Procesador|B_Acum|FF1~q ;
wire \B_Procesador|B_ALU|B_Banderas|SResultado_C~combout ;
wire \B_Procesador|B_ALU|B_Banderas|FF2~q ;
wire \B_Procesador|B_ProgramStatus|FF1~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[1]~2_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[1]~3_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[1]~3_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[10]~4_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro10~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~75_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF9~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[9]~9_combout ;
wire \B_Procesador|B_Acum|FF9~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~68_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF8~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[8]~8_combout ;
wire \B_Procesador|B_Acum|FF8~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~58_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF7~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[7]~7_combout ;
wire \B_Procesador|B_Acum|FF7~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[7]~14_combout ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[7]~15_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[7]~16_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[16]~16_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro16~q ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114_combout ;
wire \B_Procesador|B_GPR|FF15~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[15]~30_combout ;
wire \B_Procesador|B_Program_counter|ENA[15]~7_combout ;
wire \B_Procesador|B_Program_counter|FF15~q ;
wire \B_Procesador|B_Data_MdMux|DatOut_Md[15]~31_combout ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout ;
wire \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7_combout ;
wire \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117_combout ;
wire \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~119_combout ;
wire \B_Procesador|B_ALU|B_R_Resultado|FF15~q ;
wire \B_Procesador|B_AcumMUX|AcumMUXOut[15]~15_combout ;
wire \B_Procesador|B_Acum|FF15~q ;
wire \B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ;
wire \B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout ;
wire \B_Procesador|B_ALU|B_Control|SaveCarry~1_combout ;
wire \B_Procesador|B_ALU|BR_Carry~q ;
wire \B_Procesador|B_ALU|B_Control|CarryOutput~combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[9]~0_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[9]~3_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro9~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[8]~17_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro8~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[7]~15_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro7~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[6]~13_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro6~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[5]~11_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro5~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[4]~9_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro4~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[3]~7_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro3~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[2]~5_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro2~q ;
wire \B_Procesador|B_ALU|B_registroAQE|Din[1]~1_combout ;
wire \B_Procesador|B_ALU|B_registroAQE|Registro1~q ;
wire \B_Procesador|B_ALU|B_Control|D~3_combout ;
wire \B_Procesador|B_ALU|B_Control|FF5~q ;
wire \B_Procesador|B_ALU|B_Control|D[3]~4_combout ;
wire \B_Procesador|B_ALU|B_Control|FF3~q ;
wire \B_Procesador|B_ALU|B_Control|D~6_combout ;
wire \B_Procesador|B_ALU|B_Control|FF4~q ;
wire \B_Procesador|B_ALU|B_Control|B_Counter|FF0~0_combout ;
wire \B_Procesador|B_ALU|B_Control|B_Counter|FF0~q ;
wire \B_Procesador|B_ALU|B_Control|B_Counter|FF1~0_combout ;
wire \B_Procesador|B_ALU|B_Control|B_Counter|FF1~q ;
wire \B_Procesador|B_ALU|B_Control|B_Counter|FF2~0_combout ;
wire \B_Procesador|B_ALU|B_Control|B_Counter|FF2~q ;
wire \B_Procesador|B_ALU|B_Control|B_Counter|FF3~q ;
wire \B_Procesador|B_ALU|B_Control|D[0]~0_combout ;
wire \B_Procesador|B_ALU|B_Control|D[0]~2_combout ;
wire \B_Procesador|B_ALU|B_Control|FF0~q ;
wire \B_Procesador|B_Control|FF9~q ;
wire \B_Procesador|B_Control|FF10~q ;
wire \B_Procesador|B_Control|D~6_combout ;
wire \B_Procesador|B_Control|D~8_combout ;
wire \B_Procesador|B_Program_counter|FF0~q ;
wire \B_Procesador|B_GPR|FF16~q ;
wire \B_Procesador|B_Control|D[21]~26_combout ;
wire \B_Procesador|B_Control|D[21]~27_combout ;
wire \B_Procesador|B_Control|D[21]~20_combout ;
wire \B_Procesador|B_Control|FF21~q ;
wire \B_Procesador|B_Control|FF22~q ;
wire \B_Procesador|B_Control|FF23~q ;
wire \B_Procesador|B_Control|FF0~q ;
wire \B_Procesador|B_Control|FF1~0_combout ;
wire \B_Procesador|B_Control|FF1~q ;
wire \B_Procesador|B_Control|Ena_Mp~0_combout ;
wire \B_Procesador|B_Control|D[20]~25_combout ;
wire \B_Procesador|B_Control|FF20~q ;
wire \B_Procesador|B_Control|FF33~q ;
wire \B_Procesador|B_Control|FF34~q ;
wire [15:0] \B_Procesador|B_Program_counter|ENA ;
wire [15:0] \B_Procesador|B_Program_counter|D ;
wire [49:0] \B_Procesador|B_Control|D ;
wire [5:0] \B_Procesador|B_ALU|B_Control|D ;
wire [3:0] \B_Procesador|B_ALU|B_Control|B_Counter|ENA ;
wire [15:0] \B_MemoryRAM|altsyncram_component|auto_generated|q_a ;
wire [15:0] \B_Procesador|B_DirMdMux|DirMd ;
wire [22:0] \B_MemoryROM|altsyncram_component|auto_generated|q_a ;

wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [0] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [1] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [2] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [3] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [4] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [5] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [6] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [7] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [8] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [9] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [10] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [11] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [12] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [13] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [14] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [15] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [16] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [17] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [18] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [19] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [20] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [21] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \B_MemoryROM|altsyncram_component|auto_generated|q_a [22] = \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [0] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [1] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [2] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [3] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [4] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [5] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [6] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [7] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [8] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [9] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [10] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [11] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [12] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [13] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [14] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \B_MemoryRAM|altsyncram_component|auto_generated|q_a [15] = \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

cycloneiv_io_obuf \MemoryOUT[0]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[0]~output .bus_hold = "false";
defparam \MemoryOUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[1]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[1]~output .bus_hold = "false";
defparam \MemoryOUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[2]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[2]~output .bus_hold = "false";
defparam \MemoryOUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[3]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[3]~output .bus_hold = "false";
defparam \MemoryOUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[4]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[4]~output .bus_hold = "false";
defparam \MemoryOUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[5]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[5]~output .bus_hold = "false";
defparam \MemoryOUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[6]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[6]~output .bus_hold = "false";
defparam \MemoryOUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[7]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[7]~output .bus_hold = "false";
defparam \MemoryOUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[8]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[8]~output .bus_hold = "false";
defparam \MemoryOUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[9]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[9]~output .bus_hold = "false";
defparam \MemoryOUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[10]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[10]~output .bus_hold = "false";
defparam \MemoryOUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[11]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[11]~output .bus_hold = "false";
defparam \MemoryOUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[12]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[12]~output .bus_hold = "false";
defparam \MemoryOUT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[13]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[13]~output .bus_hold = "false";
defparam \MemoryOUT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[14]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[14]~output .bus_hold = "false";
defparam \MemoryOUT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[15]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[15]~output .bus_hold = "false";
defparam \MemoryOUT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[16]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[16]~output .bus_hold = "false";
defparam \MemoryOUT[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[17]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[17]~output .bus_hold = "false";
defparam \MemoryOUT[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[18]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[18]~output .bus_hold = "false";
defparam \MemoryOUT[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[19]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[19]~output .bus_hold = "false";
defparam \MemoryOUT[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[20]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[20]~output .bus_hold = "false";
defparam \MemoryOUT[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[21]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[21]~output .bus_hold = "false";
defparam \MemoryOUT[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \MemoryOUT[22]~output (
	.i(\B_MemoryROM|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemoryOUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemoryOUT[22]~output .bus_hold = "false";
defparam \MemoryOUT[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[0]~output (
	.i(\B_Procesador|B_Program_counter|FF0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[0]~output .bus_hold = "false";
defparam \Count[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[1]~output (
	.i(\B_Procesador|B_Program_counter|FF1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[1]~output .bus_hold = "false";
defparam \Count[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[2]~output (
	.i(\B_Procesador|B_Program_counter|FF2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[2]~output .bus_hold = "false";
defparam \Count[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[3]~output (
	.i(\B_Procesador|B_Program_counter|FF3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[3]~output .bus_hold = "false";
defparam \Count[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[4]~output (
	.i(\B_Procesador|B_Program_counter|FF4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[4]~output .bus_hold = "false";
defparam \Count[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[5]~output (
	.i(\B_Procesador|B_Program_counter|FF5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[5]~output .bus_hold = "false";
defparam \Count[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[6]~output (
	.i(\B_Procesador|B_Program_counter|FF6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[6]~output .bus_hold = "false";
defparam \Count[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[7]~output (
	.i(\B_Procesador|B_Program_counter|FF7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[7]~output .bus_hold = "false";
defparam \Count[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[8]~output (
	.i(\B_Procesador|B_Program_counter|FF8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[8]~output .bus_hold = "false";
defparam \Count[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[9]~output (
	.i(\B_Procesador|B_Program_counter|FF9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[9]~output .bus_hold = "false";
defparam \Count[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[10]~output (
	.i(\B_Procesador|B_Program_counter|FF10~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[10]~output .bus_hold = "false";
defparam \Count[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[11]~output (
	.i(\B_Procesador|B_Program_counter|FF11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[11]~output .bus_hold = "false";
defparam \Count[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[12]~output (
	.i(\B_Procesador|B_Program_counter|FF12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[12]~output .bus_hold = "false";
defparam \Count[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[13]~output (
	.i(\B_Procesador|B_Program_counter|FF13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[13]~output .bus_hold = "false";
defparam \Count[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[14]~output (
	.i(\B_Procesador|B_Program_counter|FF14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[14]~output .bus_hold = "false";
defparam \Count[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Count[15]~output (
	.i(\B_Procesador|B_Program_counter|FF15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Count[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Count[15]~output .bus_hold = "false";
defparam \Count[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[0]~output (
	.i(\B_Procesador|B_Acum|FF0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[0]~output .bus_hold = "false";
defparam \Acum[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[1]~output (
	.i(\B_Procesador|B_Acum|FF1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[1]~output .bus_hold = "false";
defparam \Acum[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[2]~output (
	.i(\B_Procesador|B_Acum|FF2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[2]~output .bus_hold = "false";
defparam \Acum[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[3]~output (
	.i(\B_Procesador|B_Acum|FF3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[3]~output .bus_hold = "false";
defparam \Acum[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[4]~output (
	.i(\B_Procesador|B_Acum|FF4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[4]~output .bus_hold = "false";
defparam \Acum[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[5]~output (
	.i(\B_Procesador|B_Acum|FF5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[5]~output .bus_hold = "false";
defparam \Acum[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[6]~output (
	.i(\B_Procesador|B_Acum|FF6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[6]~output .bus_hold = "false";
defparam \Acum[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[7]~output (
	.i(\B_Procesador|B_Acum|FF7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[7]~output .bus_hold = "false";
defparam \Acum[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[8]~output (
	.i(\B_Procesador|B_Acum|FF8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[8]~output .bus_hold = "false";
defparam \Acum[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[9]~output (
	.i(\B_Procesador|B_Acum|FF9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[9]~output .bus_hold = "false";
defparam \Acum[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[10]~output (
	.i(\B_Procesador|B_Acum|FF10~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[10]~output .bus_hold = "false";
defparam \Acum[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[11]~output (
	.i(\B_Procesador|B_Acum|FF11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[11]~output .bus_hold = "false";
defparam \Acum[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[12]~output (
	.i(\B_Procesador|B_Acum|FF12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[12]~output .bus_hold = "false";
defparam \Acum[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[13]~output (
	.i(\B_Procesador|B_Acum|FF13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[13]~output .bus_hold = "false";
defparam \Acum[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[14]~output (
	.i(\B_Procesador|B_Acum|FF14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[14]~output .bus_hold = "false";
defparam \Acum[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Acum[15]~output (
	.i(\B_Procesador|B_Acum|FF15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Acum[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Acum[15]~output .bus_hold = "false";
defparam \Acum[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[0]~output (
	.i(!\B_Procesador|B_Control|FF0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[0]~output .bus_hold = "false";
defparam \Estados[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[1]~output (
	.i(\B_Procesador|B_Control|FF1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[1]~output .bus_hold = "false";
defparam \Estados[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[2]~output (
	.i(\B_Procesador|B_Control|FF2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[2]~output .bus_hold = "false";
defparam \Estados[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[3]~output (
	.i(\B_Procesador|B_Control|FF3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[3]~output .bus_hold = "false";
defparam \Estados[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[4]~output (
	.i(\B_Procesador|B_Control|FF4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[4]~output .bus_hold = "false";
defparam \Estados[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[5]~output (
	.i(\B_Procesador|B_Control|FF5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[5]~output .bus_hold = "false";
defparam \Estados[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[6]~output (
	.i(\B_Procesador|B_Control|FF6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[6]~output .bus_hold = "false";
defparam \Estados[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[7]~output (
	.i(\B_Procesador|B_Control|FF7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[7]~output .bus_hold = "false";
defparam \Estados[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[8]~output (
	.i(\B_Procesador|B_Control|FF8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[8]~output .bus_hold = "false";
defparam \Estados[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[9]~output (
	.i(\B_Procesador|B_Control|FF9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[9]~output .bus_hold = "false";
defparam \Estados[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[10]~output (
	.i(\B_Procesador|B_Control|FF10~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[10]~output .bus_hold = "false";
defparam \Estados[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[11]~output (
	.i(\B_Procesador|B_Control|FF11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[11]~output .bus_hold = "false";
defparam \Estados[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[12]~output (
	.i(\B_Procesador|B_Control|FF12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[12]~output .bus_hold = "false";
defparam \Estados[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[13]~output (
	.i(\B_Procesador|B_Control|FF13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[13]~output .bus_hold = "false";
defparam \Estados[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[14]~output (
	.i(\B_Procesador|B_Control|FF14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[14]~output .bus_hold = "false";
defparam \Estados[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[15]~output (
	.i(\B_Procesador|B_Control|FF15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[15]~output .bus_hold = "false";
defparam \Estados[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[16]~output (
	.i(\B_Procesador|B_Control|FF16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[16]~output .bus_hold = "false";
defparam \Estados[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[17]~output (
	.i(\B_Procesador|B_Control|FF17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[17]~output .bus_hold = "false";
defparam \Estados[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[18]~output (
	.i(\B_Procesador|B_Control|FF18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[18]~output .bus_hold = "false";
defparam \Estados[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[19]~output (
	.i(\B_Procesador|B_Control|FF19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[19]~output .bus_hold = "false";
defparam \Estados[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[20]~output (
	.i(\B_Procesador|B_Control|FF20~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[20]~output .bus_hold = "false";
defparam \Estados[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[21]~output (
	.i(\B_Procesador|B_Control|FF21~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[21]~output .bus_hold = "false";
defparam \Estados[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[22]~output (
	.i(\B_Procesador|B_Control|FF22~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[22]~output .bus_hold = "false";
defparam \Estados[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[23]~output (
	.i(\B_Procesador|B_Control|FF23~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[23]~output .bus_hold = "false";
defparam \Estados[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[24]~output (
	.i(\B_Procesador|B_Control|FF24~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[24]~output .bus_hold = "false";
defparam \Estados[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[25]~output (
	.i(\B_Procesador|B_Control|FF25~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[25]~output .bus_hold = "false";
defparam \Estados[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[26]~output (
	.i(\B_Procesador|B_Control|FF26~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[26]~output .bus_hold = "false";
defparam \Estados[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[27]~output (
	.i(\B_Procesador|B_Control|FF27~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[27]~output .bus_hold = "false";
defparam \Estados[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[28]~output (
	.i(\B_Procesador|B_Control|FF28~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[28]~output .bus_hold = "false";
defparam \Estados[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[29]~output (
	.i(\B_Procesador|B_Control|FF29~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[29]~output .bus_hold = "false";
defparam \Estados[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[30]~output (
	.i(\B_Procesador|B_Control|FF30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[30]~output .bus_hold = "false";
defparam \Estados[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[31]~output (
	.i(\B_Procesador|B_Control|FF31~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[31]~output .bus_hold = "false";
defparam \Estados[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[32]~output (
	.i(\B_Procesador|B_Control|FF32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[32]~output .bus_hold = "false";
defparam \Estados[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[33]~output (
	.i(\B_Procesador|B_Control|FF33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[33]~output .bus_hold = "false";
defparam \Estados[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[34]~output (
	.i(\B_Procesador|B_Control|FF34~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[34]~output .bus_hold = "false";
defparam \Estados[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[35]~output (
	.i(\B_Procesador|B_Control|FF35~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[35]~output .bus_hold = "false";
defparam \Estados[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[36]~output (
	.i(\B_Procesador|B_Control|FF36~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[36]~output .bus_hold = "false";
defparam \Estados[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[37]~output (
	.i(\B_Procesador|B_Control|FF37~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[37]~output .bus_hold = "false";
defparam \Estados[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[38]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[38]~output .bus_hold = "false";
defparam \Estados[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[39]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[39]~output .bus_hold = "false";
defparam \Estados[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[40]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[40]~output .bus_hold = "false";
defparam \Estados[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[41]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[41]~output .bus_hold = "false";
defparam \Estados[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[42]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[42]~output .bus_hold = "false";
defparam \Estados[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[43]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[43]~output .bus_hold = "false";
defparam \Estados[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[44]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[44]~output .bus_hold = "false";
defparam \Estados[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[45]~output (
	.i(\B_Procesador|B_GPR|FF18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[45]~output .bus_hold = "false";
defparam \Estados[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[46]~output (
	.i(\B_Procesador|B_GPR|FF19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[46]~output .bus_hold = "false";
defparam \Estados[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[47]~output (
	.i(\B_Procesador|B_GPR|FF20~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[47]~output .bus_hold = "false";
defparam \Estados[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[48]~output (
	.i(\B_Procesador|B_GPR|FF21~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[48]~output .bus_hold = "false";
defparam \Estados[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Estados[49]~output (
	.i(\B_Procesador|B_GPR|FF22~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Estados[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \Estados[49]~output .bus_hold = "false";
defparam \Estados[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \SEnaMP~output (
	.i(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEnaMP~output_o ),
	.obar());
// synopsys translate_off
defparam \SEnaMP~output .bus_hold = "false";
defparam \SEnaMP~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \ResetSystem~input (
	.i(ResetSystem),
	.ibar(gnd),
	.o(\ResetSystem~input_o ));
// synopsys translate_off
defparam \ResetSystem~input .bus_hold = "false";
defparam \ResetSystem~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF1~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF2 .power_up = "low";
// synopsys translate_on

dffeas \B_MemoryROM|altsyncram_component|auto_generated|rden_a_store (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_MemoryROM|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \B_MemoryROM|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\B_Procesador|B_Control|FF1~q ) # ((\B_Procesador|B_Control|FF2~q ) # ((\B_MemoryROM|altsyncram_component|auto_generated|rden_a_store~q ) # (!\B_Procesador|B_Control|FF0~q )))

	.dataa(\B_Procesador|B_Control|FF1~q ),
	.datab(\B_Procesador|B_Control|FF2~q ),
	.datac(\B_MemoryROM|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\B_Procesador|B_Control|FF0~q ),
	.cin(gnd),
	.combout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFEFF;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF0 .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \Int~input (
	.i(\Int ),
	.ibar(gnd),
	.o(\Int~input_o ));
// synopsys translate_off
defparam \Int~input .bus_hold = "false";
defparam \Int~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D~0 (
// Equation(s):
// \B_Procesador|B_Program_counter|D~0_combout  = (\B_Procesador|B_Control|FF22~q  & !\Int~input_o )

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Int~input_o ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D~0 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_Program_counter|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF7 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF7 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF7 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[7] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [7] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF7~q ) # ((!\B_Procesador|B_Program_counter|FF7~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_Program_counter|D~0_combout  
// & (((!\B_Procesador|B_Program_counter|FF7~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF7~q ),
	.datac(\B_Procesador|B_Program_counter|FF7~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [7]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[7] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 256'h00000000000000000000000000000000000000000000000000000000000002E3;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF18 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [18]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF18 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF18 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000000015E;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF20 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [20]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF20 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF20 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF2~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF3 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF22 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [22]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF22 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF22 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000000014E;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF21 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [21]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF21 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF21 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[20]~19 (
// Equation(s):
// \B_Procesador|B_Control|D[20]~19_combout  = (\B_Procesador|B_Control|FF3~q  & (\B_Procesador|B_GPR|FF22~q  & !\B_Procesador|B_GPR|FF21~q ))

	.dataa(\B_Procesador|B_Control|FF3~q ),
	.datab(\B_Procesador|B_GPR|FF22~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[20]~19 .lut_mask = 16'h0088;
defparam \B_Procesador|B_Control|D[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[24]~21 (
// Equation(s):
// \B_Procesador|B_Control|D[24]~21_combout  = (\B_Procesador|B_GPR|FF18~q  & (\B_Procesador|B_GPR|FF19~q  & (\B_Procesador|B_GPR|FF20~q  & \B_Procesador|B_Control|D[20]~19_combout )))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_Control|D[20]~19_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[24]~21_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[24]~21 .lut_mask = 16'h8000;
defparam \B_Procesador|B_Control|D[24]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF24 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[24]~21_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF24 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF24 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout  = (!\B_Procesador|B_GPR|FF18~q  & (!\B_Procesador|B_GPR|FF19~q  & !\B_Procesador|B_GPR|FF20~q ))

	.dataa(gnd),
	.datab(\B_Procesador|B_GPR|FF18~q ),
	.datac(\B_Procesador|B_GPR|FF19~q ),
	.datad(\B_Procesador|B_GPR|FF20~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0 .lut_mask = 16'h0003;
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[25] (
// Equation(s):
// \B_Procesador|B_Control|D [25] = (\B_Procesador|B_Control|FF3~q  & (\B_Procesador|B_GPR|FF21~q  & (\B_Procesador|B_GPR|FF22~q  & \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout )))

	.dataa(\B_Procesador|B_Control|FF3~q ),
	.datab(\B_Procesador|B_GPR|FF21~q ),
	.datac(\B_Procesador|B_GPR|FF22~q ),
	.datad(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D [25]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[25] .lut_mask = 16'h8000;
defparam \B_Procesador|B_Control|D[25] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF25 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D [25]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF25 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF25 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|SaveInt~0 (
// Equation(s):
// \B_Procesador|B_Control|SaveInt~0_combout  = (!\B_Procesador|B_Control|FF24~q  & !\B_Procesador|B_Control|FF25~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_Procesador|B_Control|FF24~q ),
	.datad(\B_Procesador|B_Control|FF25~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|SaveInt~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|SaveInt~0 .lut_mask = 16'h000F;
defparam \B_Procesador|B_Control|SaveInt~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF17 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [17]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF17 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF17 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[27]~16 (
// Equation(s):
// \B_Procesador|B_Control|D[27]~16_combout  = (\B_Procesador|B_Control|FF3~q  & (\B_Procesador|B_GPR|FF16~q  & !\B_Procesador|B_GPR|FF17~q ))

	.dataa(\B_Procesador|B_Control|FF3~q ),
	.datab(\B_Procesador|B_GPR|FF16~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_GPR|FF17~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[27]~16_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[27]~16 .lut_mask = 16'h0088;
defparam \B_Procesador|B_Control|D[27]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[35]~17 (
// Equation(s):
// \B_Procesador|B_Control|D[35]~17_combout  = (\B_Procesador|B_GPR|FF20~q  & (\B_Procesador|B_GPR|FF21~q  & (\B_Procesador|B_Control|D[27]~16_combout  & !\B_Procesador|B_GPR|FF22~q )))

	.dataa(\B_Procesador|B_GPR|FF20~q ),
	.datab(\B_Procesador|B_GPR|FF21~q ),
	.datac(\B_Procesador|B_Control|D[27]~16_combout ),
	.datad(\B_Procesador|B_GPR|FF22~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[35]~17_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[35]~17 .lut_mask = 16'h0080;
defparam \B_Procesador|B_Control|D[35]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[14]~18 (
// Equation(s):
// \B_Procesador|B_Control|D[14]~18_combout  = (\B_Procesador|B_GPR|FF18~q  & (\B_Procesador|B_Control|D[35]~17_combout  & !\B_Procesador|B_GPR|FF19~q ))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_Control|D[35]~17_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_GPR|FF19~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[14]~18 .lut_mask = 16'h0088;
defparam \B_Procesador|B_Control|D[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF14 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[14]~18_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF14 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF14 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF15 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF14~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF15 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF15 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF16 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF15~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF16 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF16 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[17]~24 (
// Equation(s):
// \B_Procesador|B_Control|D[17]~24_combout  = (!\B_Procesador|B_GPR|FF18~q  & (!\B_Procesador|B_GPR|FF19~q  & \B_Procesador|B_Control|D[35]~17_combout ))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_Control|D[35]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[17]~24 .lut_mask = 16'h1010;
defparam \B_Procesador|B_Control|D[17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF17 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[17]~24_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF17 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF17 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF18 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF17~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF18 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF18 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF19 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF18~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF19 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF19 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[35]~23 (
// Equation(s):
// \B_Procesador|B_Control|D[35]~23_combout  = (\B_Procesador|B_GPR|FF19~q  & (\B_Procesador|B_Control|D[35]~17_combout  & !\B_Procesador|B_GPR|FF18~q ))

	.dataa(\B_Procesador|B_GPR|FF19~q ),
	.datab(\B_Procesador|B_Control|D[35]~17_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_GPR|FF18~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[35]~23_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[35]~23 .lut_mask = 16'h0088;
defparam \B_Procesador|B_Control|D[35]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF35 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[35]~23_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF35 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF35 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF36 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF35~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF36~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF36 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF36 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF37 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF36~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF37~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF37 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF37 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D~7 (
// Equation(s):
// \B_Procesador|B_Control|D~7_combout  = (\B_Procesador|B_Control|SaveInt~0_combout  & (!\B_Procesador|B_Control|FF16~q  & (!\B_Procesador|B_Control|FF19~q  & !\B_Procesador|B_Control|FF37~q )))

	.dataa(\B_Procesador|B_Control|SaveInt~0_combout ),
	.datab(\B_Procesador|B_Control|FF16~q ),
	.datac(\B_Procesador|B_Control|FF19~q ),
	.datad(\B_Procesador|B_Control|FF37~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D~7 .lut_mask = 16'h0002;
defparam \B_Procesador|B_Control|D~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[1]~0 (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA[1]~0_combout  = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF0~q  & ((!\B_Procesador|B_Control|D~7_combout ) # (!\B_Procesador|B_Control|D~6_combout ))))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF0~q ),
	.datac(\B_Procesador|B_Control|D~6_combout ),
	.datad(\B_Procesador|B_Control|D~7_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[1]~0 .lut_mask = 16'hAEEE;
defparam \B_Procesador|B_Program_counter|ENA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[3]~1 (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA[3]~1_combout  = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF1~q  & (\B_Procesador|B_Program_counter|FF2~q  & \B_Procesador|B_Program_counter|ENA[1]~0_combout )))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF1~q ),
	.datac(\B_Procesador|B_Program_counter|FF2~q ),
	.datad(\B_Procesador|B_Program_counter|ENA[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[3]~1 .lut_mask = 16'hEAAA;
defparam \B_Procesador|B_Program_counter|ENA[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[5]~2 (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA[5]~2_combout  = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF3~q  & (\B_Procesador|B_Program_counter|FF4~q  & \B_Procesador|B_Program_counter|ENA[3]~1_combout )))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF3~q ),
	.datac(\B_Procesador|B_Program_counter|FF4~q ),
	.datad(\B_Procesador|B_Program_counter|ENA[3]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[5]~2 .lut_mask = 16'hEAAA;
defparam \B_Procesador|B_Program_counter|ENA[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[7]~3 (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA[7]~3_combout  = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF5~q  & (\B_Procesador|B_Program_counter|FF6~q  & \B_Procesador|B_Program_counter|ENA[5]~2_combout )))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF5~q ),
	.datac(\B_Procesador|B_Program_counter|FF6~q ),
	.datad(\B_Procesador|B_Program_counter|ENA[5]~2_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[7]~3 .lut_mask = 16'hEAAA;
defparam \B_Procesador|B_Program_counter|ENA[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF7 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [7]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF7 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF7 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF6 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF6 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF6 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[6] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [6] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF6~q ) # ((!\B_Procesador|B_Program_counter|FF6~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_Program_counter|D~0_combout  
// & (((!\B_Procesador|B_Program_counter|FF6~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF6~q ),
	.datac(\B_Procesador|B_Program_counter|FF6~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [6]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[6] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[6] (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA [6] = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF5~q  & \B_Procesador|B_Program_counter|ENA[5]~2_combout ))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF5~q ),
	.datac(\B_Procesador|B_Program_counter|ENA[5]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA [6]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[6] .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_Program_counter|ENA[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF6 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [6]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF6 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF6 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF5 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF5 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF5 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[5] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [5] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF5~q ) # ((!\B_Procesador|B_Program_counter|FF5~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_Program_counter|D~0_combout  
// & (((!\B_Procesador|B_Program_counter|FF5~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF5~q ),
	.datac(\B_Procesador|B_Program_counter|FF5~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [5]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[5] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[5] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF5 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [5]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF5 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF5 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF4 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF4 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF4 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[4] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [4] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF4~q ) # ((!\B_Procesador|B_Program_counter|FF4~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_Program_counter|D~0_combout  
// & (((!\B_Procesador|B_Program_counter|FF4~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF4~q ),
	.datac(\B_Procesador|B_Program_counter|FF4~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [4]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[4] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[4] (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA [4] = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF3~q  & \B_Procesador|B_Program_counter|ENA[3]~1_combout ))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF3~q ),
	.datac(\B_Procesador|B_Program_counter|ENA[3]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA [4]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[4] .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_Program_counter|ENA[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF4 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [4]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF4 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF4 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[3] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [3] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF3~q ) # ((!\B_Procesador|B_Program_counter|FF3~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_Program_counter|D~0_combout  
// & (((!\B_Procesador|B_Program_counter|FF3~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF3~q ),
	.datac(\B_Procesador|B_Program_counter|FF3~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [3]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[3] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [3]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF3 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000009;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF2 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[2]~1 (
// Equation(s):
// \B_Procesador|B_Program_counter|D[2]~1_combout  = (\B_Procesador|B_Control|FF22~q  & ((\Int~input_o ) # (\B_Procesador|B_GPR|FF2~q )))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\Int~input_o ),
	.datac(\B_Procesador|B_GPR|FF2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[2]~1 .lut_mask = 16'hA8A8;
defparam \B_Procesador|B_Program_counter|D[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[2]~2 (
// Equation(s):
// \B_Procesador|B_Program_counter|D[2]~2_combout  = (\B_Procesador|B_Program_counter|D[2]~1_combout ) # ((!\B_Procesador|B_Program_counter|FF2~q  & ((!\B_Procesador|B_Control|D~7_combout ) # (!\B_Procesador|B_Control|D~6_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D[2]~1_combout ),
	.datab(\B_Procesador|B_Control|D~6_combout ),
	.datac(\B_Procesador|B_Control|D~7_combout ),
	.datad(\B_Procesador|B_Program_counter|FF2~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[2]~2 .lut_mask = 16'hAABF;
defparam \B_Procesador|B_Program_counter|D[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[2] (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA [2] = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF1~q  & \B_Procesador|B_Program_counter|ENA[1]~0_combout ))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF1~q ),
	.datac(\B_Procesador|B_Program_counter|ENA[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA [2]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[2] .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_Program_counter|ENA[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D[2]~2_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF2 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h00000000000000000000000000000000000000000000000000000000000003ED;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[1] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [1] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF1~q ) # ((!\B_Procesador|B_Program_counter|FF1~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_Program_counter|D~0_combout  
// & (((!\B_Procesador|B_Program_counter|FF1~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF1~q ),
	.datac(\B_Procesador|B_Program_counter|FF1~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [1]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[1] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [1]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000214;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF19 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [19]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF19 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF19 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D~9 (
// Equation(s):
// \B_Procesador|B_Control|D~9_combout  = (\B_Procesador|B_GPR|FF19~q  & (((\B_Procesador|B_GPR|FF18~q  & !\B_Procesador|B_GPR|FF20~q )) # (!\B_Procesador|B_GPR|FF21~q ))) # (!\B_Procesador|B_GPR|FF19~q  & (!\B_Procesador|B_GPR|FF21~q  & 
// (\B_Procesador|B_GPR|FF18~q  $ (\B_Procesador|B_GPR|FF20~q ))))

	.dataa(\B_Procesador|B_GPR|FF19~q ),
	.datab(\B_Procesador|B_GPR|FF18~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D~9 .lut_mask = 16'h08BE;
defparam \B_Procesador|B_Control|D~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[27] (
// Equation(s):
// \B_Procesador|B_Control|D [27] = (\B_Procesador|B_Control|D~9_combout  & (\B_Procesador|B_Control|D[27]~16_combout  & !\B_Procesador|B_GPR|FF22~q ))

	.dataa(\B_Procesador|B_Control|D~9_combout ),
	.datab(\B_Procesador|B_Control|D[27]~16_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_GPR|FF22~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D [27]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[27] .lut_mask = 16'h0088;
defparam \B_Procesador|B_Control|D[27] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF27 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D [27]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF27 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF27 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF28 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF27~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF28 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF28 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF29 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF28~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF29 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF29 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D~10 (
// Equation(s):
// \B_Procesador|B_Control|D~10_combout  = (\B_Procesador|B_Control|FF3~q  & (!\B_Procesador|B_GPR|FF16~q  & !\B_Procesador|B_GPR|FF17~q ))

	.dataa(\B_Procesador|B_Control|FF3~q ),
	.datab(gnd),
	.datac(\B_Procesador|B_GPR|FF16~q ),
	.datad(\B_Procesador|B_GPR|FF17~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D~10_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D~10 .lut_mask = 16'h000A;
defparam \B_Procesador|B_Control|D~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[4] (
// Equation(s):
// \B_Procesador|B_Control|D [4] = (\B_Procesador|B_Control|FF29~q ) # ((\B_Procesador|B_Control|D~9_combout  & (\B_Procesador|B_Control|D~10_combout  & !\B_Procesador|B_GPR|FF22~q )))

	.dataa(\B_Procesador|B_Control|FF29~q ),
	.datab(\B_Procesador|B_Control|D~9_combout ),
	.datac(\B_Procesador|B_Control|D~10_combout ),
	.datad(\B_Procesador|B_GPR|FF22~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D [4]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[4] .lut_mask = 16'hAAEA;
defparam \B_Procesador|B_Control|D[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF4 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D [4]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF4 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF4 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF5 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF4~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF5 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF5 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF6 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF5~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF6 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF6 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[7]~11 (
// Equation(s):
// \B_Procesador|B_Control|D[7]~11_combout  = (\B_Procesador|B_Control|FF3~q  & ((\B_Procesador|B_GPR|FF21~q  & (\B_Procesador|B_GPR|FF22~q  & !\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout )) # (!\B_Procesador|B_GPR|FF21~q  & 
// (!\B_Procesador|B_GPR|FF22~q  & \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout ))))

	.dataa(\B_Procesador|B_Control|FF3~q ),
	.datab(\B_Procesador|B_GPR|FF21~q ),
	.datac(\B_Procesador|B_GPR|FF22~q ),
	.datad(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[7]~11 .lut_mask = 16'h0280;
defparam \B_Procesador|B_Control|D[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF7 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[7]~11_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF7 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF7 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[8]~12 (
// Equation(s):
// \B_Procesador|B_Control|D[8]~12_combout  = (\B_Procesador|B_Control|FF3~q  & (!\B_Procesador|B_GPR|FF19~q  & (!\B_Procesador|B_GPR|FF16~q  & !\B_Procesador|B_GPR|FF17~q )))

	.dataa(\B_Procesador|B_Control|FF3~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF16~q ),
	.datad(\B_Procesador|B_GPR|FF17~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[8]~12 .lut_mask = 16'h0002;
defparam \B_Procesador|B_Control|D[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[8]~13 (
// Equation(s):
// \B_Procesador|B_Control|D[8]~13_combout  = (\B_Procesador|B_GPR|FF18~q  & (\B_Procesador|B_GPR|FF20~q  & !\B_Procesador|B_GPR|FF21~q ))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF20~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[8]~13 .lut_mask = 16'h0088;
defparam \B_Procesador|B_Control|D[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[8]~14 (
// Equation(s):
// \B_Procesador|B_Control|D[8]~14_combout  = (\B_Procesador|B_Control|D[8]~12_combout  & (\B_Procesador|B_Control|D[8]~13_combout  & !\B_Procesador|B_GPR|FF22~q ))

	.dataa(\B_Procesador|B_Control|D[8]~12_combout ),
	.datab(\B_Procesador|B_Control|D[8]~13_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_GPR|FF22~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[8]~14 .lut_mask = 16'h0088;
defparam \B_Procesador|B_Control|D[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF8 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[8]~14_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF8 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF8 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D[0]~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D[0]~1_combout  = (\B_Procesador|B_GPR|FF20~q  & (\B_Procesador|B_GPR|FF21~q )) # (!\B_Procesador|B_GPR|FF20~q  & (!\B_Procesador|B_GPR|FF21~q  & (!\B_Procesador|B_GPR|FF18~q  & !\B_Procesador|B_GPR|FF19~q )))

	.dataa(\B_Procesador|B_GPR|FF20~q ),
	.datab(\B_Procesador|B_GPR|FF21~q ),
	.datac(\B_Procesador|B_GPR|FF18~q ),
	.datad(\B_Procesador|B_GPR|FF19~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D[0]~1 .lut_mask = 16'h8889;
defparam \B_Procesador|B_ALU|B_Control|D[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[11]~15 (
// Equation(s):
// \B_Procesador|B_Control|D[11]~15_combout  = (\B_Procesador|B_GPR|FF21~q  & (\B_Procesador|B_Control|D[8]~12_combout  & (!\B_Procesador|B_GPR|FF20~q  & !\B_Procesador|B_GPR|FF22~q )))

	.dataa(\B_Procesador|B_GPR|FF21~q ),
	.datab(\B_Procesador|B_Control|D[8]~12_combout ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF22~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[11]~15 .lut_mask = 16'h0008;
defparam \B_Procesador|B_Control|D[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF11 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[11]~15_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF11 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF11 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|Habilitar~0 (
// Equation(s):
// \B_Procesador|B_Control|Habilitar~0_combout  = (\B_Procesador|B_Control|FF4~q ) # ((\B_Procesador|B_Control|FF8~q ) # (\B_Procesador|B_Control|FF11~q ))

	.dataa(\B_Procesador|B_Control|FF4~q ),
	.datab(\B_Procesador|B_Control|FF8~q ),
	.datac(\B_Procesador|B_Control|FF11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|Habilitar~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|Habilitar~0 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_Control|Habilitar~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D~5 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D~5_combout  = (\B_Procesador|B_GPR|FF18~q  & (((\B_Procesador|B_GPR|FF19~q  & !\B_Procesador|B_GPR|FF21~q )) # (!\B_Procesador|B_GPR|FF20~q ))) # (!\B_Procesador|B_GPR|FF18~q  & (\B_Procesador|B_GPR|FF21~q  $ 
// (((\B_Procesador|B_GPR|FF19~q ) # (\B_Procesador|B_GPR|FF20~q )))))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D~5 .lut_mask = 16'h0BDE;
defparam \B_Procesador|B_ALU|B_Control|D~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D[1] (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D [1] = (\B_Procesador|B_Control|Habilitar~0_combout  & (\B_Procesador|B_ALU|B_Control|D~5_combout  & !\B_Procesador|B_ALU|B_Control|FF1~q ))

	.dataa(\B_Procesador|B_Control|Habilitar~0_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|D~5_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF1~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D [1]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D[1] .lut_mask = 16'h0088;
defparam \B_Procesador|B_ALU|B_Control|D[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|D [1]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_Counter|FF3~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_Counter|FF3~0_combout  = !\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q 

	.dataa(\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_Counter|FF3~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF3~0 .lut_mask = 16'h5555;
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout  = (\B_Procesador|B_GPR|FF18~q  & (\B_Procesador|B_GPR|FF20~q  & (!\B_Procesador|B_GPR|FF19~q  & !\B_Procesador|B_GPR|FF21~q )))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF20~q ),
	.datac(\B_Procesador|B_GPR|FF19~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0 .lut_mask = 16'h0008;
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D[2] (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D [2] = (\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout  & (\B_Procesador|B_Control|Habilitar~0_combout  & !\B_Procesador|B_ALU|B_Control|FF2~q ))

	.dataa(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout ),
	.datab(\B_Procesador|B_Control|Habilitar~0_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF2~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D [2]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D[2] .lut_mask = 16'h0088;
defparam \B_Procesador|B_ALU|B_Control|D[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|D [2]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|FF2 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|comb~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|comb~0_combout  = (\B_Procesador|B_ALU|B_Control|FF2~q ) # (!\ResetSystem~input_o )

	.dataa(\ResetSystem~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF2~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|comb~0 .lut_mask = 16'hFF55;
defparam \B_Procesador|B_ALU|B_Control|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0_combout  = (\B_Procesador|B_GPR|FF18~q  & !\B_Procesador|B_GPR|FF20~q )

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_GPR|FF20~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~66 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  = (\B_Procesador|B_GPR|FF20~q  & (((!\B_Procesador|B_GPR|FF21~q )))) # (!\B_Procesador|B_GPR|FF20~q  & ((\B_Procesador|B_GPR|FF18~q ) # ((\B_Procesador|B_GPR|FF19~q  & !\B_Procesador|B_GPR|FF21~q ))))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~66 .lut_mask = 16'h0AFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~3 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  = (\B_Procesador|B_GPR|FF21~q  & ((\B_Procesador|B_GPR|FF20~q ) # ((!\B_Procesador|B_GPR|FF18~q ) # (!\B_Procesador|B_GPR|FF19~q )))) # (!\B_Procesador|B_GPR|FF21~q  & (!\B_Procesador|B_GPR|FF18~q  & 
// (\B_Procesador|B_GPR|FF20~q  $ (!\B_Procesador|B_GPR|FF19~q ))))

	.dataa(\B_Procesador|B_GPR|FF21~q ),
	.datab(\B_Procesador|B_GPR|FF20~q ),
	.datac(\B_Procesador|B_GPR|FF19~q ),
	.datad(\B_Procesador|B_GPR|FF18~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~3 .lut_mask = 16'h8AEB;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|Show_Foo[2]~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  = (\B_Procesador|B_GPR|FF20~q  & ((\B_Procesador|B_GPR|FF21~q ) # (\B_Procesador|B_GPR|FF19~q  $ (!\B_Procesador|B_GPR|FF18~q )))) # (!\B_Procesador|B_GPR|FF20~q  & (((!\B_Procesador|B_GPR|FF18~q ) # 
// (!\B_Procesador|B_GPR|FF21~q ))))

	.dataa(\B_Procesador|B_GPR|FF20~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF21~q ),
	.datad(\B_Procesador|B_GPR|FF18~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|Show_Foo[2]~1 .lut_mask = 16'hADF7;
defparam \B_Procesador|B_ALU|B_Control|Show_Foo[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din~2 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din~2_combout  = (\B_Procesador|B_ALU|B_registroAQE|Registro1~q ) # (!\B_Procesador|B_ALU|B_Control|FF4~q )

	.dataa(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_registroAQE|Registro1~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din~2 .lut_mask = 16'hFF55;
defparam \B_Procesador|B_ALU|B_registroAQE|Din~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Reset_Mul (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout  = (!\ResetSystem~input_o  & !\B_Procesador|B_ALU|B_Control|FF2~q )

	.dataa(\ResetSystem~input_o ),
	.datab(\B_Procesador|B_ALU|B_Control|FF2~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Reset_Mul .lut_mask = 16'h1111;
defparam \B_Procesador|B_ALU|B_registroAQE|Reset_Mul .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Eregistro (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Eregistro~combout  = (\B_Procesador|B_ALU|B_Control|FF2~q ) # (\B_Procesador|B_ALU|B_Control|FF4~q )

	.dataa(\B_Procesador|B_ALU|B_Control|FF2~q ),
	.datab(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Eregistro .lut_mask = 16'hEEEE;
defparam \B_Procesador|B_ALU|B_registroAQE|Eregistro .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din~2_combout ),
	.asdata(vcc),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(!\B_Procesador|B_ALU|B_Control|FF4~q ),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro0 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro0 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|Restar~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|Restar~0_combout  = (\B_Procesador|B_GPR|FF21~q ) # ((\B_Procesador|B_GPR|FF20~q  & ((\B_Procesador|B_GPR|FF18~q ) # (\B_Procesador|B_GPR|FF19~q ))) # (!\B_Procesador|B_GPR|FF20~q  & ((!\B_Procesador|B_GPR|FF19~q ) # 
// (!\B_Procesador|B_GPR|FF18~q ))))

	.dataa(\B_Procesador|B_GPR|FF21~q ),
	.datab(\B_Procesador|B_GPR|FF20~q ),
	.datac(\B_Procesador|B_GPR|FF18~q ),
	.datad(\B_Procesador|B_GPR|FF19~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|Restar~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|Restar~0 .lut_mask = 16'hEFFB;
defparam \B_Procesador|B_ALU|B_Control|Restar~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|Restar~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|Restar~1_combout  = ((\B_Procesador|B_ALU|B_registroAQE|Registro1~q  & !\B_Procesador|B_ALU|B_registroAQE|Registro0~q )) # (!\B_Procesador|B_ALU|B_Control|Restar~0_combout )

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro1~q ),
	.datab(gnd),
	.datac(\B_Procesador|B_ALU|B_registroAQE|Registro0~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Restar~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|Restar~1 .lut_mask = 16'h0AFF;
defparam \B_Procesador|B_ALU|B_Control|Restar~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|SelectDataMd[1]~1 (
// Equation(s):
// \B_Procesador|B_Control|SelectDataMd[1]~1_combout  = (!\B_Procesador|B_Control|FF35~q  & (!\B_Procesador|B_Control|FF36~q  & !\B_Procesador|B_Control|FF37~q ))

	.dataa(gnd),
	.datab(\B_Procesador|B_Control|FF35~q ),
	.datac(\B_Procesador|B_Control|FF36~q ),
	.datad(\B_Procesador|B_Control|FF37~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|SelectDataMd[1]~1 .lut_mask = 16'h0003;
defparam \B_Procesador|B_Control|SelectDataMd[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|Ena_Md_Write (
// Equation(s):
// \B_Procesador|B_Control|Ena_Md_Write~combout  = (\B_Procesador|B_Control|FF14~q ) # ((\B_Procesador|B_Control|FF15~q ) # ((\B_Procesador|B_Control|FF16~q ) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Control|FF14~q ),
	.datab(\B_Procesador|B_Control|FF15~q ),
	.datac(\B_Procesador|B_Control|FF16~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|Ena_Md_Write .lut_mask = 16'hFEFF;
defparam \B_Procesador|B_Control|Ena_Md_Write .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|SelectAcum~0 (
// Equation(s):
// \B_Procesador|B_Control|SelectAcum~0_combout  = (!\B_Procesador|B_Control|FF17~q  & (!\B_Procesador|B_Control|FF18~q  & !\B_Procesador|B_Control|FF19~q ))

	.dataa(gnd),
	.datab(\B_Procesador|B_Control|FF17~q ),
	.datac(\B_Procesador|B_Control|FF18~q ),
	.datad(\B_Procesador|B_Control|FF19~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|SelectAcum~0 .lut_mask = 16'h0003;
defparam \B_Procesador|B_Control|SelectAcum~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF30 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF29~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF30 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF30 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|SelectALU~0 (
// Equation(s):
// \B_Procesador|B_Control|SelectALU~0_combout  = (!\B_Procesador|B_Control|FF27~q  & (!\B_Procesador|B_Control|FF28~q  & (!\B_Procesador|B_Control|FF29~q  & !\B_Procesador|B_Control|FF30~q )))

	.dataa(\B_Procesador|B_Control|FF27~q ),
	.datab(\B_Procesador|B_Control|FF28~q ),
	.datac(\B_Procesador|B_Control|FF29~q ),
	.datad(\B_Procesador|B_Control|FF30~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|SelectALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|SelectALU~0 .lut_mask = 16'h0001;
defparam \B_Procesador|B_Control|SelectALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF31 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF30~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF31 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF31 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF32 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF31~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF32 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF32 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|SelectDir[1]~0 (
// Equation(s):
// \B_Procesador|B_Control|SelectDir[1]~0_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_Control|SelectALU~0_combout  & (!\B_Procesador|B_Control|FF31~q  & !\B_Procesador|B_Control|FF32~q )))

	.dataa(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.datab(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datac(\B_Procesador|B_Control|FF31~q ),
	.datad(\B_Procesador|B_Control|FF32~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|SelectDir[1]~0 .lut_mask = 16'h0008;
defparam \B_Procesador|B_Control|SelectDir[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|SelectDataMd[0]~0 (
// Equation(s):
// \B_Procesador|B_Control|SelectDataMd[0]~0_combout  = (\B_Procesador|B_Control|FF14~q ) # ((\B_Procesador|B_Control|FF15~q ) # (\B_Procesador|B_Control|FF16~q ))

	.dataa(\B_Procesador|B_Control|FF14~q ),
	.datab(\B_Procesador|B_Control|FF15~q ),
	.datac(\B_Procesador|B_Control|FF16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|SelectDataMd[0]~0 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_Control|SelectDataMd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  = (\B_Procesador|B_GPR|FF21~q  & ((\B_Procesador|B_GPR|FF19~q ) # ((\B_Procesador|B_GPR|FF20~q )))) # (!\B_Procesador|B_GPR|FF21~q  & (((!\B_Procesador|B_GPR|FF18~q ) # (!\B_Procesador|B_GPR|FF20~q 
// ))))

	.dataa(\B_Procesador|B_GPR|FF21~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF18~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0 .lut_mask = 16'hADFD;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~7 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  = (\B_Procesador|B_GPR|FF19~q  & (\B_Procesador|B_GPR|FF20~q  & (!\B_Procesador|B_GPR|FF18~q  & !\B_Procesador|B_GPR|FF21~q )))

	.dataa(\B_Procesador|B_GPR|FF19~q ),
	.datab(\B_Procesador|B_GPR|FF20~q ),
	.datac(\B_Procesador|B_GPR|FF18~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~7 .lut_mask = 16'h0008;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF12 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF11~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF12 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF12 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF13 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF12~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF13 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF13 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|Ena_AcALU~0 (
// Equation(s):
// \B_Procesador|B_Control|Ena_AcALU~0_combout  = (\B_Procesador|B_Control|FF11~q ) # ((\B_Procesador|B_Control|FF12~q ) # (\B_Procesador|B_Control|FF13~q ))

	.dataa(\B_Procesador|B_Control|FF11~q ),
	.datab(\B_Procesador|B_Control|FF12~q ),
	.datac(\B_Procesador|B_Control|FF13~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|Ena_AcALU~0 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_Control|Ena_AcALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF8 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF8 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF8 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[8]~16 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[8]~16_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF8~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF8~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF8~q ),
	.datac(\B_Procesador|B_GPR|FF8~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[8]~16 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[8] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [8] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF8~q ) # ((!\B_Procesador|B_Program_counter|FF8~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_Program_counter|D~0_combout  
// & (((!\B_Procesador|B_Program_counter|FF8~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF8~q ),
	.datac(\B_Procesador|B_Program_counter|FF8~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [8]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[8] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[8] (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA [8] = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF7~q  & \B_Procesador|B_Program_counter|ENA[7]~3_combout ))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF7~q ),
	.datac(\B_Procesador|B_Program_counter|ENA[7]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA [8]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[8] .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_Program_counter|ENA[8] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF8 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [8]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF8 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF8 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[8]~17 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[8]~17_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[8]~16_combout ) # ((\B_Procesador|B_Program_counter|FF8~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[8]~16_combout ),
	.datab(\B_Procesador|B_Program_counter|FF8~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[8]~17 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_DirMdMux|DirMd[0] (
// Equation(s):
// \B_Procesador|B_DirMdMux|DirMd [0] = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_GPR|FF0~q  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ) # (!\B_Procesador|B_Control|SelectDir[1]~0_combout )))) # 
// (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & \B_Procesador|B_Control|SelectDir[1]~0_combout ))))

	.dataa(\B_Procesador|B_GPR|FF0~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_DirMdMux|DirMd [0]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_DirMdMux|DirMd[0] .lut_mask = 16'h8388;
defparam \B_Procesador|B_DirMdMux|DirMd[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_DirMdMux|DirMd[1] (
// Equation(s):
// \B_Procesador|B_DirMdMux|DirMd [1] = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_GPR|FF1~q  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ) # (!\B_Procesador|B_Control|SelectDir[1]~0_combout )))) # 
// (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & \B_Procesador|B_Control|SelectDir[1]~0_combout ))))

	.dataa(\B_Procesador|B_GPR|FF1~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_DirMdMux|DirMd [1]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_DirMdMux|DirMd[1] .lut_mask = 16'h8388;
defparam \B_Procesador|B_DirMdMux|DirMd[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_DirMdMux|DirMd[2] (
// Equation(s):
// \B_Procesador|B_DirMdMux|DirMd [2] = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_GPR|FF2~q  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ) # (!\B_Procesador|B_Control|SelectDir[1]~0_combout )))) # 
// (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & \B_Procesador|B_Control|SelectDir[1]~0_combout ))))

	.dataa(\B_Procesador|B_GPR|FF2~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_DirMdMux|DirMd [2]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_DirMdMux|DirMd[2] .lut_mask = 16'h8388;
defparam \B_Procesador|B_DirMdMux|DirMd[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_DirMdMux|DirMd[3] (
// Equation(s):
// \B_Procesador|B_DirMdMux|DirMd [3] = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_GPR|FF3~q  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ) # (!\B_Procesador|B_Control|SelectDir[1]~0_combout )))) # 
// (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & \B_Procesador|B_Control|SelectDir[1]~0_combout ))))

	.dataa(\B_Procesador|B_GPR|FF3~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_DirMdMux|DirMd [3]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_DirMdMux|DirMd[3] .lut_mask = 16'h8388;
defparam \B_Procesador|B_DirMdMux|DirMd[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_DirMdMux|DirMd[4] (
// Equation(s):
// \B_Procesador|B_DirMdMux|DirMd [4] = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_GPR|FF4~q  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ) # (!\B_Procesador|B_Control|SelectDir[1]~0_combout )))) # 
// (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & \B_Procesador|B_Control|SelectDir[1]~0_combout ))))

	.dataa(\B_Procesador|B_GPR|FF4~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_DirMdMux|DirMd [4]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_DirMdMux|DirMd[4] .lut_mask = 16'h8388;
defparam \B_Procesador|B_DirMdMux|DirMd[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_DirMdMux|DirMd[5] (
// Equation(s):
// \B_Procesador|B_DirMdMux|DirMd [5] = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_GPR|FF5~q  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ) # (!\B_Procesador|B_Control|SelectDir[1]~0_combout )))) # 
// (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & \B_Procesador|B_Control|SelectDir[1]~0_combout ))))

	.dataa(\B_Procesador|B_GPR|FF5~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_DirMdMux|DirMd [5]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_DirMdMux|DirMd[5] .lut_mask = 16'h8388;
defparam \B_Procesador|B_DirMdMux|DirMd[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_DirMdMux|DirMd[6] (
// Equation(s):
// \B_Procesador|B_DirMdMux|DirMd [6] = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_GPR|FF6~q  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ) # (!\B_Procesador|B_Control|SelectDir[1]~0_combout )))) # 
// (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & \B_Procesador|B_Control|SelectDir[1]~0_combout ))))

	.dataa(\B_Procesador|B_GPR|FF6~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_DirMdMux|DirMd [6]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_DirMdMux|DirMd[6] .lut_mask = 16'h8388;
defparam \B_Procesador|B_DirMdMux|DirMd[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_DirMdMux|DirMd[7] (
// Equation(s):
// \B_Procesador|B_DirMdMux|DirMd [7] = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_GPR|FF7~q  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ) # (!\B_Procesador|B_Control|SelectDir[1]~0_combout )))) # 
// (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & \B_Procesador|B_Control|SelectDir[1]~0_combout ))))

	.dataa(\B_Procesador|B_GPR|FF7~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_DirMdMux|DirMd [7]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_DirMdMux|DirMd[7] .lut_mask = 16'h8388;
defparam \B_Procesador|B_DirMdMux|DirMd[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[8]~17_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|SelectALU~1 (
// Equation(s):
// \B_Procesador|B_Control|SelectALU~1_combout  = (!\B_Procesador|B_Control|FF31~q  & !\B_Procesador|B_Control|FF32~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_Procesador|B_Control|FF31~q ),
	.datad(\B_Procesador|B_Control|FF32~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|SelectALU~1 .lut_mask = 16'h000F;
defparam \B_Procesador|B_Control|SelectALU~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[8]~18 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[8]~18_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~1_combout  & (\B_Procesador|B_GPR|FF8~q )) # (!\B_Procesador|B_Control|SelectALU~1_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [8]))))) # (!\B_Procesador|B_Control|SelectALU~0_combout  & (((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\B_Procesador|B_GPR|FF8~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[8]~18 .lut_mask = 16'hACCC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~59 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~59_combout  = (\B_Procesador|B_Acum|FF8~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[8]~18_combout ))))

	.dataa(\B_Procesador|B_Acum|FF8~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[8]~18_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~59_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~59 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[8]~19 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF8~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[8]~18_combout )))

	.dataa(\B_Procesador|B_Acum|FF8~q ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[8]~18_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[8]~19 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF8~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro9~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro9~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF8~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF9 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF9 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF9 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[9]~18 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[9]~18_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF9~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF9~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF9~q ),
	.datac(\B_Procesador|B_GPR|FF9~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[9]~18 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[9] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [9] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF9~q ) # ((!\B_Procesador|B_Program_counter|FF9~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_Program_counter|D~0_combout  
// & (((!\B_Procesador|B_Program_counter|FF9~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF9~q ),
	.datac(\B_Procesador|B_Program_counter|FF9~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [9]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[9] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[9]~4 (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA[9]~4_combout  = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF7~q  & (\B_Procesador|B_Program_counter|FF8~q  & \B_Procesador|B_Program_counter|ENA[7]~3_combout )))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF7~q ),
	.datac(\B_Procesador|B_Program_counter|FF8~q ),
	.datad(\B_Procesador|B_Program_counter|ENA[7]~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[9]~4 .lut_mask = 16'hEAAA;
defparam \B_Procesador|B_Program_counter|ENA[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF9 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [9]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF9 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF9 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[9]~19 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[9]~19_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[9]~18_combout ) # ((\B_Procesador|B_Program_counter|FF9~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[9]~18_combout ),
	.datab(\B_Procesador|B_Program_counter|FF9~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[9]~19 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[9]~19_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[9]~20 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[9]~20_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~1_combout  & (\B_Procesador|B_GPR|FF9~q )) # (!\B_Procesador|B_Control|SelectALU~1_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [9]))))) # (!\B_Procesador|B_Control|SelectALU~0_combout  & (((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\B_Procesador|B_GPR|FF9~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [9]),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[9]~20 .lut_mask = 16'hACCC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~69 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~69_combout  = (\B_Procesador|B_Acum|FF9~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[9]~20_combout ))))

	.dataa(\B_Procesador|B_Acum|FF9~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[9]~20_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~69_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~69 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  = (\B_Procesador|B_GPR|FF21~q  & (!\B_Procesador|B_GPR|FF19~q  & !\B_Procesador|B_GPR|FF20~q ))

	.dataa(\B_Procesador|B_GPR|FF21~q ),
	.datab(gnd),
	.datac(\B_Procesador|B_GPR|FF19~q ),
	.datad(\B_Procesador|B_GPR|FF20~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5 .lut_mask = 16'h000A;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9_combout  = \B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout  $ ((((\B_Procesador|B_ALU|B_registroAQE|Registro1~q  & !\B_Procesador|B_ALU|B_registroAQE|Registro0~q )) # 
// (!\B_Procesador|B_ALU|B_Control|Restar~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro1~q ),
	.datab(\B_Procesador|B_ALU|B_registroAQE|Registro0~q ),
	.datac(\B_Procesador|B_ALU|B_Control|Restar~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9 .lut_mask = 16'hD02F;
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[0]~0 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[0]~0_combout  = (\B_Procesador|B_GPR|FF0~q  & (\B_Procesador|B_Control|SelectALU~0_combout  & (\B_Procesador|B_Control|SelectALU~1_combout  & !\B_Procesador|B_Control|Ena_AcALU~0_combout )))

	.dataa(\B_Procesador|B_GPR|FF0~q ),
	.datab(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datac(\B_Procesador|B_Control|SelectALU~1_combout ),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[0]~0 .lut_mask = 16'h0080;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|Show_Foo~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  = (\B_Procesador|B_GPR|FF20~q  & (((\B_Procesador|B_GPR|FF18~q ) # (\B_Procesador|B_GPR|FF21~q )) # (!\B_Procesador|B_GPR|FF19~q ))) # (!\B_Procesador|B_GPR|FF20~q  & (((!\B_Procesador|B_GPR|FF21~q ) # 
// (!\B_Procesador|B_GPR|FF18~q ))))

	.dataa(\B_Procesador|B_GPR|FF20~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF18~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|Show_Foo~0 .lut_mask = 16'hAFF7;
defparam \B_Procesador|B_ALU|B_Control|Show_Foo~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALU|B_registroAQE|Din[9]~0_combout )) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((\B_Procesador|B_Acum|FF1~q )))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datab(\B_Procesador|B_ALU|B_registroAQE|Din[9]~0_combout ),
	.datac(\B_Procesador|B_Acum|FF1~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF0~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout )))) # (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout 
//  & (\B_Procesador|B_ALU|B_registroAQE|Registro1~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro1~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF0~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((!\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout ))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6 .lut_mask = 16'h08A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[0]~5 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[0]~5_combout  = (\B_MemoryRAM|altsyncram_component|auto_generated|q_a [0] & (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((!\B_Procesador|B_Control|SelectALU~1_combout ) # (!\B_Procesador|B_Control|SelectALU~0_combout 
// ))))

	.dataa(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datac(\B_Procesador|B_Control|SelectALU~1_combout ),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[0]~5 .lut_mask = 16'h002A;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8_combout  = (\B_Procesador|B_Acum|FF0~q  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # ((\B_Procesador|B_ALUMux|ALUMUXOut[0]~5_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[0]~0_combout ))))

	.dataa(\B_Procesador|B_Acum|FF0~q ),
	.datab(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[0]~5_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8 .lut_mask = 16'hAAA8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~9 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~9_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & 
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~9 .lut_mask = 16'hFEEE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~9_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF0 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[0]~0 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[0]~0_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF0~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [0])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF0~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[0]~0 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|Save_Acum (
// Equation(s):
// \B_Procesador|B_Control|Save_Acum~combout  = (\B_Procesador|B_Control|FF6~q ) # ((\B_Procesador|B_Control|FF10~q ) # ((\B_Procesador|B_Control|FF13~q ) # (!\B_Procesador|B_Control|SelectAcum~0_combout )))

	.dataa(\B_Procesador|B_Control|FF6~q ),
	.datab(\B_Procesador|B_Control|FF10~q ),
	.datac(\B_Procesador|B_Control|FF13~q ),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|Save_Acum~combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|Save_Acum .lut_mask = 16'hFEFF;
defparam \B_Procesador|B_Control|Save_Acum .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[0]~0_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF0 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB~combout  = (\B_Procesador|B_GPR|FF18~q  & (\B_Procesador|B_GPR|FF19~q  & (!\B_Procesador|B_GPR|FF20~q  & !\B_Procesador|B_GPR|FF21~q )))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB~combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB .lut_mask = 16'h0008;
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_O~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_O~0_combout  = (\B_Procesador|B_ALU|B_R_Resultado|FF15~q  & (\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB~combout  & (\B_Procesador|B_Acum|FF15~q  $ (\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ))))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF15~q ),
	.datab(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB~combout ),
	.datac(\B_Procesador|B_Acum|FF15~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_O~0 .lut_mask = 16'h0880;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|SaveCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|SaveCarry~0_combout  = (\B_Procesador|B_GPR|FF20~q ) # ((\B_Procesador|B_GPR|FF21~q ) # (\B_Procesador|B_GPR|FF18~q  $ (!\B_Procesador|B_GPR|FF19~q )))

	.dataa(\B_Procesador|B_GPR|FF20~q ),
	.datab(\B_Procesador|B_GPR|FF21~q ),
	.datac(\B_Procesador|B_GPR|FF18~q ),
	.datad(\B_Procesador|B_GPR|FF19~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|SaveCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|SaveCarry~0 .lut_mask = 16'hFEEF;
defparam \B_Procesador|B_ALU|B_Control|SaveCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_O~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_O~1_combout  = (\B_Procesador|B_ALU|B_Banderas|SResultado_O~0_combout ) # ((\B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout  & !\B_Procesador|B_ALU|B_Control|SaveCarry~0_combout ))

	.dataa(\B_Procesador|B_ALU|B_Banderas|SResultado_O~0_combout ),
	.datab(\B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|SaveCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_O~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_O~1 .lut_mask = 16'hAAEE;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_O~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|FF4~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|FF4~0_combout  = !\B_Procesador|B_ALU|B_Control|D[0]~0_combout 

	.dataa(\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|FF4~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|FF4~0 .lut_mask = 16'h5555;
defparam \B_Procesador|B_ALU|B_Banderas|FF4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Banderas|FF4 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|FF4~0_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Banderas|FF4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|FF4 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Banderas|FF4 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Banderas|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|SResultado_O~1_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Banderas|FF4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Banderas|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Banderas|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[26]~22 (
// Equation(s):
// \B_Procesador|B_Control|D[26]~22_combout  = (\B_Procesador|B_Control|FF6~q ) # (\B_Procesador|B_Control|FF10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_Procesador|B_Control|FF6~q ),
	.datad(\B_Procesador|B_Control|FF10~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[26]~22 .lut_mask = 16'hFFF0;
defparam \B_Procesador|B_Control|D[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF26 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[26]~22_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF26 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF26 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_ProgramStatus|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|FF1~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF26~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ProgramStatus|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ProgramStatus|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_ProgramStatus|FF0 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[0]~0 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[0]~0_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & (\B_Procesador|B_Acum|FF0~q )) # (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// ((\B_Procesador|B_ProgramStatus|FF0~q ))))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datab(\B_Procesador|B_Acum|FF0~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_ProgramStatus|FF0~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[0]~0 .lut_mask = 16'hDAD0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[0]~1 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[0]~1_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Data_MdMux|DatOut_Md[0]~0_combout )))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_Data_MdMux|DatOut_Md[0]~0_combout  & ((\B_Procesador|B_GPR|FF0~q ))) # (!\B_Procesador|B_Data_MdMux|DatOut_Md[0]~0_combout  & (\B_Procesador|B_Program_counter|FF0~q ))))

	.dataa(\B_Procesador|B_Program_counter|FF0~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Data_MdMux|DatOut_Md[0]~0_combout ),
	.datad(\B_Procesador|B_GPR|FF0~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[0]~1 .lut_mask = 16'hF2C2;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[0]~1_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[0]~1 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[0]~1_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF0~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & (((!\B_Procesador|B_Control|SelectALU~1_combout ) # 
// (!\B_Procesador|B_Control|SelectALU~0_combout ))))

	.dataa(\B_Procesador|B_Acum|FF0~q ),
	.datab(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[0]~1 .lut_mask = 16'h8BBB;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[0]~2 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout  = (\B_Procesador|B_ALUMux|ALUMUXOut[0]~0_combout ) # ((\B_Procesador|B_ALUMux|ALUMUXOut[0]~1_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [0]))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[0]~0_combout ),
	.datab(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datac(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[0]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[0]~2 .lut_mask = 16'hFEAA;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro9~q )) # (!\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_Acum|FF0~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro9~q ),
	.datab(\B_Procesador|B_Acum|FF0~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout  = (\B_Procesador|B_ALU|B_Control|CarryOutput~combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_Control|CarryOutput~combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout ))) # 
// (!\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout  & (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|CarryOutput~combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0 .lut_mask = 16'hFE38;
defparam \B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro10~q )) # (!\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_Acum|FF1~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro10~q ),
	.datab(\B_Procesador|B_Acum|FF1~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[11]~6 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[11]~6_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[11]~6 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_Z~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_Z~0_combout  = (\B_Procesador|B_ALU|B_R_Resultado|FF0~q ) # ((\B_Procesador|B_ALU|B_R_Resultado|FF1~q ) # ((\B_Procesador|B_ALU|B_R_Resultado|FF2~q ) # (\B_Procesador|B_ALU|B_R_Resultado|FF3~q )))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF0~q ),
	.datab(\B_Procesador|B_ALU|B_R_Resultado|FF1~q ),
	.datac(\B_Procesador|B_ALU|B_R_Resultado|FF2~q ),
	.datad(\B_Procesador|B_ALU|B_R_Resultado|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~0 .lut_mask = 16'hFFFE;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ProgramStatus|FF4 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF24~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_Control|SaveInt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ProgramStatus|FF4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ProgramStatus|FF4 .is_wysiwyg = "true";
defparam \B_Procesador|B_ProgramStatus|FF4 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[4]~8 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[4]~8_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & (\B_Procesador|B_Acum|FF4~q )) # (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// ((\B_Procesador|B_ProgramStatus|FF4~q ))))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datab(\B_Procesador|B_Acum|FF4~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_ProgramStatus|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[4]~8 .lut_mask = 16'hDAD0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[4]~9 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[4]~9_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Data_MdMux|DatOut_Md[4]~8_combout )))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_Data_MdMux|DatOut_Md[4]~8_combout  & ((\B_Procesador|B_GPR|FF4~q ))) # (!\B_Procesador|B_Data_MdMux|DatOut_Md[4]~8_combout  & (\B_Procesador|B_Program_counter|FF4~q ))))

	.dataa(\B_Procesador|B_Program_counter|FF4~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Data_MdMux|DatOut_Md[4]~8_combout ),
	.datad(\B_Procesador|B_GPR|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[4]~9 .lut_mask = 16'hF2C2;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[4]~9_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[4]~4 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[4]~4_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF4~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [4])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF4~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[4]~4 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF4 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[4]~4_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF4 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF4 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[4]~10 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~1_combout  & (\B_Procesador|B_GPR|FF4~q )) # (!\B_Procesador|B_Control|SelectALU~1_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [4]))))) # (!\B_Procesador|B_Control|SelectALU~0_combout  & (((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\B_Procesador|B_GPR|FF4~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[4]~10 .lut_mask = 16'hACCC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[4]~11 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF4~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout )))

	.dataa(\B_Procesador|B_Acum|FF4~q ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[4]~11 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (((\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Acum|FF4~q ))) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & 
// (\B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout ))))

	.dataa(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout ),
	.datac(\B_Procesador|B_Acum|FF4~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8 .lut_mask = 16'h1BE4;
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[3]~9 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout  = (\B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout ) # ((\B_Procesador|B_Acum|FF3~q  & \B_Procesador|B_Control|Ena_AcALU~0_combout ))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout ),
	.datab(\B_Procesador|B_Acum|FF3~q ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[3]~9 .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[13]~10 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[13]~10_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[13]~10 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[5]~10 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[5]~10_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF5~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF5~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF5~q ),
	.datac(\B_Procesador|B_GPR|FF5~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[5]~10 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[5]~11 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[5]~11_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[5]~10_combout ) # ((\B_Procesador|B_Program_counter|FF5~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[5]~10_combout ),
	.datab(\B_Procesador|B_Program_counter|FF5~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[5]~11 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[5]~11_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[5]~12 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~1_combout  & (\B_Procesador|B_GPR|FF5~q )) # (!\B_Procesador|B_Control|SelectALU~1_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [5]))))) # (!\B_Procesador|B_Control|SelectALU~0_combout  & (((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\B_Procesador|B_GPR|FF5~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[5]~12 .lut_mask = 16'hACCC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (((\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Acum|FF5~q ))) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & 
// (\B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout ))))

	.dataa(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout ),
	.datac(\B_Procesador|B_Acum|FF5~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3 .lut_mask = 16'h1BE4;
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[6]~12 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[6]~12_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF6~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF6~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF6~q ),
	.datac(\B_Procesador|B_GPR|FF6~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[6]~12 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[6]~13 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[6]~13_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[6]~12_combout ) # ((\B_Procesador|B_Program_counter|FF6~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[6]~12_combout ),
	.datab(\B_Procesador|B_Program_counter|FF6~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[6]~13 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[6]~13_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[6]~14 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~1_combout  & (\B_Procesador|B_GPR|FF6~q )) # (!\B_Procesador|B_Control|SelectALU~1_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [6]))))) # (!\B_Procesador|B_Control|SelectALU~0_combout  & (((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\B_Procesador|B_GPR|FF6~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[6]~14 .lut_mask = 16'hACCC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (((\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Acum|FF6~q ))) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & 
// (\B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout ))))

	.dataa(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout ),
	.datac(\B_Procesador|B_Acum|FF6~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4 .lut_mask = 16'h1BE4;
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[5]~13 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF5~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout )))

	.dataa(\B_Procesador|B_Acum|FF5~q ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[5]~13 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[15]~14 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[15]~14_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[15]~14 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|EregisA (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|EregisA~combout  = (\B_Procesador|B_ALU|B_Control|FF3~q ) # ((\B_Procesador|B_ALU|B_Control|FF2~q ) # (\B_Procesador|B_ALU|B_Control|FF4~q ))

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_Control|FF2~q ),
	.datac(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|EregisA .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_ALU|B_registroAQE|EregisA .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro15 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[15]~14_combout ),
	.asdata(\B_Procesador|B_ALU|B_registroAQE|Registro16~q ),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.ena(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro15 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro15 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro15~q )) # (!\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_Acum|FF6~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro15~q ),
	.datab(\B_Procesador|B_Acum|FF6~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45_combout ) # ((\B_Procesador|B_Acum|FF7~q  & 
// !\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45_combout ),
	.datac(\B_Procesador|B_Acum|FF7~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46 .lut_mask = 16'h88A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[6]~15 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF6~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout )))

	.dataa(\B_Procesador|B_Acum|FF6~q ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[6]~15 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF6~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro7~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro7~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF6~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((!\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout ))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49 .lut_mask = 16'h08A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50_combout  = (\B_Procesador|B_Acum|FF6~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout ))))

	.dataa(\B_Procesador|B_Acum|FF6~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~51 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~51_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49_combout ) # (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~51 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF6 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~51_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF6 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF6 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[6]~6 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[6]~6_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF6~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [6])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF6~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[6]~6 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF6 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[6]~6_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF6 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF6 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38_combout ) # ((\B_Procesador|B_Acum|FF6~q  & 
// !\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38_combout ),
	.datac(\B_Procesador|B_Acum|FF6~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39 .lut_mask = 16'h88A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF5~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro6~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro6~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF5~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((!\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout ))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42 .lut_mask = 16'h08A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43_combout  = (\B_Procesador|B_Acum|FF5~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout ))))

	.dataa(\B_Procesador|B_Acum|FF5~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~44 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~44_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42_combout ) # (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~44 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF5 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~44_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF5 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF5 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[5]~5 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[5]~5_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF5~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [5])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF5~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[5]~5 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF5 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[5]~5_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF5 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF5 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro14~q )) # (!\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_Acum|FF5~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro14~q ),
	.datab(\B_Procesador|B_Acum|FF5~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[14]~12 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[14]~12_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[14]~12 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro14 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[14]~12_combout ),
	.asdata(\B_Procesador|B_ALU|B_registroAQE|Registro15~q ),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.ena(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro14 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro14 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro13 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[13]~10_combout ),
	.asdata(\B_Procesador|B_ALU|B_registroAQE|Registro14~q ),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.ena(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro13 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro13 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro13~q )) # (!\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_Acum|FF4~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro13~q ),
	.datab(\B_Procesador|B_Acum|FF4~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31_combout )) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((\B_Procesador|B_Acum|FF5~q )))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31_combout ),
	.datac(\B_Procesador|B_Acum|FF5~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF4~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro5~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro5~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF4~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((!\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35 .lut_mask = 16'h08A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36_combout  = (\B_Procesador|B_Acum|FF4~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout ))))

	.dataa(\B_Procesador|B_Acum|FF4~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~37 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~37_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35_combout ) # (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~37 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF4 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~37_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF4 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF4 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_Z~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_Z~1_combout  = (\B_Procesador|B_ALU|B_R_Resultado|FF4~q ) # ((\B_Procesador|B_ALU|B_R_Resultado|FF5~q ) # ((\B_Procesador|B_ALU|B_R_Resultado|FF6~q ) # (\B_Procesador|B_ALU|B_R_Resultado|FF7~q )))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF4~q ),
	.datab(\B_Procesador|B_ALU|B_R_Resultado|FF5~q ),
	.datac(\B_Procesador|B_ALU|B_R_Resultado|FF6~q ),
	.datad(\B_Procesador|B_ALU|B_R_Resultado|FF7~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~1 .lut_mask = 16'hFFFE;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF10 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF10 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF10 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[10]~20 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[10]~20_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF10~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF10~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF10~q ),
	.datac(\B_Procesador|B_GPR|FF10~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[10]~20 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[10] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [10] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF10~q ) # ((!\B_Procesador|B_Program_counter|FF10~q  & !\B_Procesador|B_Control|D~8_combout )))) # 
// (!\B_Procesador|B_Program_counter|D~0_combout  & (((!\B_Procesador|B_Program_counter|FF10~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF10~q ),
	.datac(\B_Procesador|B_Program_counter|FF10~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [10]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[10] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[10] (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA [10] = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF9~q  & \B_Procesador|B_Program_counter|ENA[9]~4_combout ))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF9~q ),
	.datac(\B_Procesador|B_Program_counter|ENA[9]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA [10]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[10] .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_Program_counter|ENA[10] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF10 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [10]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF10 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF10 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[10]~21 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[10]~21_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[10]~20_combout ) # ((\B_Procesador|B_Program_counter|FF10~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[10]~20_combout ),
	.datab(\B_Procesador|B_Program_counter|FF10~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[10]~21 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[10]~21_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[10]~10 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[10]~10_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF10~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [10])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF10~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[10]~10 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF10 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[10]~10_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF10 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF10 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|SelectALU~2 (
// Equation(s):
// \B_Procesador|B_Control|SelectALU~2_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & (!\B_Procesador|B_Control|FF31~q  & !\B_Procesador|B_Control|FF32~q ))

	.dataa(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datab(gnd),
	.datac(\B_Procesador|B_Control|FF31~q ),
	.datad(\B_Procesador|B_Control|FF32~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|SelectALU~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|SelectALU~2 .lut_mask = 16'h000A;
defparam \B_Procesador|B_Control|SelectALU~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[10]~22 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[10]~22_combout  = (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~2_combout  & (\B_Procesador|B_GPR|FF10~q )) # (!\B_Procesador|B_Control|SelectALU~2_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\B_Procesador|B_GPR|FF10~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\B_Procesador|B_Control|SelectALU~2_combout ),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[10]~22 .lut_mask = 16'h00AC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~76 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~76_combout  = (\B_Procesador|B_Acum|FF10~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[10]~22_combout ))))

	.dataa(\B_Procesador|B_Acum|FF10~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[10]~22_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~76_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~76 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[10]~23 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout  = (\B_Procesador|B_ALUMux|ALUMUXOut[10]~22_combout ) # ((\B_Procesador|B_Acum|FF10~q  & \B_Procesador|B_Control|Ena_AcALU~0_combout ))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[10]~22_combout ),
	.datab(\B_Procesador|B_Acum|FF10~q ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[10]~23 .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF10~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro11~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro11~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF10~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF11 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF11 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF11 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[11]~22 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[11]~22_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF11~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF11~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF11~q ),
	.datac(\B_Procesador|B_GPR|FF11~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[11]~22 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[11] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [11] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF11~q ) # ((!\B_Procesador|B_Program_counter|FF11~q  & !\B_Procesador|B_Control|D~8_combout )))) # 
// (!\B_Procesador|B_Program_counter|D~0_combout  & (((!\B_Procesador|B_Program_counter|FF11~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF11~q ),
	.datac(\B_Procesador|B_Program_counter|FF11~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [11]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[11] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[11]~5 (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA[11]~5_combout  = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF9~q  & (\B_Procesador|B_Program_counter|FF10~q  & \B_Procesador|B_Program_counter|ENA[9]~4_combout )))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF9~q ),
	.datac(\B_Procesador|B_Program_counter|FF10~q ),
	.datad(\B_Procesador|B_Program_counter|ENA[9]~4_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[11]~5 .lut_mask = 16'hEAAA;
defparam \B_Procesador|B_Program_counter|ENA[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF11 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [11]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF11 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF11 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[11]~23 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[11]~23_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[11]~22_combout ) # ((\B_Procesador|B_Program_counter|FF11~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[11]~22_combout ),
	.datab(\B_Procesador|B_Program_counter|FF11~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[11]~23 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[11]~23_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[11]~24 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[11]~24_combout  = (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~2_combout  & (\B_Procesador|B_GPR|FF11~q )) # (!\B_Procesador|B_Control|SelectALU~2_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\B_Procesador|B_GPR|FF11~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\B_Procesador|B_Control|SelectALU~2_combout ),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[11]~24 .lut_mask = 16'h00AC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~83 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~83_combout  = (\B_Procesador|B_Acum|FF11~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[11]~24_combout ))))

	.dataa(\B_Procesador|B_Acum|FF11~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[11]~24_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~83_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~83 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[11]~25 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout  = (\B_Procesador|B_ALUMux|ALUMUXOut[11]~24_combout ) # ((\B_Procesador|B_Acum|FF11~q  & \B_Procesador|B_Control|Ena_AcALU~0_combout ))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[11]~24_combout ),
	.datab(\B_Procesador|B_Acum|FF11~q ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[11]~25 .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF11~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro12~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro12~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF11~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF12 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF12 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF12 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[12]~24 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[12]~24_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF12~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF12~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF12~q ),
	.datac(\B_Procesador|B_GPR|FF12~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[12]~24 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[12] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [12] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF12~q ) # ((!\B_Procesador|B_Program_counter|FF12~q  & !\B_Procesador|B_Control|D~8_combout )))) # 
// (!\B_Procesador|B_Program_counter|D~0_combout  & (((!\B_Procesador|B_Program_counter|FF12~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF12~q ),
	.datac(\B_Procesador|B_Program_counter|FF12~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [12]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[12] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[12] (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA [12] = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF11~q  & \B_Procesador|B_Program_counter|ENA[11]~5_combout ))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF11~q ),
	.datac(\B_Procesador|B_Program_counter|ENA[11]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA [12]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[12] .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_Program_counter|ENA[12] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF12 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [12]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF12 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF12 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[12]~25 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[12]~25_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[12]~24_combout ) # ((\B_Procesador|B_Program_counter|FF12~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[12]~24_combout ),
	.datab(\B_Procesador|B_Program_counter|FF12~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[12]~25 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[12]~25_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[12]~26 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[12]~26_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~1_combout  & (\B_Procesador|B_GPR|FF12~q )) # (!\B_Procesador|B_Control|SelectALU~1_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [12]))))) # (!\B_Procesador|B_Control|SelectALU~0_combout  & (((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\B_Procesador|B_GPR|FF12~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [12]),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[12]~26 .lut_mask = 16'hACCC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~90 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~90_combout  = (\B_Procesador|B_Acum|FF12~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[12]~26_combout ))))

	.dataa(\B_Procesador|B_Acum|FF12~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[12]~26_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~90_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~90 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[12]~27 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF12~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[12]~26_combout )))

	.dataa(\B_Procesador|B_Acum|FF12~q ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[12]~26_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[12]~27 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF12~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro13~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro13~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF12~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF13 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF13 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF13 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[13]~26 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[13]~26_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF13~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF13~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF13~q ),
	.datac(\B_Procesador|B_GPR|FF13~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[13]~26 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[13] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [13] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF13~q ) # ((!\B_Procesador|B_Program_counter|FF13~q  & !\B_Procesador|B_Control|D~8_combout )))) # 
// (!\B_Procesador|B_Program_counter|D~0_combout  & (((!\B_Procesador|B_Program_counter|FF13~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF13~q ),
	.datac(\B_Procesador|B_Program_counter|FF13~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [13]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[13] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[13]~6 (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA[13]~6_combout  = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF11~q  & (\B_Procesador|B_Program_counter|FF12~q  & \B_Procesador|B_Program_counter|ENA[11]~5_combout )))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF11~q ),
	.datac(\B_Procesador|B_Program_counter|FF12~q ),
	.datad(\B_Procesador|B_Program_counter|ENA[11]~5_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[13]~6 .lut_mask = 16'hEAAA;
defparam \B_Procesador|B_Program_counter|ENA[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF13 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [13]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF13 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF13 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[13]~27 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[13]~27_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[13]~26_combout ) # ((\B_Procesador|B_Program_counter|FF13~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[13]~26_combout ),
	.datab(\B_Procesador|B_Program_counter|FF13~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[13]~27 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[13]~27_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[13]~28 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~1_combout  & (\B_Procesador|B_GPR|FF13~q )) # (!\B_Procesador|B_Control|SelectALU~1_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [13]))))) # (!\B_Procesador|B_Control|SelectALU~0_combout  & (((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\B_Procesador|B_GPR|FF13~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[13]~28 .lut_mask = 16'hACCC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~97 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~97_combout  = (\B_Procesador|B_Acum|FF13~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout ))))

	.dataa(\B_Procesador|B_Acum|FF13~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~97_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~97 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[13]~29 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF13~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout )))

	.dataa(\B_Procesador|B_Acum|FF13~q ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[13]~29 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF13~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro14~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro14~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF13~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~104 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~104_combout  = (!\B_Procesador|B_GPR|FF21~q  & (\B_Procesador|B_GPR|FF20~q  $ (((\B_Procesador|B_GPR|FF18~q ) # (\B_Procesador|B_GPR|FF19~q )))))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~104_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~104 .lut_mask = 16'h001E;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout  = (\B_Procesador|B_Acum|FF14~q  & !\B_Procesador|B_ALU|B_Control|FF3~q )

	.dataa(\B_Procesador|B_Acum|FF14~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF14 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF14 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF14 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[14]~28 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[14]~28_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF14~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF14~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF14~q ),
	.datac(\B_Procesador|B_GPR|FF14~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[14]~28 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[14] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [14] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF14~q ) # ((!\B_Procesador|B_Program_counter|FF14~q  & !\B_Procesador|B_Control|D~8_combout )))) # 
// (!\B_Procesador|B_Program_counter|D~0_combout  & (((!\B_Procesador|B_Program_counter|FF14~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF14~q ),
	.datac(\B_Procesador|B_Program_counter|FF14~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [14]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[14] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[14] (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA [14] = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF13~q  & \B_Procesador|B_Program_counter|ENA[13]~6_combout ))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF13~q ),
	.datac(\B_Procesador|B_Program_counter|ENA[13]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA [14]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[14] .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_Program_counter|ENA[14] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF14 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [14]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF14 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF14 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[14]~29 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[14]~29_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[14]~28_combout ) # ((\B_Procesador|B_Program_counter|FF14~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[14]~28_combout ),
	.datab(\B_Procesador|B_Program_counter|FF14~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[14]~29 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[14]~29_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[14]~30 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[14]~30_combout  = (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~2_combout  & (\B_Procesador|B_GPR|FF14~q )) # (!\B_Procesador|B_Control|SelectALU~2_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\B_Procesador|B_GPR|FF14~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(\B_Procesador|B_Control|SelectALU~2_combout ),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[14]~30 .lut_mask = 16'h00AC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (((\B_Procesador|B_ALUMux|ALUMUXOut[14]~30_combout ) # ((\B_Procesador|B_Acum|FF14~q  & \B_Procesador|B_Control|Ena_AcALU~0_combout ))))

	.dataa(\B_Procesador|B_Acum|FF14~q ),
	.datab(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[14]~30_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6 .lut_mask = 16'h07F8;
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[9]~21 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF9~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[9]~20_combout )))

	.dataa(\B_Procesador|B_Acum|FF9~q ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[9]~20_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[9]~21 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro16~q )) # (!\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_Acum|FF7~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro16~q ),
	.datab(\B_Procesador|B_Acum|FF7~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout  = (\B_Procesador|B_Acum|FF8~q  & !\B_Procesador|B_ALU|B_Control|FF3~q )

	.dataa(\B_Procesador|B_Acum|FF8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout  = (\B_Procesador|B_Acum|FF9~q  & !\B_Procesador|B_ALU|B_Control|FF3~q )

	.dataa(\B_Procesador|B_Acum|FF9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout  = (\B_Procesador|B_Acum|FF10~q  & !\B_Procesador|B_ALU|B_Control|FF3~q )

	.dataa(\B_Procesador|B_Acum|FF10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout  = (\B_Procesador|B_Acum|FF11~q  & !\B_Procesador|B_ALU|B_Control|FF3~q )

	.dataa(\B_Procesador|B_Acum|FF11~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout  = (\B_Procesador|B_Acum|FF12~q  & !\B_Procesador|B_ALU|B_Control|FF3~q )

	.dataa(\B_Procesador|B_Acum|FF12~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout  = (\B_Procesador|B_Acum|FF13~q  & !\B_Procesador|B_ALU|B_Control|FF3~q )

	.dataa(\B_Procesador|B_Acum|FF13~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~104_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~104_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[14]~31 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout  = (\B_Procesador|B_ALUMux|ALUMUXOut[14]~30_combout ) # ((\B_Procesador|B_Acum|FF14~q  & \B_Procesador|B_Control|Ena_AcALU~0_combout ))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[14]~30_combout ),
	.datab(\B_Procesador|B_Acum|FF14~q ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[14]~31 .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF14~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro15~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro15~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF14~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106_combout  & (((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & !\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout )) # 
// (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ))) # (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106_combout  & (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & (!\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107 .lut_mask = 16'h03AB;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  = (\B_Procesador|B_GPR|FF18~q  & (!\B_Procesador|B_GPR|FF19~q  & (!\B_Procesador|B_GPR|FF20~q  & \B_Procesador|B_GPR|FF21~q ))) # (!\B_Procesador|B_GPR|FF18~q  & (\B_Procesador|B_GPR|FF19~q  & 
// (\B_Procesador|B_GPR|FF20~q  & !\B_Procesador|B_GPR|FF21~q )))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65 .lut_mask = 16'h0240;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & 
// \B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108 .lut_mask = 16'h00EA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109_combout  = (\B_Procesador|B_Acum|FF15~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ))

	.dataa(\B_Procesador|B_Acum|FF15~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109 .lut_mask = 16'h0088;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~110 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~110_combout  = (\B_Procesador|B_GPR|FF20~q  & (!\B_Procesador|B_GPR|FF21~q  & ((\B_Procesador|B_GPR|FF18~q ) # (!\B_Procesador|B_GPR|FF19~q )))) # (!\B_Procesador|B_GPR|FF20~q  & ((\B_Procesador|B_GPR|FF18~q ) # 
// (\B_Procesador|B_GPR|FF19~q  $ (\B_Procesador|B_GPR|FF21~q ))))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~110_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~110 .lut_mask = 16'h0BBE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109_combout ) # ((\B_Procesador|B_Acum|FF14~q  & (\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~110_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109_combout ),
	.datab(\B_Procesador|B_Acum|FF14~q ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~110_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111 .lut_mask = 16'hAAEA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~112 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~112_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111_combout  & 
// !\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~112_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~112 .lut_mask = 16'hEEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF14 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~112_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF14 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF14 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[14]~14 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[14]~14_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF14~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [14])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF14~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[14]~14 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF14 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[14]~14_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF14 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF14 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (((\B_Procesador|B_Acum|FF14~q  & !\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout )))) # 
// (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98_combout ),
	.datab(\B_Procesador|B_Acum|FF14~q ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99 .lut_mask = 16'h0ACA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (((\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Acum|FF13~q ))) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & 
// (\B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout ))))

	.dataa(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout ),
	.datac(\B_Procesador|B_Acum|FF13~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5 .lut_mask = 16'h1BE4;
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT~63 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout  = (\B_Procesador|B_GPR|FF20~q  & (!\B_Procesador|B_GPR|FF21~q  & ((\B_Procesador|B_GPR|FF18~q ) # (\B_Procesador|B_GPR|FF19~q )))) # (!\B_Procesador|B_GPR|FF20~q  & (\B_Procesador|B_GPR|FF21~q  & 
// ((\B_Procesador|B_GPR|FF18~q ) # (!\B_Procesador|B_GPR|FF19~q ))))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~63 .lut_mask = 16'h0BE0;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100 .lut_mask = 16'h0096;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99_combout ) # (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101 .lut_mask = 16'h00EE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout ) # ((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & 
// !\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout )))) # (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & (((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & !\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102 .lut_mask = 16'h888F;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~103 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~103_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~97_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~97_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~103_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~103 .lut_mask = 16'hEEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF13 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~103_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF13 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF13 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[13]~13 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[13]~13_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF13~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [13])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF13~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[13]~13 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF13 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[13]~13_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF13 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF13 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (((\B_Procesador|B_Acum|FF13~q  & !\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout )))) # 
// (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91_combout ),
	.datab(\B_Procesador|B_Acum|FF13~q ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92 .lut_mask = 16'h0ACA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout ) # ((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & 
// !\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout )))) # (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & (((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & !\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95 .lut_mask = 16'h888F;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~96 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~96_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~90_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~90_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~96 .lut_mask = 16'hEEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF12 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~96_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF12 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF12 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[12]~12 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[12]~12_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF12~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [12])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF12~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[12]~12 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF12 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[12]~12_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF12 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF12 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (((\B_Procesador|B_Acum|FF12~q  & !\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout )))) # 
// (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84_combout ),
	.datab(\B_Procesador|B_Acum|FF12~q ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85 .lut_mask = 16'h0ACA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ) # ((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & 
// !\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout )))) # (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & (((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & !\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88 .lut_mask = 16'h888F;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~89 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~89_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~83_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~83_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~89 .lut_mask = 16'hEEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF11 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~89_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF11 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF11 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[11]~11 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[11]~11_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF11~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [11])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF11~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[11]~11 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF11 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[11]~11_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF11 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF11 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (((\B_Procesador|B_Acum|FF11~q  & !\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout )))) # 
// (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77_combout ),
	.datab(\B_Procesador|B_Acum|FF11~q ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78 .lut_mask = 16'h0ACA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ) # ((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & 
// !\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout )))) # (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & (((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & !\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81 .lut_mask = 16'h888F;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~82 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~82_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~76_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~76_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~82 .lut_mask = 16'hEEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF10 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~82_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF10 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF10 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_Z~2 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_Z~2_combout  = (\B_Procesador|B_ALU|B_R_Resultado|FF8~q ) # ((\B_Procesador|B_ALU|B_R_Resultado|FF9~q ) # ((\B_Procesador|B_ALU|B_R_Resultado|FF10~q ) # (\B_Procesador|B_ALU|B_R_Resultado|FF11~q )))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF8~q ),
	.datab(\B_Procesador|B_ALU|B_R_Resultado|FF9~q ),
	.datac(\B_Procesador|B_ALU|B_R_Resultado|FF10~q ),
	.datad(\B_Procesador|B_ALU|B_R_Resultado|FF11~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~2 .lut_mask = 16'hFFFE;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_Z~3 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_Z~3_combout  = (\B_Procesador|B_ALU|B_R_Resultado|FF12~q ) # ((\B_Procesador|B_ALU|B_R_Resultado|FF13~q ) # ((\B_Procesador|B_ALU|B_R_Resultado|FF14~q ) # (\B_Procesador|B_ALU|B_R_Resultado|FF15~q )))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF12~q ),
	.datab(\B_Procesador|B_ALU|B_R_Resultado|FF13~q ),
	.datac(\B_Procesador|B_ALU|B_R_Resultado|FF14~q ),
	.datad(\B_Procesador|B_ALU|B_R_Resultado|FF15~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~3 .lut_mask = 16'hFFFE;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_Z~4 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_Z~4_combout  = (!\B_Procesador|B_ALU|B_Banderas|SResultado_Z~0_combout  & (!\B_Procesador|B_ALU|B_Banderas|SResultado_Z~1_combout  & (!\B_Procesador|B_ALU|B_Banderas|SResultado_Z~2_combout  & 
// !\B_Procesador|B_ALU|B_Banderas|SResultado_Z~3_combout )))

	.dataa(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~0_combout ),
	.datab(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~1_combout ),
	.datac(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~2_combout ),
	.datad(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~4 .lut_mask = 16'h0001;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_Z~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Banderas|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|SResultado_Z~4_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Banderas|FF4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Banderas|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Banderas|FF0 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_ProgramStatus|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|FF0~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF26~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ProgramStatus|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ProgramStatus|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_ProgramStatus|FF3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[3]~6 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[3]~6_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & (\B_Procesador|B_Acum|FF3~q )) # (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// ((\B_Procesador|B_ProgramStatus|FF3~q ))))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datab(\B_Procesador|B_Acum|FF3~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_ProgramStatus|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[3]~6 .lut_mask = 16'hDAD0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[3]~7 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[3]~7_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Data_MdMux|DatOut_Md[3]~6_combout )))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_Data_MdMux|DatOut_Md[3]~6_combout  & ((\B_Procesador|B_GPR|FF3~q ))) # (!\B_Procesador|B_Data_MdMux|DatOut_Md[3]~6_combout  & (\B_Procesador|B_Program_counter|FF3~q ))))

	.dataa(\B_Procesador|B_Program_counter|FF3~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Data_MdMux|DatOut_Md[3]~6_combout ),
	.datad(\B_Procesador|B_GPR|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[3]~7 .lut_mask = 16'hF2C2;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[3]~7_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[3]~8 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout  = (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~2_combout  & (\B_Procesador|B_GPR|FF3~q )) # (!\B_Procesador|B_Control|SelectALU~2_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\B_Procesador|B_GPR|FF3~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\B_Procesador|B_Control|SelectALU~2_combout ),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[3]~8 .lut_mask = 16'h00AC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (((\B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout ) # ((\B_Procesador|B_Acum|FF3~q  & \B_Procesador|B_Control|Ena_AcALU~0_combout ))))

	.dataa(\B_Procesador|B_Acum|FF3~q ),
	.datab(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2 .lut_mask = 16'h07F8;
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24_combout ) # ((\B_Procesador|B_Acum|FF4~q  & 
// !\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24_combout ),
	.datac(\B_Procesador|B_Acum|FF4~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25 .lut_mask = 16'h88A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF3~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro4~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro4~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF3~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((!\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout ))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28 .lut_mask = 16'h08A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29_combout  = (\B_Procesador|B_Acum|FF3~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout ))))

	.dataa(\B_Procesador|B_Acum|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~30 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~30_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28_combout ) # (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~30 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~30_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[3]~3 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[3]~3_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF3~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [3])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF3~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[3]~3 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[3]~3_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro12~q )) # (!\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_Acum|FF3~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro12~q ),
	.datab(\B_Procesador|B_Acum|FF3~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[12]~8 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[12]~8_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout  $ (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[12]~8 .lut_mask = 16'h8228;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro12 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[12]~8_combout ),
	.asdata(\B_Procesador|B_ALU|B_registroAQE|Registro13~q ),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.ena(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro12 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro12 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro11 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[11]~6_combout ),
	.asdata(\B_Procesador|B_ALU|B_registroAQE|Registro12~q ),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.ena(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro11 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro11 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro11~q )) # (!\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_Acum|FF2~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro11~q ),
	.datab(\B_Procesador|B_Acum|FF2~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17_combout )) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((\B_Procesador|B_Acum|FF3~q )))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17_combout ),
	.datac(\B_Procesador|B_Acum|FF3~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF2~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro3~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro3~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF2~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((!\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21 .lut_mask = 16'h08A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22_combout  = (\B_Procesador|B_Acum|FF2~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & \B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ))

	.dataa(\B_Procesador|B_Acum|FF2~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22 .lut_mask = 16'h8080;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~23 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~23_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21_combout ) # (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~23 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~23_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF2 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[2]~2 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[2]~2_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF2~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [2])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF2~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[2]~2 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[2]~2_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF2 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0_combout  = (!\B_Procesador|B_GPR|FF18~q  & !\B_Procesador|B_GPR|FF19~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_Procesador|B_GPR|FF18~q ),
	.datad(\B_Procesador|B_GPR|FF19~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0 .lut_mask = 16'h000F;
defparam \B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_N~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_N~0_combout  = (\B_Procesador|B_ALU|B_R_Resultado|FF15~q  & ((\B_Procesador|B_GPR|FF20~q  & ((!\B_Procesador|B_GPR|FF21~q ))) # (!\B_Procesador|B_GPR|FF20~q  & ((\B_Procesador|B_GPR|FF21~q ) # 
// (!\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0_combout )))))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF15~q ),
	.datab(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0_combout ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_N~0 .lut_mask = 16'h0AA2;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Banderas|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|SResultado_N~0_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Banderas|FF4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Banderas|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Banderas|FF3 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_ProgramStatus|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|FF3~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF26~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ProgramStatus|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ProgramStatus|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_ProgramStatus|FF2 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[2]~4 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[2]~4_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & (\B_Procesador|B_Acum|FF2~q )) # (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// ((\B_Procesador|B_ProgramStatus|FF2~q ))))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datab(\B_Procesador|B_Acum|FF2~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_ProgramStatus|FF2~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[2]~4 .lut_mask = 16'hDAD0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[2]~5 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[2]~5_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Data_MdMux|DatOut_Md[2]~4_combout )))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_Data_MdMux|DatOut_Md[2]~4_combout  & ((\B_Procesador|B_GPR|FF2~q ))) # (!\B_Procesador|B_Data_MdMux|DatOut_Md[2]~4_combout  & (\B_Procesador|B_Program_counter|FF2~q ))))

	.dataa(\B_Procesador|B_Program_counter|FF2~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Data_MdMux|DatOut_Md[2]~4_combout ),
	.datad(\B_Procesador|B_GPR|FF2~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[2]~5 .lut_mask = 16'hF2C2;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[2]~5_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[2]~6 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[2]~6_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF2~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_GPR|FF2~q )))

	.dataa(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datab(\B_Procesador|B_Acum|FF2~q ),
	.datac(\B_Procesador|B_GPR|FF2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[2]~6 .lut_mask = 16'hD8D8;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[2]~7 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout  = (\B_Procesador|B_Control|SelectALU~2_combout  & (((\B_Procesador|B_ALUMux|ALUMUXOut[2]~6_combout )))) # (!\B_Procesador|B_Control|SelectALU~2_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout  & 
// ((\B_Procesador|B_ALUMux|ALUMUXOut[2]~6_combout ))) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_MemoryRAM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\B_Procesador|B_Control|SelectALU~2_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[2]~6_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[2]~7 .lut_mask = 16'hFE02;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((!\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10 .lut_mask = 16'h08A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10_combout ) # ((\B_Procesador|B_Acum|FF1~q  & (\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout  & \B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout 
// )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10_combout ),
	.datab(\B_Procesador|B_Acum|FF1~q ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11 .lut_mask = 16'hEAAA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12_combout )) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((\B_Procesador|B_Acum|FF2~q )))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12_combout ),
	.datac(\B_Procesador|B_Acum|FF2~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF1~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro2~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro2~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF1~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14_combout  & !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout )

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~16 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~16_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11_combout ) # ((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13_combout ) # 
// (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~16 .lut_mask = 16'hAAFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~16_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[1]~1 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[1]~1_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF1~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [1])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF1~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[1]~1 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[1]~1_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Banderas|SResultado_C (
// Equation(s):
// \B_Procesador|B_ALU|B_Banderas|SResultado_C~combout  = (\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0_combout  & (\B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout  & (!\B_Procesador|B_GPR|FF19~q  & !\B_Procesador|B_GPR|FF21~q )))

	.dataa(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0_combout ),
	.datab(\B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout ),
	.datac(\B_Procesador|B_GPR|FF19~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Banderas|SResultado_C~combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_C .lut_mask = 16'h0008;
defparam \B_Procesador|B_ALU|B_Banderas|SResultado_C .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Banderas|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|SResultado_C~combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Banderas|FF4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Banderas|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Banderas|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Banderas|FF2 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_ProgramStatus|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Banderas|FF2~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF26~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ProgramStatus|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ProgramStatus|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_ProgramStatus|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[1]~2 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[1]~2_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & ((\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & (\B_Procesador|B_Acum|FF1~q )) # (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// ((\B_Procesador|B_ProgramStatus|FF1~q ))))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Control|SelectDataMd[0]~0_combout ))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datab(\B_Procesador|B_Acum|FF1~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_ProgramStatus|FF1~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[1]~2 .lut_mask = 16'hDAD0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[1]~3 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[1]~3_combout  = (\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (((\B_Procesador|B_Data_MdMux|DatOut_Md[1]~2_combout )))) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_Data_MdMux|DatOut_Md[1]~2_combout  & ((\B_Procesador|B_GPR|FF1~q ))) # (!\B_Procesador|B_Data_MdMux|DatOut_Md[1]~2_combout  & (\B_Procesador|B_Program_counter|FF1~q ))))

	.dataa(\B_Procesador|B_Program_counter|FF1~q ),
	.datab(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.datac(\B_Procesador|B_Data_MdMux|DatOut_Md[1]~2_combout ),
	.datad(\B_Procesador|B_GPR|FF1~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[1]~3 .lut_mask = 16'hF2C2;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[1]~3_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[1]~3 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[1]~3_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF1~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_GPR|FF1~q )))

	.dataa(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datab(\B_Procesador|B_Acum|FF1~q ),
	.datac(\B_Procesador|B_GPR|FF1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[1]~3 .lut_mask = 16'hD8D8;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[1]~4 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout  = (\B_Procesador|B_Control|SelectALU~2_combout  & (((\B_Procesador|B_ALUMux|ALUMUXOut[1]~3_combout )))) # (!\B_Procesador|B_Control|SelectALU~2_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout  & 
// ((\B_Procesador|B_ALUMux|ALUMUXOut[1]~3_combout ))) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_MemoryRAM|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\B_Procesador|B_Control|SelectALU~2_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[1]~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[1]~4 .lut_mask = 16'hFE02;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[10]~4 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[10]~4_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & \B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12_combout )

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[10]~4 .lut_mask = 16'h8888;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro10 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[10]~4_combout ),
	.asdata(\B_Procesador|B_ALU|B_registroAQE|Registro11~q ),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.ena(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro10 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro10 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF9~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro10~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro10~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF9~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (((\B_Procesador|B_Acum|FF10~q  & !\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout )))) # 
// (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70_combout ),
	.datab(\B_Procesador|B_Acum|FF10~q ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71 .lut_mask = 16'h0ACA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ) # ((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & 
// !\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout )))) # (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout  & (((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & !\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74 .lut_mask = 16'h888F;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~75 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~75_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~69_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~69_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~75_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~75 .lut_mask = 16'hEEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF9 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~75_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF9 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF9 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[9]~9 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[9]~9_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF9~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [9])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF9~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[9]~9 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF9 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[9]~9_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF9 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF9 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (((\B_Procesador|B_Acum|FF9~q  & !\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout )))) # 
// (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60_combout ),
	.datab(\B_Procesador|B_Acum|FF9~q ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61 .lut_mask = 16'h0ACA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67_combout  = (\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ) # ((!\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout )))) # (!\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout  & (((!\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout  & !\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67 .lut_mask = 16'h888F;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~68 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~68_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~59_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~59_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~68 .lut_mask = 16'hEEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF8 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~68_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF8 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF8 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[8]~8 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[8]~8_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF8~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [8])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF8~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[8]~8 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF8 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[8]~8_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF8 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF8 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52_combout )) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((\B_Procesador|B_Acum|FF8~q )))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52_combout ),
	.datac(\B_Procesador|B_Acum|FF8~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_Acum|FF7~q ) # (\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (\B_Procesador|B_ALU|B_registroAQE|Registro8~q ))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro8~q ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_Acum|FF7~q ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54 .lut_mask = 16'hEEE2;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55_combout  = (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55 .lut_mask = 16'h00AE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout  & ((\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & ((!\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|Show_Foo~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56 .lut_mask = 16'h08A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57_combout  = (\B_Procesador|B_Acum|FF7~q  & (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[7]~16_combout ))))

	.dataa(\B_Procesador|B_Acum|FF7~q ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[7]~16_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57 .lut_mask = 16'h8880;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~58 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~58_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56_combout ) # (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57_combout ))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~58 .lut_mask = 16'hFEFE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF7 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~58_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF7 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF7 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[7]~7 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[7]~7_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF7~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [7])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF7~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[7]~7 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF7 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[7]~7_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF7 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF7 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[7]~14 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[7]~14_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF7~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF7~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF7~q ),
	.datac(\B_Procesador|B_GPR|FF7~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[7]~14 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[7]~15 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[7]~15_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[7]~14_combout ) # ((\B_Procesador|B_Program_counter|FF7~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[7]~14_combout ),
	.datab(\B_Procesador|B_Program_counter|FF7~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[7]~15 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[7]~15_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[7]~16 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[7]~16_combout  = (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~2_combout  & (\B_Procesador|B_GPR|FF7~q )) # (!\B_Procesador|B_Control|SelectALU~2_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\B_Procesador|B_GPR|FF7~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\B_Procesador|B_Control|SelectALU~2_combout ),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[7]~16 .lut_mask = 16'h00AC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[7]~17 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout  = (\B_Procesador|B_ALUMux|ALUMUXOut[7]~16_combout ) # ((\B_Procesador|B_Acum|FF7~q  & \B_Procesador|B_Control|Ena_AcALU~0_combout ))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[7]~16_combout ),
	.datab(\B_Procesador|B_Acum|FF7~q ),
	.datac(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[7]~17 .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout ),
	.datad(\B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52 .lut_mask = 16'h6996;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[16]~16 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[16]~16_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52_combout ) # ((\B_Procesador|B_ALU|B_registroAQE|Registro16~q  & \B_Procesador|B_ALU|B_Control|FF4~q )))) # 
// (!\B_Procesador|B_ALU|B_Control|FF3~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro16~q  & (\B_Procesador|B_ALU|B_Control|FF4~q )))

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_registroAQE|Registro16~q ),
	.datac(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[16]~16 .lut_mask = 16'hEAC0;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro16 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro16 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro16 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113_combout  = (\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ) # ((\B_Procesador|B_Acum|FF15~q )))) # 
// (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & (((\B_Procesador|B_ALU|B_registroAQE|Registro16~q ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.datac(\B_Procesador|B_ALU|B_registroAQE|Registro16~q ),
	.datad(\B_Procesador|B_Acum|FF15~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113 .lut_mask = 16'hFCB8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & (((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113_combout )))) # 
// (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout  & (((!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout  & \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113_combout )) # (!\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114 .lut_mask = 16'h1F11;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF15 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF15 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF15 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[15]~30 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[15]~30_combout  = (\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & ((\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & (\B_Procesador|B_Acum|FF15~q )) # (!\B_Procesador|B_Control|SelectDataMd[1]~1_combout  & 
// ((\B_Procesador|B_GPR|FF15~q )))))

	.dataa(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datab(\B_Procesador|B_Acum|FF15~q ),
	.datac(\B_Procesador|B_GPR|FF15~q ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[15]~30 .lut_mask = 16'h88A0;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[15] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [15] = (\B_Procesador|B_Program_counter|D~0_combout  & ((\B_Procesador|B_GPR|FF15~q ) # ((!\B_Procesador|B_Program_counter|FF15~q  & !\B_Procesador|B_Control|D~8_combout )))) # 
// (!\B_Procesador|B_Program_counter|D~0_combout  & (((!\B_Procesador|B_Program_counter|FF15~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_Program_counter|D~0_combout ),
	.datab(\B_Procesador|B_GPR|FF15~q ),
	.datac(\B_Procesador|B_Program_counter|FF15~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [15]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[15] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[15]~7 (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA[15]~7_combout  = (\B_Procesador|B_Control|FF22~q ) # ((\B_Procesador|B_Program_counter|FF13~q  & (\B_Procesador|B_Program_counter|FF14~q  & \B_Procesador|B_Program_counter|ENA[13]~6_combout )))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(\B_Procesador|B_Program_counter|FF13~q ),
	.datac(\B_Procesador|B_Program_counter|FF14~q ),
	.datad(\B_Procesador|B_Program_counter|ENA[13]~6_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[15]~7 .lut_mask = 16'hEAAA;
defparam \B_Procesador|B_Program_counter|ENA[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF15 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [15]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA[15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF15 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF15 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Data_MdMux|DatOut_Md[15]~31 (
// Equation(s):
// \B_Procesador|B_Data_MdMux|DatOut_Md[15]~31_combout  = (\B_Procesador|B_Data_MdMux|DatOut_Md[15]~30_combout ) # ((\B_Procesador|B_Program_counter|FF15~q  & (!\B_Procesador|B_Control|SelectDataMd[0]~0_combout  & 
// !\B_Procesador|B_Control|SelectDataMd[1]~1_combout )))

	.dataa(\B_Procesador|B_Data_MdMux|DatOut_Md[15]~30_combout ),
	.datab(\B_Procesador|B_Program_counter|FF15~q ),
	.datac(\B_Procesador|B_Control|SelectDataMd[0]~0_combout ),
	.datad(\B_Procesador|B_Control|SelectDataMd[1]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Data_MdMux|DatOut_Md[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[15]~31 .lut_mask = 16'hAAAE;
defparam \B_Procesador|B_Data_MdMux|DatOut_Md[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\B_Procesador|B_Control|Ena_Md_Write~combout ),
	.portare(!\B_Procesador|B_Control|SelectDir[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B_Procesador|B_Data_MdMux|DatOut_Md[15]~31_combout }),
	.portaaddr({\B_Procesador|B_DirMdMux|DirMd [7],\B_Procesador|B_DirMdMux|DirMd [6],\B_Procesador|B_DirMdMux|DirMd [5],\B_Procesador|B_DirMdMux|DirMd [4],\B_Procesador|B_DirMdMux|DirMd [3],\B_Procesador|B_DirMdMux|DirMd [2],\B_Procesador|B_DirMdMux|DirMd [1],\B_Procesador|B_DirMdMux|DirMd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_t1q3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[15]~32 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout  = (\B_Procesador|B_Control|SelectALU~0_combout  & ((\B_Procesador|B_Control|SelectALU~1_combout  & (\B_Procesador|B_GPR|FF15~q )) # (!\B_Procesador|B_Control|SelectALU~1_combout  & 
// ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [15]))))) # (!\B_Procesador|B_Control|SelectALU~0_combout  & (((\B_MemoryRAM|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\B_Procesador|B_GPR|FF15~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\B_Procesador|B_Control|SelectALU~0_combout ),
	.datad(\B_Procesador|B_Control|SelectALU~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[15]~32 .lut_mask = 16'hACCC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7_combout  = \B_Procesador|B_ALU|B_Control|Restar~1_combout  $ (((\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_Acum|FF15~q ))) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & 
// (\B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout ))))

	.dataa(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout ),
	.datac(\B_Procesador|B_Acum|FF15~q ),
	.datad(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7 .lut_mask = 16'h1BE4;
defparam \B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout  = (\B_Procesador|B_Acum|FF15~q  & !\B_Procesador|B_ALU|B_Control|FF3~q )

	.dataa(\B_Procesador|B_Acum|FF15~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT~104_combout  & (\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7_combout  $ (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout  $ 
// (\B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~104_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118 .lut_mask = 16'h9600;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115_combout  = (\B_Procesador|B_Acum|FF15~q  & (!\B_Procesador|B_ALU|B_SelectorG|SignalOUT~110_combout  & ((\B_Procesador|B_Control|Ena_AcALU~0_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout ))))

	.dataa(\B_Procesador|B_Acum|FF15~q ),
	.datab(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.datac(\B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT~110_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115 .lut_mask = 16'h00A8;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116_combout  = (\B_Procesador|B_GPR|FF18~q  & (!\B_Procesador|B_GPR|FF20~q  & ((\B_Procesador|B_GPR|FF19~q ) # (!\B_Procesador|B_GPR|FF21~q )))) # (!\B_Procesador|B_GPR|FF18~q  & (!\B_Procesador|B_GPR|FF21~q  
// & (\B_Procesador|B_GPR|FF19~q  $ (\B_Procesador|B_GPR|FF20~q ))))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF21~q ),
	.datad(\B_Procesador|B_GPR|FF20~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116 .lut_mask = 16'h018E;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117_combout  = (!\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout  & ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115_combout ) # ((\B_Procesador|B_Acum|FF0~q  & 
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116_combout ))))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115_combout ),
	.datab(\B_Procesador|B_Acum|FF0~q ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117 .lut_mask = 16'h00EA;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~119 (
// Equation(s):
// \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~119_combout  = (\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117_combout ) # ((\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114_combout  & 
// !\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout )))

	.dataa(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114_combout ),
	.datab(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~119_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~119 .lut_mask = 16'hFFCE;
defparam \B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_R_Resultado|FF15 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~119_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_R_Resultado|FF15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_R_Resultado|FF15 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_R_Resultado|FF15 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_AcumMUX|AcumMUXOut[15]~15 (
// Equation(s):
// \B_Procesador|B_AcumMUX|AcumMUXOut[15]~15_combout  = (\B_Procesador|B_Control|SelectAcum~0_combout  & (\B_Procesador|B_ALU|B_R_Resultado|FF15~q )) # (!\B_Procesador|B_Control|SelectAcum~0_combout  & ((\B_MemoryRAM|altsyncram_component|auto_generated|q_a 
// [15])))

	.dataa(\B_Procesador|B_ALU|B_R_Resultado|FF15~q ),
	.datab(\B_MemoryRAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|SelectAcum~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_AcumMUX|AcumMUXOut[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[15]~15 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_AcumMUX|AcumMUXOut[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Acum|FF15 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_AcumMUX|AcumMUXOut[15]~15_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|Save_Acum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Acum|FF15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Acum|FF15 .is_wysiwyg = "true";
defparam \B_Procesador|B_Acum|FF15 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALUMux|ALUMUXOut[15]~33 (
// Equation(s):
// \B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout  = (\B_Procesador|B_Control|Ena_AcALU~0_combout  & (\B_Procesador|B_Acum|FF15~q )) # (!\B_Procesador|B_Control|Ena_AcALU~0_combout  & ((\B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout )))

	.dataa(\B_Procesador|B_Acum|FF15~q ),
	.datab(\B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|Ena_AcALU~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALUMux|ALUMUXOut[15]~33 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALUMux|ALUMUXOut[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout  = (\B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout  & ((\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout ) # (\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout )))) # (!\B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout  & (\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout  & (\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout  $ 
// (\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout ),
	.datad(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0 .lut_mask = 16'hF660;
defparam \B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|SaveCarry~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|SaveCarry~1_combout  = (\B_Procesador|B_ALU|B_Control|FF1~q  & !\B_Procesador|B_ALU|B_Control|SaveCarry~0_combout )

	.dataa(\B_Procesador|B_ALU|B_Control|FF1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|SaveCarry~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|SaveCarry~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|SaveCarry~1 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_Control|SaveCarry~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|BR_Carry (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Control|SaveCarry~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|BR_Carry~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|BR_Carry .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|BR_Carry .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|CarryOutput (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|CarryOutput~combout  = (\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0_combout  & (\B_Procesador|B_ALU|BR_Carry~q  & (!\B_Procesador|B_GPR|FF19~q  & !\B_Procesador|B_GPR|FF21~q )))

	.dataa(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0_combout ),
	.datab(\B_Procesador|B_ALU|BR_Carry~q ),
	.datac(\B_Procesador|B_GPR|FF19~q ),
	.datad(\B_Procesador|B_GPR|FF21~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|CarryOutput~combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|CarryOutput .lut_mask = 16'h0008;
defparam \B_Procesador|B_ALU|B_Control|CarryOutput .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[9]~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[9]~0_combout  = \B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout  $ (\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout  $ (((\B_Procesador|B_ALU|B_Control|CarryOutput~combout  & 
// !\B_Procesador|B_ALU|B_Control|Restar~1_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|CarryOutput~combout ),
	.datab(\B_Procesador|B_ALU|B_Control|Restar~1_combout ),
	.datac(\B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout ),
	.datad(\B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[9]~0 .lut_mask = 16'h2DD2;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[9]~3 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[9]~3_combout  = (\B_Procesador|B_ALU|B_Control|FF3~q  & \B_Procesador|B_ALU|B_registroAQE|Din[9]~0_combout )

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_registroAQE|Din[9]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[9]~3 .lut_mask = 16'h8888;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro9 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[9]~3_combout ),
	.asdata(\B_Procesador|B_ALU|B_registroAQE|Registro10~q ),
	.clrn(!\B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.ena(\B_Procesador|B_ALU|B_registroAQE|EregisA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro9 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro9 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[8]~17 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[8]~17_combout  = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro9~q )) # (!\B_Procesador|B_ALU|B_Control|FF4~q  & ((\B_Procesador|B_Acum|FF7~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro9~q ),
	.datab(\B_Procesador|B_Acum|FF7~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[8]~17 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro8 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[8]~17_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro8 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro8 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[7]~15 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[7]~15_combout  = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro8~q )) # (!\B_Procesador|B_ALU|B_Control|FF4~q  & ((\B_Procesador|B_Acum|FF6~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro8~q ),
	.datab(\B_Procesador|B_Acum|FF6~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[7]~15 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro7 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[7]~15_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro7 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro7 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[6]~13 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[6]~13_combout  = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro7~q )) # (!\B_Procesador|B_ALU|B_Control|FF4~q  & ((\B_Procesador|B_Acum|FF5~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro7~q ),
	.datab(\B_Procesador|B_Acum|FF5~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[6]~13 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro6 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[6]~13_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro6 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro6 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[5]~11 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[5]~11_combout  = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro6~q )) # (!\B_Procesador|B_ALU|B_Control|FF4~q  & ((\B_Procesador|B_Acum|FF4~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro6~q ),
	.datab(\B_Procesador|B_Acum|FF4~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[5]~11 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro5 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[5]~11_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro5 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro5 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[4]~9 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[4]~9_combout  = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro5~q )) # (!\B_Procesador|B_ALU|B_Control|FF4~q  & ((\B_Procesador|B_Acum|FF3~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro5~q ),
	.datab(\B_Procesador|B_Acum|FF3~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[4]~9 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro4 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[4]~9_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro4 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro4 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[3]~7 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[3]~7_combout  = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro4~q )) # (!\B_Procesador|B_ALU|B_Control|FF4~q  & ((\B_Procesador|B_Acum|FF2~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro4~q ),
	.datab(\B_Procesador|B_Acum|FF2~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[3]~7 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[3]~7_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro3 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[2]~5 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[2]~5_combout  = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro3~q )) # (!\B_Procesador|B_ALU|B_Control|FF4~q  & ((\B_Procesador|B_Acum|FF1~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro3~q ),
	.datab(\B_Procesador|B_Acum|FF1~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[2]~5 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[2]~5_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro2 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro2 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_registroAQE|Din[1]~1 (
// Equation(s):
// \B_Procesador|B_ALU|B_registroAQE|Din[1]~1_combout  = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_registroAQE|Registro2~q )) # (!\B_Procesador|B_ALU|B_Control|FF4~q  & ((\B_Procesador|B_Acum|FF0~q )))

	.dataa(\B_Procesador|B_ALU|B_registroAQE|Registro2~q ),
	.datab(\B_Procesador|B_Acum|FF0~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_registroAQE|Din[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Din[1]~1 .lut_mask = 16'hAACC;
defparam \B_Procesador|B_ALU|B_registroAQE|Din[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_registroAQE|Registro1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Din[1]~1_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_registroAQE|Registro1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_registroAQE|Registro1 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_registroAQE|Registro1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D~3 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D~3_combout  = \B_Procesador|B_ALU|B_registroAQE|Registro1~q  $ (\B_Procesador|B_ALU|B_registroAQE|Registro0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_Procesador|B_ALU|B_registroAQE|Registro1~q ),
	.datad(\B_Procesador|B_ALU|B_registroAQE|Registro0~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D~3 .lut_mask = 16'h0FF0;
defparam \B_Procesador|B_ALU|B_Control|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|FF5 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_registroAQE|Eregistro~combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|FF5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|FF5 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|FF5 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D[3]~4 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D[3]~4_combout  = (\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout  & (\B_Procesador|B_ALU|B_Control|D~3_combout  & (\B_Procesador|B_ALU|B_Control|FF5~q  & !\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q )))

	.dataa(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|D~3_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|FF5~q ),
	.datad(\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D[3]~4 .lut_mask = 16'h0080;
defparam \B_Procesador|B_ALU|B_Control|D[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|D[3]~4_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|FF3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D~6 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D~6_combout  = (\B_Procesador|B_ALU|B_Control|FF5~q  & !\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q )

	.dataa(\B_Procesador|B_ALU|B_Control|FF5~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D~6 .lut_mask = 16'h00AA;
defparam \B_Procesador|B_ALU|B_Control|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D[4] (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D [4] = (\B_Procesador|B_ALU|B_Control|FF3~q ) # ((\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout  & (\B_Procesador|B_ALU|B_Control|D~6_combout  & !\B_Procesador|B_ALU|B_Control|D~3_combout )))

	.dataa(\B_Procesador|B_ALU|B_Control|FF3~q ),
	.datab(\B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout ),
	.datac(\B_Procesador|B_ALU|B_Control|D~6_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|D~3_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D [4]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D[4] .lut_mask = 16'hAAEA;
defparam \B_Procesador|B_ALU|B_Control|D[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|FF4 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|D [4]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|FF4 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|FF4 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_Counter|FF0~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_Counter|FF0~0_combout  = !\B_Procesador|B_ALU|B_Control|B_Counter|FF0~q 

	.dataa(\B_Procesador|B_ALU|B_Control|B_Counter|FF0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_Counter|FF0~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF0~0 .lut_mask = 16'h5555;
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|B_Counter|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|B_Counter|FF0~0_combout ),
	.asdata(vcc),
	.clrn(!\B_Procesador|B_ALU|B_Control|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|B_Counter|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF0 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_Counter|FF1~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_Counter|FF1~0_combout  = !\B_Procesador|B_ALU|B_Control|B_Counter|FF1~q 

	.dataa(\B_Procesador|B_ALU|B_Control|B_Counter|FF1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_Counter|FF1~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF1~0 .lut_mask = 16'h5555;
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_Counter|ENA[1] (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_Counter|ENA [1] = (\B_Procesador|B_ALU|B_Control|FF4~q  & \B_Procesador|B_ALU|B_Control|B_Counter|FF0~q )

	.dataa(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.datab(\B_Procesador|B_ALU|B_Control|B_Counter|FF0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_Counter|ENA [1]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|ENA[1] .lut_mask = 16'h8888;
defparam \B_Procesador|B_ALU|B_Control|B_Counter|ENA[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|B_Counter|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|B_Counter|FF1~0_combout ),
	.asdata(vcc),
	.clrn(!\B_Procesador|B_ALU|B_Control|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Control|B_Counter|ENA [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|B_Counter|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_Counter|FF2~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_Counter|FF2~0_combout  = !\B_Procesador|B_ALU|B_Control|B_Counter|FF2~q 

	.dataa(\B_Procesador|B_ALU|B_Control|B_Counter|FF2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_Counter|FF2~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF2~0 .lut_mask = 16'h5555;
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_Counter|ENA[2] (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_Counter|ENA [2] = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_Control|B_Counter|FF0~q  & \B_Procesador|B_ALU|B_Control|B_Counter|FF1~q ))

	.dataa(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.datab(\B_Procesador|B_ALU|B_Control|B_Counter|FF0~q ),
	.datac(\B_Procesador|B_ALU|B_Control|B_Counter|FF1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_Counter|ENA [2]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|ENA[2] .lut_mask = 16'h8080;
defparam \B_Procesador|B_ALU|B_Control|B_Counter|ENA[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|B_Counter|FF2 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|B_Counter|FF2~0_combout ),
	.asdata(vcc),
	.clrn(!\B_Procesador|B_ALU|B_Control|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Control|B_Counter|ENA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|B_Counter|FF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF2 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF2 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|B_Counter|ENA[3] (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|B_Counter|ENA [3] = (\B_Procesador|B_ALU|B_Control|FF4~q  & (\B_Procesador|B_ALU|B_Control|B_Counter|FF0~q  & (\B_Procesador|B_ALU|B_Control|B_Counter|FF1~q  & \B_Procesador|B_ALU|B_Control|B_Counter|FF2~q )))

	.dataa(\B_Procesador|B_ALU|B_Control|FF4~q ),
	.datab(\B_Procesador|B_ALU|B_Control|B_Counter|FF0~q ),
	.datac(\B_Procesador|B_ALU|B_Control|B_Counter|FF1~q ),
	.datad(\B_Procesador|B_ALU|B_Control|B_Counter|FF2~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|B_Counter|ENA [3]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|ENA[3] .lut_mask = 16'h8000;
defparam \B_Procesador|B_ALU|B_Control|B_Counter|ENA[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|B_Counter|FF3 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|B_Counter|FF3~0_combout ),
	.asdata(vcc),
	.clrn(!\B_Procesador|B_ALU|B_Control|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_ALU|B_Control|B_Counter|ENA [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF3 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|B_Counter|FF3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D[0]~0 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D[0]~0_combout  = (!\B_Procesador|B_ALU|B_Control|FF1~q  & !\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_Procesador|B_ALU|B_Control|FF1~q ),
	.datad(\B_Procesador|B_ALU|B_Control|B_Counter|FF3~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D[0]~0 .lut_mask = 16'h000F;
defparam \B_Procesador|B_ALU|B_Control|D[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_ALU|B_Control|D[0]~2 (
// Equation(s):
// \B_Procesador|B_ALU|B_Control|D[0]~2_combout  = (!\B_Procesador|B_ALU|B_Control|D[0]~1_combout  & (\B_Procesador|B_ALU|B_Control|D[0]~0_combout  & ((\B_Procesador|B_ALU|B_Control|FF0~q ) # (\B_Procesador|B_Control|Habilitar~0_combout ))))

	.dataa(\B_Procesador|B_ALU|B_Control|D[0]~1_combout ),
	.datab(\B_Procesador|B_ALU|B_Control|FF0~q ),
	.datac(\B_Procesador|B_Control|Habilitar~0_combout ),
	.datad(\B_Procesador|B_ALU|B_Control|D[0]~0_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_ALU|B_Control|D[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|D[0]~2 .lut_mask = 16'h5400;
defparam \B_Procesador|B_ALU|B_Control|D[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_ALU|B_Control|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_ALU|B_Control|D[0]~2_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_ALU|B_Control|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_ALU|B_Control|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_ALU|B_Control|FF0 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[9] (
// Equation(s):
// \B_Procesador|B_Control|D [9] = (\B_Procesador|B_Control|FF8~q ) # ((\B_Procesador|B_Control|FF9~q  & \B_Procesador|B_ALU|B_Control|FF0~q ))

	.dataa(\B_Procesador|B_Control|FF8~q ),
	.datab(\B_Procesador|B_Control|FF9~q ),
	.datac(\B_Procesador|B_ALU|B_Control|FF0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D [9]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[9] .lut_mask = 16'hEAEA;
defparam \B_Procesador|B_Control|D[9] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF9 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D [9]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF9 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF9 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[10] (
// Equation(s):
// \B_Procesador|B_Control|D [10] = (\B_Procesador|B_Control|FF9~q  & !\B_Procesador|B_ALU|B_Control|FF0~q )

	.dataa(\B_Procesador|B_Control|FF9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_Procesador|B_ALU|B_Control|FF0~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D [10]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[10] .lut_mask = 16'h00AA;
defparam \B_Procesador|B_Control|D[10] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF10 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D [10]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF10 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF10 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D~6 (
// Equation(s):
// \B_Procesador|B_Control|D~6_combout  = (!\B_Procesador|B_Control|FF6~q  & (!\B_Procesador|B_Control|FF7~q  & (!\B_Procesador|B_Control|FF10~q  & !\B_Procesador|B_Control|FF13~q )))

	.dataa(\B_Procesador|B_Control|FF6~q ),
	.datab(\B_Procesador|B_Control|FF7~q ),
	.datac(\B_Procesador|B_Control|FF10~q ),
	.datad(\B_Procesador|B_Control|FF13~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D~6 .lut_mask = 16'h0001;
defparam \B_Procesador|B_Control|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D~8 (
// Equation(s):
// \B_Procesador|B_Control|D~8_combout  = (\B_Procesador|B_Control|D~6_combout  & \B_Procesador|B_Control|D~7_combout )

	.dataa(\B_Procesador|B_Control|D~6_combout ),
	.datab(\B_Procesador|B_Control|D~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D~8 .lut_mask = 16'h8888;
defparam \B_Procesador|B_Control|D~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|D[0] (
// Equation(s):
// \B_Procesador|B_Program_counter|D [0] = (\B_Procesador|B_GPR|FF0~q  & ((\B_Procesador|B_Program_counter|D~0_combout ) # ((!\B_Procesador|B_Program_counter|FF0~q  & !\B_Procesador|B_Control|D~8_combout )))) # (!\B_Procesador|B_GPR|FF0~q  & 
// (((!\B_Procesador|B_Program_counter|FF0~q  & !\B_Procesador|B_Control|D~8_combout ))))

	.dataa(\B_Procesador|B_GPR|FF0~q ),
	.datab(\B_Procesador|B_Program_counter|D~0_combout ),
	.datac(\B_Procesador|B_Program_counter|FF0~q ),
	.datad(\B_Procesador|B_Control|D~8_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|D [0]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|D[0] .lut_mask = 16'h888F;
defparam \B_Procesador|B_Program_counter|D[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Program_counter|ENA[0] (
// Equation(s):
// \B_Procesador|B_Program_counter|ENA [0] = (\B_Procesador|B_Control|FF22~q ) # ((!\B_Procesador|B_Control|D~7_combout ) # (!\B_Procesador|B_Control|D~6_combout ))

	.dataa(\B_Procesador|B_Control|FF22~q ),
	.datab(gnd),
	.datac(\B_Procesador|B_Control|D~6_combout ),
	.datad(\B_Procesador|B_Control|D~7_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Program_counter|ENA [0]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|ENA[0] .lut_mask = 16'hAFFF;
defparam \B_Procesador|B_Program_counter|ENA[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Program_counter|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Program_counter|D [0]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Program_counter|ENA [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Program_counter|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Program_counter|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_Program_counter|FF0 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000000014E;
// synopsys translate_on

dffeas \B_Procesador|B_GPR|FF16 (
	.clk(\Clock~input_o ),
	.d(\B_MemoryROM|altsyncram_component|auto_generated|q_a [16]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_Procesador|B_Control|FF2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_GPR|FF16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_GPR|FF16 .is_wysiwyg = "true";
defparam \B_Procesador|B_GPR|FF16 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[21]~26 (
// Equation(s):
// \B_Procesador|B_Control|D[21]~26_combout  = (\B_Procesador|B_GPR|FF19~q  & ((\B_Procesador|B_GPR|FF18~q  & ((\B_Procesador|B_ProgramStatus|FF2~q ))) # (!\B_Procesador|B_GPR|FF18~q  & (\B_Procesador|B_ProgramStatus|FF3~q )))) # (!\B_Procesador|B_GPR|FF19~q 
//  & (((\B_Procesador|B_GPR|FF18~q ))))

	.dataa(\B_Procesador|B_GPR|FF19~q ),
	.datab(\B_Procesador|B_ProgramStatus|FF3~q ),
	.datac(\B_Procesador|B_ProgramStatus|FF2~q ),
	.datad(\B_Procesador|B_GPR|FF18~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[21]~26 .lut_mask = 16'hF588;
defparam \B_Procesador|B_Control|D[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[21]~27 (
// Equation(s):
// \B_Procesador|B_Control|D[21]~27_combout  = (\B_Procesador|B_Control|D[21]~26_combout  & (((!\B_Procesador|B_GPR|FF20~q )))) # (!\B_Procesador|B_Control|D[21]~26_combout  & (!\B_Procesador|B_GPR|FF19~q  & (\B_Procesador|B_ProgramStatus|FF0~q  & 
// \B_Procesador|B_GPR|FF20~q )))

	.dataa(\B_Procesador|B_GPR|FF19~q ),
	.datab(\B_Procesador|B_Control|D[21]~26_combout ),
	.datac(\B_Procesador|B_ProgramStatus|FF0~q ),
	.datad(\B_Procesador|B_GPR|FF20~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[21]~27 .lut_mask = 16'h10CC;
defparam \B_Procesador|B_Control|D[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[21]~20 (
// Equation(s):
// \B_Procesador|B_Control|D[21]~20_combout  = (\B_Procesador|B_GPR|FF16~q  & (\B_Procesador|B_Control|D[20]~19_combout  & (\B_Procesador|B_Control|D[21]~27_combout  & !\B_Procesador|B_GPR|FF17~q )))

	.dataa(\B_Procesador|B_GPR|FF16~q ),
	.datab(\B_Procesador|B_Control|D[20]~19_combout ),
	.datac(\B_Procesador|B_Control|D[21]~27_combout ),
	.datad(\B_Procesador|B_GPR|FF17~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[21]~20 .lut_mask = 16'h0080;
defparam \B_Procesador|B_Control|D[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF21 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[21]~20_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF21 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF21 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF22 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF21~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF22 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF22 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF23 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF22~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF23 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF23 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[0] (
// Equation(s):
// \B_Procesador|B_Control|D [0] = (\Int~input_o ) # ((!\B_Procesador|B_Control|FF23~q  & (\B_Procesador|B_Control|D~6_combout  & \B_Procesador|B_Control|D~7_combout )))

	.dataa(\B_Procesador|B_Control|FF23~q ),
	.datab(\B_Procesador|B_Control|D~6_combout ),
	.datac(\B_Procesador|B_Control|D~7_combout ),
	.datad(\Int~input_o ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D [0]),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[0] .lut_mask = 16'hFF40;
defparam \B_Procesador|B_Control|D[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF0 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D [0]),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF0 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF0 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|FF1~0 (
// Equation(s):
// \B_Procesador|B_Control|FF1~0_combout  = !\B_Procesador|B_Control|FF0~q 

	.dataa(\B_Procesador|B_Control|FF0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|FF1~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|FF1~0 .lut_mask = 16'h5555;
defparam \B_Procesador|B_Control|FF1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF1 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF1~0_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF1 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|Ena_Mp~0 (
// Equation(s):
// \B_Procesador|B_Control|Ena_Mp~0_combout  = (\B_Procesador|B_Control|FF1~q ) # ((\B_Procesador|B_Control|FF2~q ) # (!\B_Procesador|B_Control|FF0~q ))

	.dataa(\B_Procesador|B_Control|FF1~q ),
	.datab(\B_Procesador|B_Control|FF2~q ),
	.datac(gnd),
	.datad(\B_Procesador|B_Control|FF0~q ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|Ena_Mp~0 .lut_mask = 16'hEEFF;
defparam \B_Procesador|B_Control|Ena_Mp~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\B_Procesador|B_Control|Ena_Mp~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\B_Procesador|B_Program_counter|FF7~q ,\B_Procesador|B_Program_counter|FF6~q ,\B_Procesador|B_Program_counter|FF5~q ,\B_Procesador|B_Program_counter|FF4~q ,\B_Procesador|B_Program_counter|FF3~q ,\B_Procesador|B_Program_counter|FF2~q ,
\B_Procesador|B_Program_counter|FF1~q ,\B_Procesador|B_Program_counter|FF0~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Computador.hex";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_aes3:auto_generated|ALTSYNCRAM";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 23;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h00000000000000000000000000000000000000000000000000000000000003CC;
// synopsys translate_on

cycloneiv_lcell_comb \B_Procesador|B_Control|D[20]~25 (
// Equation(s):
// \B_Procesador|B_Control|D[20]~25_combout  = (!\B_Procesador|B_GPR|FF18~q  & (!\B_Procesador|B_GPR|FF19~q  & (!\B_Procesador|B_GPR|FF20~q  & \B_Procesador|B_Control|D[20]~19_combout )))

	.dataa(\B_Procesador|B_GPR|FF18~q ),
	.datab(\B_Procesador|B_GPR|FF19~q ),
	.datac(\B_Procesador|B_GPR|FF20~q ),
	.datad(\B_Procesador|B_Control|D[20]~19_combout ),
	.cin(gnd),
	.combout(\B_Procesador|B_Control|D[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \B_Procesador|B_Control|D[20]~25 .lut_mask = 16'h0100;
defparam \B_Procesador|B_Control|D[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF20 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|D[20]~25_combout ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF20 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF20 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF33 (
	.clk(\Clock~input_o ),
	.d(\Int~input_o ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF33 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF33 .power_up = "low";
// synopsys translate_on

dffeas \B_Procesador|B_Control|FF34 (
	.clk(\Clock~input_o ),
	.d(\B_Procesador|B_Control|FF33~q ),
	.asdata(vcc),
	.clrn(\ResetSystem~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_Procesador|B_Control|FF34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B_Procesador|B_Control|FF34 .is_wysiwyg = "true";
defparam \B_Procesador|B_Control|FF34 .power_up = "low";
// synopsys translate_on

assign MemoryOUT[0] = \MemoryOUT[0]~output_o ;

assign MemoryOUT[1] = \MemoryOUT[1]~output_o ;

assign MemoryOUT[2] = \MemoryOUT[2]~output_o ;

assign MemoryOUT[3] = \MemoryOUT[3]~output_o ;

assign MemoryOUT[4] = \MemoryOUT[4]~output_o ;

assign MemoryOUT[5] = \MemoryOUT[5]~output_o ;

assign MemoryOUT[6] = \MemoryOUT[6]~output_o ;

assign MemoryOUT[7] = \MemoryOUT[7]~output_o ;

assign MemoryOUT[8] = \MemoryOUT[8]~output_o ;

assign MemoryOUT[9] = \MemoryOUT[9]~output_o ;

assign MemoryOUT[10] = \MemoryOUT[10]~output_o ;

assign MemoryOUT[11] = \MemoryOUT[11]~output_o ;

assign MemoryOUT[12] = \MemoryOUT[12]~output_o ;

assign MemoryOUT[13] = \MemoryOUT[13]~output_o ;

assign MemoryOUT[14] = \MemoryOUT[14]~output_o ;

assign MemoryOUT[15] = \MemoryOUT[15]~output_o ;

assign MemoryOUT[16] = \MemoryOUT[16]~output_o ;

assign MemoryOUT[17] = \MemoryOUT[17]~output_o ;

assign MemoryOUT[18] = \MemoryOUT[18]~output_o ;

assign MemoryOUT[19] = \MemoryOUT[19]~output_o ;

assign MemoryOUT[20] = \MemoryOUT[20]~output_o ;

assign MemoryOUT[21] = \MemoryOUT[21]~output_o ;

assign MemoryOUT[22] = \MemoryOUT[22]~output_o ;

assign Count[0] = \Count[0]~output_o ;

assign Count[1] = \Count[1]~output_o ;

assign Count[2] = \Count[2]~output_o ;

assign Count[3] = \Count[3]~output_o ;

assign Count[4] = \Count[4]~output_o ;

assign Count[5] = \Count[5]~output_o ;

assign Count[6] = \Count[6]~output_o ;

assign Count[7] = \Count[7]~output_o ;

assign Count[8] = \Count[8]~output_o ;

assign Count[9] = \Count[9]~output_o ;

assign Count[10] = \Count[10]~output_o ;

assign Count[11] = \Count[11]~output_o ;

assign Count[12] = \Count[12]~output_o ;

assign Count[13] = \Count[13]~output_o ;

assign Count[14] = \Count[14]~output_o ;

assign Count[15] = \Count[15]~output_o ;

assign Acum[0] = \Acum[0]~output_o ;

assign Acum[1] = \Acum[1]~output_o ;

assign Acum[2] = \Acum[2]~output_o ;

assign Acum[3] = \Acum[3]~output_o ;

assign Acum[4] = \Acum[4]~output_o ;

assign Acum[5] = \Acum[5]~output_o ;

assign Acum[6] = \Acum[6]~output_o ;

assign Acum[7] = \Acum[7]~output_o ;

assign Acum[8] = \Acum[8]~output_o ;

assign Acum[9] = \Acum[9]~output_o ;

assign Acum[10] = \Acum[10]~output_o ;

assign Acum[11] = \Acum[11]~output_o ;

assign Acum[12] = \Acum[12]~output_o ;

assign Acum[13] = \Acum[13]~output_o ;

assign Acum[14] = \Acum[14]~output_o ;

assign Acum[15] = \Acum[15]~output_o ;

assign Estados[0] = \Estados[0]~output_o ;

assign Estados[1] = \Estados[1]~output_o ;

assign Estados[2] = \Estados[2]~output_o ;

assign Estados[3] = \Estados[3]~output_o ;

assign Estados[4] = \Estados[4]~output_o ;

assign Estados[5] = \Estados[5]~output_o ;

assign Estados[6] = \Estados[6]~output_o ;

assign Estados[7] = \Estados[7]~output_o ;

assign Estados[8] = \Estados[8]~output_o ;

assign Estados[9] = \Estados[9]~output_o ;

assign Estados[10] = \Estados[10]~output_o ;

assign Estados[11] = \Estados[11]~output_o ;

assign Estados[12] = \Estados[12]~output_o ;

assign Estados[13] = \Estados[13]~output_o ;

assign Estados[14] = \Estados[14]~output_o ;

assign Estados[15] = \Estados[15]~output_o ;

assign Estados[16] = \Estados[16]~output_o ;

assign Estados[17] = \Estados[17]~output_o ;

assign Estados[18] = \Estados[18]~output_o ;

assign Estados[19] = \Estados[19]~output_o ;

assign Estados[20] = \Estados[20]~output_o ;

assign Estados[21] = \Estados[21]~output_o ;

assign Estados[22] = \Estados[22]~output_o ;

assign Estados[23] = \Estados[23]~output_o ;

assign Estados[24] = \Estados[24]~output_o ;

assign Estados[25] = \Estados[25]~output_o ;

assign Estados[26] = \Estados[26]~output_o ;

assign Estados[27] = \Estados[27]~output_o ;

assign Estados[28] = \Estados[28]~output_o ;

assign Estados[29] = \Estados[29]~output_o ;

assign Estados[30] = \Estados[30]~output_o ;

assign Estados[31] = \Estados[31]~output_o ;

assign Estados[32] = \Estados[32]~output_o ;

assign Estados[33] = \Estados[33]~output_o ;

assign Estados[34] = \Estados[34]~output_o ;

assign Estados[35] = \Estados[35]~output_o ;

assign Estados[36] = \Estados[36]~output_o ;

assign Estados[37] = \Estados[37]~output_o ;

assign Estados[38] = \Estados[38]~output_o ;

assign Estados[39] = \Estados[39]~output_o ;

assign Estados[40] = \Estados[40]~output_o ;

assign Estados[41] = \Estados[41]~output_o ;

assign Estados[42] = \Estados[42]~output_o ;

assign Estados[43] = \Estados[43]~output_o ;

assign Estados[44] = \Estados[44]~output_o ;

assign Estados[45] = \Estados[45]~output_o ;

assign Estados[46] = \Estados[46]~output_o ;

assign Estados[47] = \Estados[47]~output_o ;

assign Estados[48] = \Estados[48]~output_o ;

assign Estados[49] = \Estados[49]~output_o ;

assign SEnaMP = \SEnaMP~output_o ;

endmodule
