// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -triple riscv32 -target-feature +experimental-p -emit-llvm %s -o - \
// RUN:     -disable-O0-optnone | opt -S -passes=mem2reg \
// RUN:     | FileCheck %s  -check-prefix=RV32P

#include <riscv_simd.h>

// RV32P-LABEL: @pslli_b(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pslli.b.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pslli_b(uint32_t rs1, int32_t rs2) {
  return __riscv_pslli_b(rs1, 1);
}

// RV32P-LABEL: @pslli_h(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.pslli.h.i32.i32(i32 [[RS1:%.*]], i32 1)
// RV32P-NEXT:    ret i32 [[TMP0]]
//
uint32_t pslli_h(uint32_t rs1, int32_t rs2) {
  return __riscv_pslli_h(rs1, 1);
}

// RV32P-LABEL: @sadd(
// RV32P-NEXT:  entry:
// RV32P-NEXT:    [[TMP0:%.*]] = call i32 @llvm.riscv.sadd.i32(i32 [[RS1:%.*]], i32 [[RS2:%.*]])
// RV32P-NEXT:    ret i32 [[TMP0]]
//
int32_t sadd(int32_t rs1, int32_t rs2) {
  return __riscv_sadd(rs1, rs2);
}
