# (C) Copyright Axelera AI 2024
# All Rights Reserved
# *** Axelera AI Confidential ***
#
# Description: Testlist for CVA6V
# Owner: Pawel Wiecha <pawel.wiecha@axelera.ai>

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------

#################################################################################
# Machine Mode
#################################################################################
- test: csr_mmode_fflags
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +enable_fp_extension=1
    +boot_mode=m
    +specific_csrs=FFLAGS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_frm
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=FRM
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_fcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=FCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_vstart
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=VSTART
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_vxsat
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=VXSAT
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_vxrm
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=VXRM
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_vcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=VCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_vl
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=VL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_vtype
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=VTYPE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_vlenb
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=VLENB
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_dcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=DCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_dpc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=DPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_dscratch0
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=DSCRATCH0
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_dscratch1
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=DSCRATCH1
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_sstatus
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=SSTATUS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_sie
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=SIE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_sip
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=SIP
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_stvec
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=STVEC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_scounteren
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=SCOUNTEREN
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_sscratch
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=SSCRATCH
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_sepc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=SEPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_scause
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=SCAUSE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_stval
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=STVAL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_senvcfg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=SENVCFG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mstatus
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MSTATUS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_misa
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MISA
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_medeleg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MEDELEG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mideleg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MIDELEG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mie
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MIE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mtvec
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MTVEC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mcounteren
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MCOUNTEREN
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mscratch
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MSCRATCH
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mepc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MEPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mcause
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MCAUSE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mtval
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MTVAL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mip
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MIP
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_menvcfg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MENVCFG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mvendorid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MVENDORID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_marchid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MARCHID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mimpid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MIMPID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mhartid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MHARTID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mconfigptr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MCONFIGPTR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mcountinhibit
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MCOUNTINHIBIT
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mcycle
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MCYCLE
    +base_directed_gpr_list=ZERO,RA,SP,GP,TP,S0,S1,A0,A1,A2,A3,A4,A5,A6,A7,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11
    +csr_directed_gpr_list=T0,T1,T2,T3,T4,T5,T6
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_minstret
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MINSTRET
    +base_directed_gpr_list=ZERO,RA,SP,GP,TP,S0,S1,A0,A1,A2,A3,A4,A5,A6,A7,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11
    +csr_directed_gpr_list=T0,T1,T2,T3,T4,T5,T6
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mhpmevent
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MHPMEVENT3,MHPMEVENT4,MHPMEVENT5,MHPMEVENT6,MHPMEVENT7,MHPMEVENT8,MHPMEVENT9,MHPMEVENT10,MHPMEVENT11,MHPMEVENT12,MHPMEVENT13,MHPMEVENT14,MHPMEVENT15,MHPMEVENT16,MHPMEVENT17,MHPMEVENT18,MHPMEVENT19,MHPMEVENT20,MHPMEVENT21,MHPMEVENT22,MHPMEVENT23,MHPMEVENT24,MHPMEVENT25,MHPMEVENT26,MHPMEVENT27,MHPMEVENT28,MHPMEVENT29,MHPMEVENT30,MHPMEVENT31
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_mhpmcounter
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=MHPMCOUNTER3,MHPMCOUNTER4,MHPMCOUNTER5,MHPMCOUNTER6,MHPMCOUNTER7,MHPMCOUNTER8,MHPMCOUNTER9,MHPMCOUNTER10,MHPMCOUNTER11,MHPMCOUNTER12,MHPMCOUNTER13,MHPMCOUNTER14,MHPMCOUNTER15,MHPMCOUNTER16,MHPMCOUNTER17,MHPMCOUNTER18,MHPMCOUNTER19,MHPMCOUNTER20,MHPMCOUNTER21,MHPMCOUNTER22,MHPMCOUNTER23,MHPMCOUNTER24,MHPMCOUNTER25,MHPMCOUNTER26,MHPMCOUNTER27,MHPMCOUNTER28,MHPMCOUNTER29,MHPMCOUNTER30,MHPMCOUNTER31
    +base_directed_gpr_list=ZERO,RA,SP,GP,TP,S0,S1,A0,A1,A2,A3,A4,A5,A6,A7,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11
    +csr_directed_gpr_list=T0,T1,T2,T3,T4,T5,T6
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_cycle
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=CYCLE
    +base_directed_gpr_list=ZERO,RA,SP,GP,TP,S0,S1,A0,A1,A2,A3,A4,A5,A6,A7,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11
    +csr_directed_gpr_list=T0,T1,T2,T3,T4,T5,T6
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_instret
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=INSTRET
    +base_directed_gpr_list=ZERO,RA,SP,GP,TP,S0,S1,A0,A1,A2,A3,A4,A5,A6,A7,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11
    +csr_directed_gpr_list=T0,T1,T2,T3,T4,T5,T6
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_hpmcounter
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=HPMCOUNTER3,HPMCOUNTER4,HPMCOUNTER5,HPMCOUNTER6,HPMCOUNTER7,HPMCOUNTER8,HPMCOUNTER9,HPMCOUNTER10,HPMCOUNTER11,HPMCOUNTER12,HPMCOUNTER13,HPMCOUNTER14,HPMCOUNTER15,HPMCOUNTER16,HPMCOUNTER17,HPMCOUNTER18,HPMCOUNTER19,HPMCOUNTER20,HPMCOUNTER21,HPMCOUNTER22,HPMCOUNTER23,HPMCOUNTER24,HPMCOUNTER25,HPMCOUNTER26,HPMCOUNTER27,HPMCOUNTER28,HPMCOUNTER29,HPMCOUNTER30,HPMCOUNTER31
    +base_directed_gpr_list=ZERO,RA,SP,GP,TP,S0,S1,A0,A1,A2,A3,A4,A5,A6,A7,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11
    +csr_directed_gpr_list=T0,T1,T2,T3,T4,T5,T6
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_icache
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=ICACHE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_dcache
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=DCACHE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_perf_event_pcsel
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=PERF_EVENT_PCSEL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_mmode_perf_event_evsel
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=m
    +specific_csrs=PERF_EVENT_EVSEL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
##################################################################################
# Supervisor Mode
##################################################################################
- test: csr_smode_fflags
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +enable_fp_extension=1
    +boot_mode=s
    +specific_csrs=FFLAGS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_frm
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=FRM
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_fcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=FCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_vstart
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=VSTART
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_vxsat
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=VXSAT
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_vxrm
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=VXRM
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_vcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=VCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_vl
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=VL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_vtype
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=VTYPE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_vlenb
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=VLENB
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_dcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=DCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_dpc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=DPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_dscratch0
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=DSCRATCH0
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_dscratch1
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=DSCRATCH1
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_sstatus
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=SSTATUS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_sie
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=SIE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_sip
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=SIP
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_stvec
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=STVEC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_scounteren
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=SCOUNTEREN
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_sscratch
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=SSCRATCH
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_sepc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=SEPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_scause
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=SCAUSE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_stval
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=STVAL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_senvcfg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=SENVCFG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mstatus
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MSTATUS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_misa
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MISA
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_medeleg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MEDELEG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mideleg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MIDELEG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mie
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MIE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mtvec
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MTVEC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mcounteren
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MCOUNTEREN
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mscratch
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MSCRATCH
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mepc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MEPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mcause
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MCAUSE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mtval
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MTVAL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mip
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MIP
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_menvcfg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MENVCFG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mvendorid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MVENDORID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_marchid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MARCHID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mimpid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MIMPID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mhartid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MHARTID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mconfigptr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MCONFIGPTR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mcountinhibit
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MCOUNTINHIBIT
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mcycle
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MCYCLE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_minstret
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MINSTRET
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mhpmevent
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MHPMEVENT3,MHPMEVENT4,MHPMEVENT5,MHPMEVENT6,MHPMEVENT7,MHPMEVENT8,MHPMEVENT9,MHPMEVENT10,MHPMEVENT11,MHPMEVENT12,MHPMEVENT13,MHPMEVENT14,MHPMEVENT15,MHPMEVENT16,MHPMEVENT17,MHPMEVENT18,MHPMEVENT19,MHPMEVENT20,MHPMEVENT21,MHPMEVENT22,MHPMEVENT23,MHPMEVENT24,MHPMEVENT25,MHPMEVENT26,MHPMEVENT27,MHPMEVENT28,MHPMEVENT29,MHPMEVENT30,MHPMEVENT31
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_mhpmcounter
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=MHPMCOUNTER3,MHPMCOUNTER4,MHPMCOUNTER5,MHPMCOUNTER6,MHPMCOUNTER7,MHPMCOUNTER8,MHPMCOUNTER9,MHPMCOUNTER10,MHPMCOUNTER11,MHPMCOUNTER12,MHPMCOUNTER13,MHPMCOUNTER14,MHPMCOUNTER15,MHPMCOUNTER16,MHPMCOUNTER17,MHPMCOUNTER18,MHPMCOUNTER19,MHPMCOUNTER20,MHPMCOUNTER21,MHPMCOUNTER22,MHPMCOUNTER23,MHPMCOUNTER24,MHPMCOUNTER25,MHPMCOUNTER26,MHPMCOUNTER27,MHPMCOUNTER28,MHPMCOUNTER29,MHPMCOUNTER30,MHPMCOUNTER31
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_cycle
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=CYCLE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_instret
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=INSTRET
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_hpmcounter
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=HPMCOUNTER3,HPMCOUNTER4,HPMCOUNTER5,HPMCOUNTER6,HPMCOUNTER7,HPMCOUNTER8,HPMCOUNTER9,HPMCOUNTER10,HPMCOUNTER11,HPMCOUNTER12,HPMCOUNTER13,HPMCOUNTER14,HPMCOUNTER15,HPMCOUNTER16,HPMCOUNTER17,HPMCOUNTER18,HPMCOUNTER19,HPMCOUNTER20,HPMCOUNTER21,HPMCOUNTER22,HPMCOUNTER23,HPMCOUNTER24,HPMCOUNTER25,HPMCOUNTER26,HPMCOUNTER27,HPMCOUNTER28,HPMCOUNTER29,HPMCOUNTER30,HPMCOUNTER31
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_icache
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=ICACHE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_dcache
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=DCACHE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_perf_event_pcsel
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=PERF_EVENT_PCSEL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_smode_perf_event_evsel
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=s
    +specific_csrs=PERF_EVENT_EVSEL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
##################################################################################
# User Mode
##################################################################################
- test: csr_umode_fflags
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +enable_fp_extension=1
    +boot_mode=u
    +specific_csrs=FFLAGS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_frm
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=FRM
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_fcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=FCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_vstart
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=VSTART
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_vxsat
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=VXSAT
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_vxrm
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=VXRM
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_vcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=VCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_vl
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=VL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_vtype
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=VTYPE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_vlenb
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +enable_mstatus_vs=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=VLENB
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_dcsr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=DCSR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_dpc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=DPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_dscratch0
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=DSCRATCH0
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_dscratch1
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=DSCRATCH1
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_sstatus
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=SSTATUS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_sie
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=SIE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_sip
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=SIP
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_stvec
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=STVEC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_scounteren
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=SCOUNTEREN
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_sscratch
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=SSCRATCH
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_sepc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=SEPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_scause
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=SCAUSE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_stval
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=STVAL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_senvcfg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=SENVCFG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mstatus
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MSTATUS
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_misa
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MISA
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_medeleg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MEDELEG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mideleg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MIDELEG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mie
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MIE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mtvec
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MTVEC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mcounteren
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MCOUNTEREN
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mscratch
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MSCRATCH
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mepc
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MEPC
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mcause
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MCAUSE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mtval
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MTVAL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mip
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MIP
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_menvcfg
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MENVCFG
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mvendorid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MVENDORID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_marchid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MARCHID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mimpid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MIMPID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mhartid
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MHARTID
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mconfigptr
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MCONFIGPTR
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mcountinhibit
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MCOUNTINHIBIT
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mcycle
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MCYCLE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_minstret
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MINSTRET
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mhpmevent
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MHPMEVENT3,MHPMEVENT4,MHPMEVENT5,MHPMEVENT6,MHPMEVENT7,MHPMEVENT8,MHPMEVENT9,MHPMEVENT10,MHPMEVENT11,MHPMEVENT12,MHPMEVENT13,MHPMEVENT14,MHPMEVENT15,MHPMEVENT16,MHPMEVENT17,MHPMEVENT18,MHPMEVENT19,MHPMEVENT20,MHPMEVENT21,MHPMEVENT22,MHPMEVENT23,MHPMEVENT24,MHPMEVENT25,MHPMEVENT26,MHPMEVENT27,MHPMEVENT28,MHPMEVENT29,MHPMEVENT30,MHPMEVENT31
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_mhpmcounter
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=MHPMCOUNTER3,MHPMCOUNTER4,MHPMCOUNTER5,MHPMCOUNTER6,MHPMCOUNTER7,MHPMCOUNTER8,MHPMCOUNTER9,MHPMCOUNTER10,MHPMCOUNTER11,MHPMCOUNTER12,MHPMCOUNTER13,MHPMCOUNTER14,MHPMCOUNTER15,MHPMCOUNTER16,MHPMCOUNTER17,MHPMCOUNTER18,MHPMCOUNTER19,MHPMCOUNTER20,MHPMCOUNTER21,MHPMCOUNTER22,MHPMCOUNTER23,MHPMCOUNTER24,MHPMCOUNTER25,MHPMCOUNTER26,MHPMCOUNTER27,MHPMCOUNTER28,MHPMCOUNTER29,MHPMCOUNTER30,MHPMCOUNTER31
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_cycle
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=CYCLE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_instret
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=INSTRET
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_hpmcounter
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=HPMCOUNTER3,HPMCOUNTER4,HPMCOUNTER5,HPMCOUNTER6,HPMCOUNTER7,HPMCOUNTER8,HPMCOUNTER9,HPMCOUNTER10,HPMCOUNTER11,HPMCOUNTER12,HPMCOUNTER13,HPMCOUNTER14,HPMCOUNTER15,HPMCOUNTER16,HPMCOUNTER17,HPMCOUNTER18,HPMCOUNTER19,HPMCOUNTER20,HPMCOUNTER21,HPMCOUNTER22,HPMCOUNTER23,HPMCOUNTER24,HPMCOUNTER25,HPMCOUNTER26,HPMCOUNTER27,HPMCOUNTER28,HPMCOUNTER29,HPMCOUNTER30,HPMCOUNTER31
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_icache
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=ICACHE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_dcache
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=DCACHE
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_perf_event_pcsel
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=PERF_EVENT_PCSEL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: csr_umode_perf_event_evsel
  description: >
    Base ISA, no branch instructions
  gen_opts: >
    +instr_cnt=1000
    +num_of_sub_program=0
    +no_data_page=1
    +no_branch_jump=1
    +boot_mode=u
    +specific_csrs=PERF_EVENT_EVSEL
    +report_stats=1
    +directed_instr_0=riscv_more_csr_stream,100
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
