# TCL File Generated by Component Editor 19.1
# Fri May 22 14:54:32 CEST 2020
# DO NOT MODIFY


# 
# ensamblado_procesador "ensamblado_procesador" v1.0
#  2020.05.22.14:54:32
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module ensamblado_procesador
# 
set_module_property DESCRIPTION ""
set_module_property NAME ensamblado_procesador
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME ensamblado_procesador
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ensamblado_procesador
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file constantes.vhd VHDL PATH ../../../../ip/procesador/parametros/constantes.vhd
add_fileset_file retardos.vhd VHDL PATH ../../../../ip/procesador/parametros/retardos.vhd
add_fileset_file tipos.vhd VHDL PATH ../../../../ip/procesador/parametros/tipos.vhd
add_fileset_file mux2_1.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux2_1.vhd
add_fileset_file mux2_32.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux2_32.vhd
add_fileset_file mux2_4.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux2_4.vhd
add_fileset_file mux3_32.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux3_32.vhd
add_fileset_file mux4_32.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux4_32.vhd
add_fileset_file reg1.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg1.vhd
add_fileset_file reg1pe.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg1pe.vhd
add_fileset_file reg32.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg32.vhd
add_fileset_file reg5.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg5.vhd
add_fileset_file reg5pe.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg5pe.vhd
add_fileset_file regN.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/regN.vhd
add_fileset_file regNpe.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/regNpe.vhd
add_fileset_file componentes_procesador.vhd VHDL PATH ../../../../ip/procesador/ensamblado_procesador/componentes_procesador.vhd
add_fileset_file ensamblado_procesador.vhd VHDL PATH ../../../../ip/procesador/ensamblado_procesador/ensamblado_procesador.vhd TOP_LEVEL_FILE
add_fileset_file componentesUP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/componentesUP.vhd
add_fileset_file ensambladoUP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/ensambladoUP.vhd
add_fileset_file componentes_etapaCP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaCP/componentes_etapaCP.vhd
add_fileset_file etapaCP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaCP/etapaCP.vhd
add_fileset_file sumador4.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaCP/COMPONENTES/sumador4.vhd
add_fileset_file fifo.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaB/fifo.vhd
add_fileset_file componentes_etapaB.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaB/componentes_etapaB.vhd
add_fileset_file etapaB.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaB/etapaB.vhd
add_fileset_file componentes_etapaDL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/componentes_etapaDL.vhd
add_fileset_file etapaDL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/etapaDL.vhd
add_fileset_file control_cortocircuitos.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/COMPONENTES/control_cortocircuitos.vhd
add_fileset_file BR.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/COMPONENTES/BR.vhd
add_fileset_file BR_y_corto.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/COMPONENTES/BR_y_corto.vhd
add_fileset_file FMTI.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/COMPONENTES/FMTI.vhd
add_fileset_file componentes_etapaM.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaM/componentes_etapaM.vhd
add_fileset_file etapaM.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaM/etapaM.vhd
add_fileset_file componentes_etapaF.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaF/componentes_etapaF.vhd
add_fileset_file etapaF.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaF/etapaF.vhd
add_fileset_file FMTL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaF/COMPONENTES/FMTL.vhd
add_fileset_file componentes_etapaA.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/componentes_etapaA.vhd
add_fileset_file etapaA.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/etapaA.vhd
add_fileset_file ALU.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/COMPONENTES/ALU.vhd
add_fileset_file EVAL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/COMPONENTES/EVAL.vhd
add_fileset_file FMTE.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/COMPONENTES/FMTE.vhd
add_fileset_file fuerza_bit_0.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/COMPONENTES/fuerza_bit_0.vhd
add_fileset_file componentesUC.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/ensambladoUC/componentesUC.vhd
add_fileset_file ensambladoUC.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/ensambladoUC/ensambladoUC.vhd
add_fileset_file bloqueo_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/bloqueo_A.vhd
add_fileset_file bloqueo_CP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/bloqueo_CP.vhd
add_fileset_file bloqueo_M.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/bloqueo_M.vhd
add_fileset_file riesgo_datos.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/riesgo_datos.vhd
add_fileset_file componentes_camino_control.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/camino_control/componentes_camino_control.vhd
add_fileset_file camino_control.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/camino_control/camino_control.vhd
add_fileset_file LIB.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/LIB/LIB.vhd
add_fileset_file componentes_decoder_DL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/componentes_decoder_DL.vhd
add_fileset_file decoder_procedimientos_pkg.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/decoder_procedimientos_pkg.vhd
add_fileset_file decoder_DL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/decoder_DL.vhd
add_fileset_file decoFMT_DL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/COMPONENTES/decoFMT_DL.vhd
add_fileset_file decoMem_DL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/COMPONENTES/decoMem_DL.vhd
add_fileset_file decocamino.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/COMPONENTES/decocamino.vhd
add_fileset_file decoopALU.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/COMPONENTES/decoopALU.vhd
add_fileset_file componentes_decoder_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/componentes_decoder_A.vhd
add_fileset_file decoder_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/decoder_A.vhd
add_fileset_file decoFMT_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/COMPONENTES/decoFMT_A.vhd
add_fileset_file decoMem_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/COMPONENTES/decoMem_A.vhd
add_fileset_file decoSec.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/COMPONENTES/decoSec.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL ensamblado_procesador
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file constantes.vhd VHDL PATH ../../../../ip/procesador/parametros/constantes.vhd
add_fileset_file retardos.vhd VHDL PATH ../../../../ip/procesador/parametros/retardos.vhd
add_fileset_file tipos.vhd VHDL PATH ../../../../ip/procesador/parametros/tipos.vhd
add_fileset_file mux2_1.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux2_1.vhd
add_fileset_file mux2_32.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux2_32.vhd
add_fileset_file mux2_4.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux2_4.vhd
add_fileset_file mux3_32.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux3_32.vhd
add_fileset_file mux4_32.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/mux4_32.vhd
add_fileset_file reg1.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg1.vhd
add_fileset_file reg1pe.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg1pe.vhd
add_fileset_file reg32.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg32.vhd
add_fileset_file reg5.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg5.vhd
add_fileset_file reg5pe.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/reg5pe.vhd
add_fileset_file regN.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/regN.vhd
add_fileset_file regNpe.vhd VHDL PATH ../../../../ip/procesador/componentes_elementales/regNpe.vhd
add_fileset_file componentes_procesador.vhd VHDL PATH ../../../../ip/procesador/ensamblado_procesador/componentes_procesador.vhd
add_fileset_file ensamblado_procesador.vhd VHDL PATH ../../../../ip/procesador/ensamblado_procesador/ensamblado_procesador.vhd
add_fileset_file componentesUP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/componentesUP.vhd
add_fileset_file ensambladoUP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/ensambladoUP.vhd
add_fileset_file componentes_etapaCP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaCP/componentes_etapaCP.vhd
add_fileset_file etapaCP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaCP/etapaCP.vhd
add_fileset_file sumador4.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaCP/COMPONENTES/sumador4.vhd
add_fileset_file fifo.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaB/fifo.vhd
add_fileset_file componentes_etapaB.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaB/componentes_etapaB.vhd
add_fileset_file etapaB.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaB/etapaB.vhd
add_fileset_file componentes_etapaDL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/componentes_etapaDL.vhd
add_fileset_file etapaDL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/etapaDL.vhd
add_fileset_file control_cortocircuitos.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/COMPONENTES/control_cortocircuitos.vhd
add_fileset_file BR.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/COMPONENTES/BR.vhd
add_fileset_file BR_y_corto.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/COMPONENTES/BR_y_corto.vhd
add_fileset_file FMTI.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaDL/COMPONENTES/FMTI.vhd
add_fileset_file componentes_etapaM.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaM/componentes_etapaM.vhd
add_fileset_file etapaM.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaM/etapaM.vhd
add_fileset_file componentes_etapaF.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaF/componentes_etapaF.vhd
add_fileset_file etapaF.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaF/etapaF.vhd
add_fileset_file FMTL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaF/COMPONENTES/FMTL.vhd
add_fileset_file componentes_etapaA.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/componentes_etapaA.vhd
add_fileset_file etapaA.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/etapaA.vhd
add_fileset_file ALU.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/COMPONENTES/ALU.vhd
add_fileset_file EVAL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/COMPONENTES/EVAL.vhd
add_fileset_file FMTE.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/COMPONENTES/FMTE.vhd
add_fileset_file fuerza_bit_0.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UP/COMPONENTES/etapaA/COMPONENTES/fuerza_bit_0.vhd
add_fileset_file componentesUC.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/ensambladoUC/componentesUC.vhd
add_fileset_file ensambladoUC.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/ensambladoUC/ensambladoUC.vhd
add_fileset_file bloqueo_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/bloqueo_A.vhd
add_fileset_file bloqueo_CP.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/bloqueo_CP.vhd
add_fileset_file bloqueo_M.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/bloqueo_M.vhd
add_fileset_file riesgo_datos.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/riesgo_datos.vhd
add_fileset_file componentes_camino_control.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/camino_control/componentes_camino_control.vhd
add_fileset_file camino_control.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/camino_control/camino_control.vhd
add_fileset_file LIB.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/LIB/LIB.vhd
add_fileset_file componentes_decoder_DL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/componentes_decoder_DL.vhd
add_fileset_file decoder_procedimientos_pkg.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/decoder_procedimientos_pkg.vhd
add_fileset_file decoder_DL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/decoder_DL.vhd
add_fileset_file decoFMT_DL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/COMPONENTES/decoFMT_DL.vhd
add_fileset_file decoMem_DL.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/COMPONENTES/decoMem_DL.vhd
add_fileset_file decocamino.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/COMPONENTES/decocamino.vhd
add_fileset_file decoopALU.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_DL/COMPONENTES/decoopALU.vhd
add_fileset_file componentes_decoder_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/componentes_decoder_A.vhd
add_fileset_file decoder_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/decoder_A.vhd
add_fileset_file decoFMT_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/COMPONENTES/decoFMT_A.vhd
add_fileset_file decoMem_A.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/COMPONENTES/decoMem_A.vhd
add_fileset_file decoSec.vhd VHDL PATH ../../../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER_A/COMPONENTES/decoSec.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink reloj clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink Pcero reset Input 1


# 
# connection point avalon_master_B
# 
add_interface avalon_master_B avalon start
set_interface_property avalon_master_B addressUnits SYMBOLS
set_interface_property avalon_master_B associatedClock clock_sink
set_interface_property avalon_master_B associatedReset reset_sink
set_interface_property avalon_master_B bitsPerSymbol 8
set_interface_property avalon_master_B burstOnBurstBoundariesOnly false
set_interface_property avalon_master_B burstcountUnits WORDS
set_interface_property avalon_master_B doStreamReads false
set_interface_property avalon_master_B doStreamWrites false
set_interface_property avalon_master_B holdTime 0
set_interface_property avalon_master_B linewrapBursts false
set_interface_property avalon_master_B maximumPendingReadTransactions 0
set_interface_property avalon_master_B maximumPendingWriteTransactions 0
set_interface_property avalon_master_B readLatency 0
set_interface_property avalon_master_B readWaitTime 1
set_interface_property avalon_master_B setupTime 0
set_interface_property avalon_master_B timingUnits Cycles
set_interface_property avalon_master_B writeWaitTime 0
set_interface_property avalon_master_B ENABLED true
set_interface_property avalon_master_B EXPORT_OF ""
set_interface_property avalon_master_B PORT_NAME_MAP ""
set_interface_property avalon_master_B CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_B SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_B address_B address Output 32
add_interface_port avalon_master_B readdata_B readdata Input 32
add_interface_port avalon_master_B read_B read Output 1
add_interface_port avalon_master_B byteenable_B byteenable Output 4
add_interface_port avalon_master_B waitrequest_B waitrequest Input 1
add_interface_port avalon_master_B readdatavalid_B readdatavalid Input 1


# 
# connection point avalon_master_M
# 
add_interface avalon_master_M avalon start
set_interface_property avalon_master_M addressUnits SYMBOLS
set_interface_property avalon_master_M associatedClock clock_sink
set_interface_property avalon_master_M associatedReset reset_sink
set_interface_property avalon_master_M bitsPerSymbol 8
set_interface_property avalon_master_M burstOnBurstBoundariesOnly false
set_interface_property avalon_master_M burstcountUnits WORDS
set_interface_property avalon_master_M doStreamReads false
set_interface_property avalon_master_M doStreamWrites false
set_interface_property avalon_master_M holdTime 0
set_interface_property avalon_master_M linewrapBursts false
set_interface_property avalon_master_M maximumPendingReadTransactions 0
set_interface_property avalon_master_M maximumPendingWriteTransactions 0
set_interface_property avalon_master_M readLatency 0
set_interface_property avalon_master_M readWaitTime 1
set_interface_property avalon_master_M setupTime 0
set_interface_property avalon_master_M timingUnits Cycles
set_interface_property avalon_master_M writeWaitTime 0
set_interface_property avalon_master_M ENABLED true
set_interface_property avalon_master_M EXPORT_OF ""
set_interface_property avalon_master_M PORT_NAME_MAP ""
set_interface_property avalon_master_M CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_M SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_M address_M address Output 32
add_interface_port avalon_master_M byteenable_M byteenable Output 4
add_interface_port avalon_master_M read_M read Output 1
add_interface_port avalon_master_M readdata_M readdata Input 32
add_interface_port avalon_master_M readdatavalid_M readdatavalid Input 1
add_interface_port avalon_master_M waitrequest_M waitrequest Input 1
add_interface_port avalon_master_M write_M write Output 1
add_interface_port avalon_master_M writedata_M writedata Output 32

