
miracode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001bb80  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b8  0801bd40  0801bd40  0002bd40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c5f8  0801c5f8  00030360  2**0
                  CONTENTS
  4 .ARM          00000008  0801c5f8  0801c5f8  0002c5f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c600  0801c600  00030360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c600  0801c600  0002c600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c604  0801c604  0002c604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000360  20000000  0801c608  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ce4  20000360  0801c968  00030360  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20003044  0801c968  00033044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030360  2**0
                  CONTENTS, READONLY
 12 .debug_info   00047854  00000000  00000000  00030390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000682e  00000000  00000000  00077be4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000035b0  00000000  00000000  0007e418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003340  00000000  00000000  000819c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035526  00000000  00000000  00084d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003ba28  00000000  00000000  000ba22e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00129ffc  00000000  00000000  000f5c56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0021fc52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fab8  00000000  00000000  0021fca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0022f75c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0022f828  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000360 	.word	0x20000360
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0801bd28 	.word	0x0801bd28

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000364 	.word	0x20000364
 80001fc:	0801bd28 	.word	0x0801bd28

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c8c:	f000 b974 	b.w	8000f78 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468e      	mov	lr, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14d      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4694      	mov	ip, r2
 8000cba:	d969      	bls.n	8000d90 <__udivmoddi4+0xe8>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b152      	cbz	r2, 8000cd8 <__udivmoddi4+0x30>
 8000cc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cc6:	f1c2 0120 	rsb	r1, r2, #32
 8000cca:	fa20 f101 	lsr.w	r1, r0, r1
 8000cce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cd6:	4094      	lsls	r4, r2
 8000cd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cdc:	0c21      	lsrs	r1, r4, #16
 8000cde:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce2:	fa1f f78c 	uxth.w	r7, ip
 8000ce6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cee:	fb06 f107 	mul.w	r1, r6, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cfe:	f080 811f 	bcs.w	8000f40 <__udivmoddi4+0x298>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 811c 	bls.w	8000f40 <__udivmoddi4+0x298>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d1c:	fb00 f707 	mul.w	r7, r0, r7
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x92>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2c:	f080 810a 	bcs.w	8000f44 <__udivmoddi4+0x29c>
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	f240 8107 	bls.w	8000f44 <__udivmoddi4+0x29c>
 8000d36:	4464      	add	r4, ip
 8000d38:	3802      	subs	r0, #2
 8000d3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3e:	1be4      	subs	r4, r4, r7
 8000d40:	2600      	movs	r6, #0
 8000d42:	b11d      	cbz	r5, 8000d4c <__udivmoddi4+0xa4>
 8000d44:	40d4      	lsrs	r4, r2
 8000d46:	2300      	movs	r3, #0
 8000d48:	e9c5 4300 	strd	r4, r3, [r5]
 8000d4c:	4631      	mov	r1, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0xc2>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80ef 	beq.w	8000f3a <__udivmoddi4+0x292>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x160>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xd4>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80f9 	bhi.w	8000f6e <__udivmoddi4+0x2c6>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	469e      	mov	lr, r3
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e0      	beq.n	8000d4c <__udivmoddi4+0xa4>
 8000d8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d8e:	e7dd      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000d90:	b902      	cbnz	r2, 8000d94 <__udivmoddi4+0xec>
 8000d92:	deff      	udf	#255	; 0xff
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	f040 8092 	bne.w	8000ec2 <__udivmoddi4+0x21a>
 8000d9e:	eba1 010c 	sub.w	r1, r1, ip
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2601      	movs	r6, #1
 8000dac:	0c20      	lsrs	r0, r4, #16
 8000dae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db2:	fb07 1113 	mls	r1, r7, r3, r1
 8000db6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dba:	fb0e f003 	mul.w	r0, lr, r3
 8000dbe:	4288      	cmp	r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x12c>
 8000dc2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x12a>
 8000dcc:	4288      	cmp	r0, r1
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2c0>
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ddc:	fb07 1110 	mls	r1, r7, r0, r1
 8000de0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x156>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x154>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2ca>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x9a>
 8000e08:	f1c6 0720 	rsb	r7, r6, #32
 8000e0c:	40b3      	lsls	r3, r6
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	40f9      	lsrs	r1, r7
 8000e22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e26:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e2e:	0c20      	lsrs	r0, r4, #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fb09 1118 	mls	r1, r9, r8, r1
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e40:	4288      	cmp	r0, r1
 8000e42:	fa02 f206 	lsl.w	r2, r2, r6
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b8>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2bc>
 8000e54:	4288      	cmp	r0, r1
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2bc>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e68:	fb09 1110 	mls	r1, r9, r0, r1
 8000e6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e74:	458e      	cmp	lr, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1e2>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2b4>
 8000e82:	458e      	cmp	lr, r1
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2b4>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e92:	eba1 010e 	sub.w	r1, r1, lr
 8000e96:	42a1      	cmp	r1, r4
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46a6      	mov	lr, r4
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x2a4>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x2a0>
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x212>
 8000ea2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ea6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8000eae:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb2:	40f1      	lsrs	r1, r6
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eba:	2600      	movs	r6, #0
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	f1c2 0320 	rsb	r3, r2, #32
 8000ec6:	40d8      	lsrs	r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	4301      	orrs	r1, r0
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee4:	0c0b      	lsrs	r3, r1, #16
 8000ee6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eea:	fb00 f60e 	mul.w	r6, r0, lr
 8000eee:	429e      	cmp	r6, r3
 8000ef0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x260>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b8>
 8000f00:	429e      	cmp	r6, r3
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b8>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f10:	fb07 3316 	mls	r3, r7, r6, r3
 8000f14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f18:	fb06 f30e 	mul.w	r3, r6, lr
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x28a>
 8000f20:	eb1c 0101 	adds.w	r1, ip, r1
 8000f24:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2e:	3e02      	subs	r6, #2
 8000f30:	4461      	add	r1, ip
 8000f32:	1ac9      	subs	r1, r1, r3
 8000f34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0x104>
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e705      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e3      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6f8      	b.n	8000d3a <__udivmoddi4+0x92>
 8000f48:	454b      	cmp	r3, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x28a>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1e2>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b8>
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x12c>
 8000f6e:	4630      	mov	r0, r6
 8000f70:	e709      	b.n	8000d86 <__udivmoddi4+0xde>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x156>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <bmp3_init>:
 *  @brief This API is the entry point.
 *  It performs the selection of I2C/SPI read mechanism according to the
 *  selected interface and reads the chip-id and calibration data of the sensor.
 */
int8_t bmp3_init(struct bmp3_dev *dev)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	73bb      	strb	r3, [r7, #14]

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f001 fbd6 	bl	800273a <null_ptr_check>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMP3_OK)
 8000f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d131      	bne.n	8000ffe <bmp3_init+0x82>
    {
        /* Read mechanism according to selected interface */
        if (dev->intf != BMP3_I2C_INTF)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	7a1b      	ldrb	r3, [r3, #8]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d003      	beq.n	8000faa <bmp3_init+0x2e>
        {
            /* If SPI interface is selected, read extra byte */
            dev->dummy_byte = 1;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	729a      	strb	r2, [r3, #10]
 8000fa8:	e002      	b.n	8000fb0 <bmp3_init+0x34>
        }
        else
        {
            /* If I2C interface is selected, no need to read
             * extra byte */
            dev->dummy_byte = 0;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2200      	movs	r2, #0
 8000fae:	729a      	strb	r2, [r3, #10]

	/* Read the chip-id of bmp3 sensor */
        //rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
	
        /* Read the chip-id of bmp3 sensor */
        rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
 8000fb0:	f107 010e 	add.w	r1, r7, #14
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f000 f826 	bl	800100a <bmp3_get_regs>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8000fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d119      	bne.n	8000ffe <bmp3_init+0x82>
        {
            /* Check for chip id validity */
            if ((chip_id == BMP3_CHIP_ID) || (chip_id == BMP390_CHIP_ID))
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	2b50      	cmp	r3, #80	; 0x50
 8000fce:	d002      	beq.n	8000fd6 <bmp3_init+0x5a>
 8000fd0:	7bbb      	ldrb	r3, [r7, #14]
 8000fd2:	2b60      	cmp	r3, #96	; 0x60
 8000fd4:	d111      	bne.n	8000ffa <bmp3_init+0x7e>
            {
                dev->chip_id = chip_id;
 8000fd6:	7bba      	ldrb	r2, [r7, #14]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bmp3_soft_reset(dev);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f000 f9ae 	bl	800133e <bmp3_soft_reset>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8000fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d107      	bne.n	8000ffe <bmp3_init+0x82>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 fb4e 	bl	8001690 <get_calib_data>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8000ff8:	e001      	b.n	8000ffe <bmp3_init+0x82>
                }
            }
            else
            {
                rslt = BMP3_E_DEV_NOT_FOUND;
 8000ffa:	23f9      	movs	r3, #249	; 0xf9
 8000ffc:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <bmp3_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmp3_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 800100a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800100e:	b08b      	sub	sp, #44	; 0x2c
 8001010:	af00      	add	r7, sp, #0
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	4603      	mov	r3, r0
 800101a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t idx;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800101c:	6838      	ldr	r0, [r7, #0]
 800101e:	f001 fb8c 	bl	800273a <null_ptr_check>
 8001022:	4603      	mov	r3, r0
 8001024:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    /* Proceed if null check is fine */
    if ((rslt == BMP3_OK) && (reg_data != NULL))
 8001028:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800102c:	2b00      	cmp	r3, #0
 800102e:	d172      	bne.n	8001116 <bmp3_get_regs+0x10c>
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d06f      	beq.n	8001116 <bmp3_get_regs+0x10c>
    {
 8001036:	466b      	mov	r3, sp
 8001038:	461e      	mov	r6, r3
        uint32_t temp_len = len + dev->dummy_byte;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	7a9b      	ldrb	r3, [r3, #10]
 800103e:	461a      	mov	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4413      	add	r3, r2
 8001044:	61fb      	str	r3, [r7, #28]
        uint8_t temp_buff[len + dev->dummy_byte];
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	7a9b      	ldrb	r3, [r3, #10]
 800104a:	461a      	mov	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	18d1      	adds	r1, r2, r3
 8001050:	460b      	mov	r3, r1
 8001052:	3b01      	subs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
 8001056:	2300      	movs	r3, #0
 8001058:	4688      	mov	r8, r1
 800105a:	4699      	mov	r9, r3
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001068:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800106c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001070:	2300      	movs	r3, #0
 8001072:	460c      	mov	r4, r1
 8001074:	461d      	mov	r5, r3
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	00eb      	lsls	r3, r5, #3
 8001080:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001084:	00e2      	lsls	r2, r4, #3
 8001086:	1dcb      	adds	r3, r1, #7
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	ebad 0d03 	sub.w	sp, sp, r3
 8001090:	466b      	mov	r3, sp
 8001092:	3300      	adds	r3, #0
 8001094:	617b      	str	r3, [r7, #20]

        /* If interface selected is SPI */
        if (dev->intf != BMP3_I2C_INTF)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	7a1b      	ldrb	r3, [r3, #8]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d025      	beq.n	80010ea <bmp3_get_regs+0xe0>
        {
            reg_addr = reg_addr | 0x80;
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010a4:	73fb      	strb	r3, [r7, #15]

            /* Read the data from the register */
            dev->intf_rslt = dev->read(reg_addr, temp_buff, temp_len, dev->intf_ptr);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	68dc      	ldr	r4, [r3, #12]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	7bf8      	ldrb	r0, [r7, #15]
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	6979      	ldr	r1, [r7, #20]
 80010b4:	47a0      	blx	r4
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	725a      	strb	r2, [r3, #9]
            for (idx = 0; idx < len; idx++)
 80010be:	2300      	movs	r3, #0
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
 80010c2:	e00d      	b.n	80010e0 <bmp3_get_regs+0xd6>
            {
                reg_data[idx] = temp_buff[idx + dev->dummy_byte];
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	7a9b      	ldrb	r3, [r3, #10]
 80010c8:	461a      	mov	r2, r3
 80010ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010cc:	441a      	add	r2, r3
 80010ce:	68b9      	ldr	r1, [r7, #8]
 80010d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d2:	440b      	add	r3, r1
 80010d4:	6979      	ldr	r1, [r7, #20]
 80010d6:	5c8a      	ldrb	r2, [r1, r2]
 80010d8:	701a      	strb	r2, [r3, #0]
            for (idx = 0; idx < len; idx++)
 80010da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010dc:	3301      	adds	r3, #1
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
 80010e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d3ed      	bcc.n	80010c4 <bmp3_get_regs+0xba>
 80010e8:	e00b      	b.n	8001102 <bmp3_get_regs+0xf8>
            }
        }
        else
        {
            /* Read the data using I2C */
            dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	68dc      	ldr	r4, [r3, #12]
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	7bf8      	ldrb	r0, [r7, #15]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	68b9      	ldr	r1, [r7, #8]
 80010f8:	47a0      	blx	r4
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	725a      	strb	r2, [r3, #9]
        }

        /* Check for communication error */
        if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <bmp3_get_regs+0x108>
        {
            rslt = BMP3_E_COMM_FAIL;
 800110c:	23fe      	movs	r3, #254	; 0xfe
 800110e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001112:	46b5      	mov	sp, r6
    {
 8001114:	e002      	b.n	800111c <bmp3_get_regs+0x112>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001116:	23ff      	movs	r3, #255	; 0xff
 8001118:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }

    return rslt;
 800111c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
}
 8001120:	4618      	mov	r0, r3
 8001122:	372c      	adds	r7, #44	; 0x2c
 8001124:	46bd      	mov	sp, r7
 8001126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800112a <bmp3_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmp3_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 800112a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800112e:	b089      	sub	sp, #36	; 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
 8001138:	603b      	str	r3, [r7, #0]
 800113a:	466b      	mov	r3, sp
 800113c:	461e      	mov	r6, r3
    int8_t rslt;
    uint8_t temp_buff[len * 2];
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	0059      	lsls	r1, r3, #1
 8001142:	460b      	mov	r3, r1
 8001144:	3b01      	subs	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	2300      	movs	r3, #0
 800114a:	4688      	mov	r8, r1
 800114c:	4699      	mov	r9, r3
 800114e:	f04f 0200 	mov.w	r2, #0
 8001152:	f04f 0300 	mov.w	r3, #0
 8001156:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800115a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800115e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001162:	2300      	movs	r3, #0
 8001164:	460c      	mov	r4, r1
 8001166:	461d      	mov	r5, r3
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	00eb      	lsls	r3, r5, #3
 8001172:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001176:	00e2      	lsls	r2, r4, #3
 8001178:	1dcb      	adds	r3, r1, #7
 800117a:	08db      	lsrs	r3, r3, #3
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	ebad 0d03 	sub.w	sp, sp, r3
 8001182:	466b      	mov	r3, sp
 8001184:	3300      	adds	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8001188:	6838      	ldr	r0, [r7, #0]
 800118a:	f001 fad6 	bl	800273a <null_ptr_check>
 800118e:	4603      	mov	r3, r0
 8001190:	76fb      	strb	r3, [r7, #27]

    /* Check for arguments validity */
    if ((rslt == BMP3_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001192:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d14c      	bne.n	8001234 <bmp3_set_regs+0x10a>
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d049      	beq.n	8001234 <bmp3_set_regs+0x10a>
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d046      	beq.n	8001234 <bmp3_set_regs+0x10a>
    {
        if (len != 0)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d040      	beq.n	800122e <bmp3_set_regs+0x104>
        {
            temp_buff[0] = reg_data[0];
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	781a      	ldrb	r2, [r3, #0]
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf == BMP3_SPI_INTF)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	7a1b      	ldrb	r3, [r3, #8]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d114      	bne.n	80011e6 <bmp3_set_regs+0xbc>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011bc:	2300      	movs	r3, #0
 80011be:	76bb      	strb	r3, [r7, #26]
 80011c0:	e00d      	b.n	80011de <bmp3_set_regs+0xb4>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80011c2:	7ebb      	ldrb	r3, [r7, #26]
 80011c4:	68fa      	ldr	r2, [r7, #12]
 80011c6:	4413      	add	r3, r2
 80011c8:	781a      	ldrb	r2, [r3, #0]
 80011ca:	7ebb      	ldrb	r3, [r7, #26]
 80011cc:	68f9      	ldr	r1, [r7, #12]
 80011ce:	440b      	add	r3, r1
 80011d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011d8:	7ebb      	ldrb	r3, [r7, #26]
 80011da:	3301      	adds	r3, #1
 80011dc:	76bb      	strb	r3, [r7, #26]
 80011de:	7ebb      	ldrb	r3, [r7, #26]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d8ed      	bhi.n	80011c2 <bmp3_set_regs+0x98>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d909      	bls.n	8001200 <bmp3_set_regs+0xd6>
            {
                /* Interleave register address w.r.t data for
                 * burst write*/
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	6939      	ldr	r1, [r7, #16]
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	f000 fa71 	bl	80016da <interleave_reg_addr>
                temp_len = len * 2;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	61fb      	str	r3, [r7, #28]
 80011fe:	e001      	b.n	8001204 <bmp3_set_regs+0xda>
            }
            else
            {
                temp_len = len;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	61fb      	str	r3, [r7, #28]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	691c      	ldr	r4, [r3, #16]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	7818      	ldrb	r0, [r3, #0]
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	69fa      	ldr	r2, [r7, #28]
 8001212:	6939      	ldr	r1, [r7, #16]
 8001214:	47a0      	blx	r4
 8001216:	4603      	mov	r3, r0
 8001218:	461a      	mov	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	725a      	strb	r2, [r3, #9]

            /* Check for communication error */
            if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d008      	beq.n	800123a <bmp3_set_regs+0x110>
            {
                rslt = BMP3_E_COMM_FAIL;
 8001228:	23fe      	movs	r3, #254	; 0xfe
 800122a:	76fb      	strb	r3, [r7, #27]
        if (len != 0)
 800122c:	e005      	b.n	800123a <bmp3_set_regs+0x110>
            }
        }
        else
        {
            rslt = BMP3_E_INVALID_LEN;
 800122e:	23fa      	movs	r3, #250	; 0xfa
 8001230:	76fb      	strb	r3, [r7, #27]
        if (len != 0)
 8001232:	e002      	b.n	800123a <bmp3_set_regs+0x110>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001234:	23ff      	movs	r3, #255	; 0xff
 8001236:	76fb      	strb	r3, [r7, #27]
 8001238:	e000      	b.n	800123c <bmp3_set_regs+0x112>
        if (len != 0)
 800123a:	bf00      	nop
    }

    return rslt;
 800123c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001240:	46b5      	mov	sp, r6
}
 8001242:	4618      	mov	r0, r3
 8001244:	3724      	adds	r7, #36	; 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800124c <bmp3_set_sensor_settings>:
 * @brief This API sets the power control(pressure enable and
 * temperature enable), over sampling, ODR and filter
 * settings in the sensor.
 */
int8_t bmp3_set_sensor_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 8001258:	2300      	movs	r3, #0
 800125a:	75fb      	strb	r3, [r7, #23]

    if (settings != NULL)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d03a      	beq.n	80012d8 <bmp3_set_sensor_settings+0x8c>
    {

        if (are_settings_changed(BMP3_POWER_CNTL, desired_settings))
 8001262:	68f9      	ldr	r1, [r7, #12]
 8001264:	2006      	movs	r0, #6
 8001266:	f001 fa50 	bl	800270a <are_settings_changed>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d006      	beq.n	800127e <bmp3_set_sensor_settings+0x32>
        {
            /* Set the power control settings */
            rslt = set_pwr_ctrl_settings(desired_settings, settings, dev);
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	68b9      	ldr	r1, [r7, #8]
 8001274:	68f8      	ldr	r0, [r7, #12]
 8001276:	f000 fa96 	bl	80017a6 <set_pwr_ctrl_settings>
 800127a:	4603      	mov	r3, r0
 800127c:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ODR_FILTER, desired_settings))
 800127e:	68f9      	ldr	r1, [r7, #12]
 8001280:	20f0      	movs	r0, #240	; 0xf0
 8001282:	f001 fa42 	bl	800270a <are_settings_changed>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d006      	beq.n	800129a <bmp3_set_sensor_settings+0x4e>
        {
            /* Set the over sampling, ODR and filter settings */
            rslt = set_odr_filter_settings(desired_settings, settings, dev);
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	68b9      	ldr	r1, [r7, #8]
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f000 fad7 	bl	8001844 <set_odr_filter_settings>
 8001296:	4603      	mov	r3, r0
 8001298:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_INT_CTRL, desired_settings))
 800129a:	68f9      	ldr	r1, [r7, #12]
 800129c:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 80012a0:	f001 fa33 	bl	800270a <are_settings_changed>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d006      	beq.n	80012b8 <bmp3_set_sensor_settings+0x6c>
        {
            /* Set the interrupt control settings */
            rslt = set_int_ctrl_settings(desired_settings, settings, dev);
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	68f8      	ldr	r0, [r7, #12]
 80012b0:	f000 fb36 	bl	8001920 <set_int_ctrl_settings>
 80012b4:	4603      	mov	r3, r0
 80012b6:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ADV_SETT, desired_settings))
 80012b8:	68f9      	ldr	r1, [r7, #12]
 80012ba:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 80012be:	f001 fa24 	bl	800270a <are_settings_changed>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d009      	beq.n	80012dc <bmp3_set_sensor_settings+0x90>
        {
            /* Set the advance settings */
            rslt = set_advance_settings(desired_settings, settings, dev);
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	68b9      	ldr	r1, [r7, #8]
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 fba1 	bl	8001a14 <set_advance_settings>
 80012d2:	4603      	mov	r3, r0
 80012d4:	75fb      	strb	r3, [r7, #23]
 80012d6:	e001      	b.n	80012dc <bmp3_set_sensor_settings+0x90>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80012d8:	23ff      	movs	r3, #255	; 0xff
 80012da:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <bmp3_get_status>:
 * @brief This API gets the command ready, data ready for pressure and
 * temperature and interrupt (fifo watermark, fifo full, data ready) and
 * error status from the sensor.
 */
int8_t bmp3_get_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (status != NULL)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01a      	beq.n	800132e <bmp3_get_status+0x46>
    {
        rslt = get_sensor_status(status, dev);
 80012f8:	6839      	ldr	r1, [r7, #0]
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f001 fa41 	bl	8002782 <get_sensor_status>
 8001300:	4603      	mov	r3, r0
 8001302:	73fb      	strb	r3, [r7, #15]

        /* Proceed further if the earlier operation is fine */
        if (rslt == BMP3_OK)
 8001304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d112      	bne.n	8001332 <bmp3_get_status+0x4a>
        {
            rslt = get_int_status(status, dev);
 800130c:	6839      	ldr	r1, [r7, #0]
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f001 fa7a 	bl	8002808 <get_int_status>
 8001314:	4603      	mov	r3, r0
 8001316:	73fb      	strb	r3, [r7, #15]

            /* Proceed further if the earlier operation is fine */
            if (rslt == BMP3_OK)
 8001318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d108      	bne.n	8001332 <bmp3_get_status+0x4a>
            {
                /* Get the error status */
                rslt = get_err_status(status, dev);
 8001320:	6839      	ldr	r1, [r7, #0]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f001 fa9e 	bl	8002864 <get_err_status>
 8001328:	4603      	mov	r3, r0
 800132a:	73fb      	strb	r3, [r7, #15]
 800132c:	e001      	b.n	8001332 <bmp3_get_status+0x4a>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 800132e:	23ff      	movs	r3, #255	; 0xff
 8001330:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001332:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <bmp3_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bmp3_soft_reset(struct bmp3_dev *dev)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b084      	sub	sp, #16
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CMD;
 8001346:	237e      	movs	r3, #126	; 0x7e
 8001348:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BMP3_SOFT_RESET;
 800134a:	23b6      	movs	r3, #182	; 0xb6
 800134c:	737b      	strb	r3, [r7, #13]
    uint8_t cmd_rdy_status;
    uint8_t cmd_err_status;

    /* Check for command ready status */
    rslt = bmp3_get_regs(BMP3_REG_SENS_STATUS, &cmd_rdy_status, 1, dev);
 800134e:	f107 010c 	add.w	r1, r7, #12
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	2003      	movs	r0, #3
 8001358:	f7ff fe57 	bl	800100a <bmp3_get_regs>
 800135c:	4603      	mov	r3, r0
 800135e:	73fb      	strb	r3, [r7, #15]

    /* Device is ready to accept new command */
    if ((cmd_rdy_status & BMP3_CMD_RDY) && (rslt == BMP3_OK))
 8001360:	7b3b      	ldrb	r3, [r7, #12]
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	2b00      	cmp	r3, #0
 8001368:	d02d      	beq.n	80013c6 <bmp3_soft_reset+0x88>
 800136a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d129      	bne.n	80013c6 <bmp3_soft_reset+0x88>
    {
        /* Write the soft reset command in the sensor */
        rslt = bmp3_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001372:	f107 010d 	add.w	r1, r7, #13
 8001376:	f107 000e 	add.w	r0, r7, #14
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f7ff fed4 	bl	800112a <bmp3_set_regs>
 8001382:	4603      	mov	r3, r0
 8001384:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8001386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d11b      	bne.n	80013c6 <bmp3_soft_reset+0x88>
        {
            /* Wait for 2 ms */
            dev->delay_us(2000, dev->intf_ptr);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6852      	ldr	r2, [r2, #4]
 8001396:	4611      	mov	r1, r2
 8001398:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800139c:	4798      	blx	r3

            /* Read for command error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &cmd_err_status, 1, dev);
 800139e:	f107 010b 	add.w	r1, r7, #11
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	2002      	movs	r0, #2
 80013a8:	f7ff fe2f 	bl	800100a <bmp3_get_regs>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]

            /* check for command error status */
            if ((cmd_err_status & BMP3_REG_CMD) || (rslt != BMP3_OK))
 80013b0:	7afb      	ldrb	r3, [r7, #11]
 80013b2:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d103      	bne.n	80013c2 <bmp3_soft_reset+0x84>
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <bmp3_soft_reset+0x88>
            {
                /* Command not written hence return
                 * error */
                rslt = BMP3_E_CMD_EXEC_FAILED;
 80013c2:	23fc      	movs	r3, #252	; 0xfc
 80013c4:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80013c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <bmp3_set_op_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bmp3_set_op_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b084      	sub	sp, #16
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
 80013da:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80013dc:	6838      	ldr	r0, [r7, #0]
 80013de:	f001 f9ac 	bl	800273a <null_ptr_check>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]

    if ((rslt == BMP3_OK) && (settings != NULL))
 80013e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d139      	bne.n	8001462 <bmp3_set_op_mode+0x90>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d036      	beq.n	8001462 <bmp3_set_op_mode+0x90>
    {
        uint8_t curr_mode = settings->op_mode;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	73bb      	strb	r3, [r7, #14]

        rslt = bmp3_get_op_mode(&last_set_mode, dev);
 80013fa:	f107 030d 	add.w	r3, r7, #13
 80013fe:	6839      	ldr	r1, [r7, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 f838 	bl	8001476 <bmp3_get_op_mode>
 8001406:	4603      	mov	r3, r0
 8001408:	73fb      	strb	r3, [r7, #15]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode */
        if ((last_set_mode != BMP3_MODE_SLEEP) && (rslt == BMP3_OK))
 800140a:	7b7b      	ldrb	r3, [r7, #13]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d010      	beq.n	8001432 <bmp3_set_op_mode+0x60>
 8001410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d10c      	bne.n	8001432 <bmp3_set_op_mode+0x60>
        {
            /* Device should be put to sleep before transiting to
             * forced mode or normal mode */
            rslt = put_device_to_sleep(dev);
 8001418:	6838      	ldr	r0, [r7, #0]
 800141a:	f000 f8f7 	bl	800160c <put_device_to_sleep>
 800141e:	4603      	mov	r3, r0
 8001420:	73fb      	strb	r3, [r7, #15]

            /* Give some time for device to go into sleep mode */
            dev->delay_us(5000, dev->intf_ptr);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	6852      	ldr	r2, [r2, #4]
 800142a:	4611      	mov	r1, r2
 800142c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001430:	4798      	blx	r3
        }

        /* Set the power mode */
        if (rslt == BMP3_OK)
 8001432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d116      	bne.n	8001468 <bmp3_set_op_mode+0x96>
        {
            if (curr_mode == BMP3_MODE_NORMAL)
 800143a:	7bbb      	ldrb	r3, [r7, #14]
 800143c:	2b03      	cmp	r3, #3
 800143e:	d106      	bne.n	800144e <bmp3_set_op_mode+0x7c>
            {
                /* Set normal mode and validate
                 * necessary settings */
                rslt = set_normal_mode(settings, dev);
 8001440:	6839      	ldr	r1, [r7, #0]
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f879 	bl	800153a <set_normal_mode>
 8001448:	4603      	mov	r3, r0
 800144a:	73fb      	strb	r3, [r7, #15]
    {
 800144c:	e00c      	b.n	8001468 <bmp3_set_op_mode+0x96>
            }
            else if (curr_mode == BMP3_MODE_FORCED)
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d109      	bne.n	8001468 <bmp3_set_op_mode+0x96>
            {
                /* Set forced mode */
                rslt = write_power_mode(settings, dev);
 8001454:	6839      	ldr	r1, [r7, #0]
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f000 f8a2 	bl	80015a0 <write_power_mode>
 800145c:	4603      	mov	r3, r0
 800145e:	73fb      	strb	r3, [r7, #15]
    {
 8001460:	e002      	b.n	8001468 <bmp3_set_op_mode+0x96>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001462:	23ff      	movs	r3, #255	; 0xff
 8001464:	73fb      	strb	r3, [r7, #15]
 8001466:	e000      	b.n	800146a <bmp3_set_op_mode+0x98>
    {
 8001468:	bf00      	nop
    }

    return rslt;
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <bmp3_get_op_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bmp3_get_op_mode(uint8_t *op_mode, struct bmp3_dev *dev)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b084      	sub	sp, #16
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
 800147e:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (op_mode != NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d011      	beq.n	80014aa <bmp3_get_op_mode+0x34>
    {
        /* Read the power mode register */
        rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, op_mode, 1, dev);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	2201      	movs	r2, #1
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	201b      	movs	r0, #27
 800148e:	f7ff fdbc 	bl	800100a <bmp3_get_regs>
 8001492:	4603      	mov	r3, r0
 8001494:	73fb      	strb	r3, [r7, #15]

        /* Assign the power mode in the device structure */
        *op_mode = BMP3_GET_BITS(*op_mode, BMP3_OP_MODE);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	111b      	asrs	r3, r3, #4
 800149c:	b2db      	uxtb	r3, r3
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	701a      	strb	r2, [r3, #0]
 80014a8:	e001      	b.n	80014ae <bmp3_get_op_mode+0x38>
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80014aa:	23ff      	movs	r3, #255	; 0xff
 80014ac:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <bmp3_get_sensor_data>:
 * @brief This API reads the pressure, temperature or both data from the
 * sensor, compensates the data and store it in the bmp3_data structure
 * instance passed by the user.
 */
int8_t bmp3_get_sensor_data(uint8_t sensor_comp, struct bmp3_data *comp_data, struct bmp3_dev *dev)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b08a      	sub	sp, #40	; 0x28
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure and temperature data read from
     * the sensor */
    uint8_t reg_data[BMP3_LEN_P_T_DATA] = { 0 };
 80014c8:	2300      	movs	r3, #0
 80014ca:	623b      	str	r3, [r7, #32]
 80014cc:	2300      	movs	r3, #0
 80014ce:	84bb      	strh	r3, [r7, #36]	; 0x24
    struct bmp3_uncomp_data uncomp_data = { 0 };
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]

    if (comp_data != NULL)
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d021      	beq.n	8001528 <bmp3_get_sensor_data+0x6e>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bmp3_get_regs(BMP3_REG_DATA, reg_data, BMP3_LEN_P_T_DATA, dev);
 80014e4:	f107 0120 	add.w	r1, r7, #32
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2206      	movs	r2, #6
 80014ec:	2004      	movs	r0, #4
 80014ee:	f7ff fd8c 	bl	800100a <bmp3_get_regs>
 80014f2:	4603      	mov	r3, r0
 80014f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (rslt == BMP3_OK)
 80014f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d116      	bne.n	800152e <bmp3_get_sensor_data+0x74>
        {
            /* Parse the read data from the sensor */
            parse_sensor_data(reg_data, &uncomp_data);
 8001500:	f107 0210 	add.w	r2, r7, #16
 8001504:	f107 0320 	add.w	r3, r7, #32
 8001508:	4611      	mov	r1, r2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fc70 	bl	8001df0 <parse_sensor_data>

            /* Compensate the pressure/temperature/both data read
             * from the sensor */
            rslt = compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3318      	adds	r3, #24
 8001514:	f107 0110 	add.w	r1, r7, #16
 8001518:	7bf8      	ldrb	r0, [r7, #15]
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	f000 fca3 	bl	8001e66 <compensate_data>
 8001520:	4603      	mov	r3, r0
 8001522:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001526:	e002      	b.n	800152e <bmp3_get_sensor_data+0x74>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001528:	23ff      	movs	r3, #255	; 0xff
 800152a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 800152e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001532:	4618      	mov	r0, r3
 8001534:	3728      	adds	r7, #40	; 0x28
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <set_normal_mode>:

/*!
 * @brief This internal API sets the normal mode in the sensor.
 */
static int8_t set_normal_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t conf_err_status;

    rslt = validate_normal_mode_settings(settings, dev);
 8001544:	6839      	ldr	r1, [r7, #0]
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 f888 	bl	800165c <validate_normal_mode_settings>
 800154c:	4603      	mov	r3, r0
 800154e:	73fb      	strb	r3, [r7, #15]

    /* If OSR and ODR settings are proper then write the power mode */
    if (rslt == BMP3_OK)
 8001550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d11d      	bne.n	8001594 <set_normal_mode+0x5a>
    {
        rslt = write_power_mode(settings, dev);
 8001558:	6839      	ldr	r1, [r7, #0]
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f820 	bl	80015a0 <write_power_mode>
 8001560:	4603      	mov	r3, r0
 8001562:	73fb      	strb	r3, [r7, #15]

        /* check for configuration error */
        if (rslt == BMP3_OK)
 8001564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d113      	bne.n	8001594 <set_normal_mode+0x5a>
        {
            /* Read the configuration error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &conf_err_status, 1, dev);
 800156c:	f107 010e 	add.w	r1, r7, #14
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	2201      	movs	r2, #1
 8001574:	2002      	movs	r0, #2
 8001576:	f7ff fd48 	bl	800100a <bmp3_get_regs>
 800157a:	4603      	mov	r3, r0
 800157c:	73fb      	strb	r3, [r7, #15]

            /* Check if conf. error flag is set */
            if (rslt == BMP3_OK)
 800157e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <set_normal_mode+0x5a>
            {
                if (conf_err_status & BMP3_ERR_CONF)
 8001586:	7bbb      	ldrb	r3, [r7, #14]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <set_normal_mode+0x5a>
                {
                    /* OSR and ODR configuration is not proper */
                    rslt = BMP3_E_CONFIGURATION_ERR;
 8001590:	23fb      	movs	r3, #251	; 0xfb
 8001592:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8001594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(const struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 80015aa:	231b      	movs	r3, #27
 80015ac:	737b      	strb	r3, [r7, #13]
    uint8_t op_mode = settings->op_mode;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    /* Read the power mode register */
    rslt = bmp3_get_regs(reg_addr, &op_mode_reg_val, 1, dev);
 80015b4:	7b78      	ldrb	r0, [r7, #13]
 80015b6:	f107 010c 	add.w	r1, r7, #12
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	f7ff fd24 	bl	800100a <bmp3_get_regs>
 80015c2:	4603      	mov	r3, r0
 80015c4:	73fb      	strb	r3, [r7, #15]

    /* Set the power mode */
    if (rslt == BMP3_OK)
 80015c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d118      	bne.n	8001600 <write_power_mode+0x60>
    {
        op_mode_reg_val = BMP3_SET_BITS(op_mode_reg_val, BMP3_OP_MODE, op_mode);
 80015ce:	7b3b      	ldrb	r3, [r7, #12]
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80015d6:	b25a      	sxtb	r2, r3
 80015d8:	7bbb      	ldrb	r3, [r7, #14]
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	b25b      	sxtb	r3, r3
 80015de:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80015e2:	b25b      	sxtb	r3, r3
 80015e4:	4313      	orrs	r3, r2
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	733b      	strb	r3, [r7, #12]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 80015ec:	f107 010c 	add.w	r1, r7, #12
 80015f0:	f107 000d 	add.w	r0, r7, #13
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f7ff fd97 	bl	800112a <bmp3_set_regs>
 80015fc:	4603      	mov	r3, r0
 80015fe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001600:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(struct bmp3_dev *dev)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8001614:	231b      	movs	r3, #27
 8001616:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, &op_mode_reg_val, 1, dev);
 8001618:	f107 010d 	add.w	r1, r7, #13
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	201b      	movs	r0, #27
 8001622:	f7ff fcf2 	bl	800100a <bmp3_get_regs>
 8001626:	4603      	mov	r3, r0
 8001628:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 800162a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10e      	bne.n	8001650 <put_device_to_sleep+0x44>
    {
        /* Set the power mode */
        op_mode_reg_val = op_mode_reg_val & (~(BMP3_OP_MODE_MSK));
 8001632:	7b7b      	ldrb	r3, [r7, #13]
 8001634:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001638:	b2db      	uxtb	r3, r3
 800163a:	737b      	strb	r3, [r7, #13]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 800163c:	f107 010d 	add.w	r1, r7, #13
 8001640:	f107 000e 	add.w	r0, r7, #14
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	f7ff fd6f 	bl	800112a <bmp3_set_regs>
 800164c:	4603      	mov	r3, r0
 800164e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001650:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <validate_normal_mode_settings>:

/*!
 * @brief This internal API validate the normal mode settings of the sensor.
 */
static int8_t validate_normal_mode_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = get_odr_filter_settings(settings, dev);
 8001666:	6839      	ldr	r1, [r7, #0]
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 fa26 	bl	8001aba <get_odr_filter_settings>
 800166e:	4603      	mov	r3, r0
 8001670:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8001672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d104      	bne.n	8001684 <validate_normal_mode_settings+0x28>
    {
        rslt = validate_osr_and_odr_settings(settings);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 fa3a 	bl	8001af4 <validate_osr_and_odr_settings>
 8001680:	4603      	mov	r3, r0
 8001682:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001684:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it then compensates it and store in the device structure.
 */
static int8_t get_calib_data(struct bmp3_dev *dev)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CALIB_DATA;
 8001698:	2331      	movs	r3, #49	; 0x31
 800169a:	77fb      	strb	r3, [r7, #31]

    /* Array to store calibration data */
    uint8_t calib_data[BMP3_LEN_CALIB_DATA] = { 0 };
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	741a      	strb	r2, [r3, #16]

    /* Read the calibration data from the sensor */
    rslt = bmp3_get_regs(reg_addr, calib_data, BMP3_LEN_CALIB_DATA, dev);
 80016b0:	f107 0108 	add.w	r1, r7, #8
 80016b4:	7ff8      	ldrb	r0, [r7, #31]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2215      	movs	r2, #21
 80016ba:	f7ff fca6 	bl	800100a <bmp3_get_regs>
 80016be:	4603      	mov	r3, r0
 80016c0:	77bb      	strb	r3, [r7, #30]

    /* Parse calibration data and store it in device structure */
    parse_calib_data(calib_data, dev);
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 fc3f 	bl	8001f4c <parse_calib_data>

    return rslt;
 80016ce:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3720      	adds	r7, #32
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 80016da:	b480      	push	{r7}
 80016dc:	b087      	sub	sp, #28
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 80016e8:	2301      	movs	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	e015      	b.n	800171a <interleave_reg_addr+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80016ee:	68fa      	ldr	r2, [r7, #12]
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	441a      	add	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	3b01      	subs	r3, #1
 80016fa:	68b9      	ldr	r1, [r7, #8]
 80016fc:	440b      	add	r3, r1
 80016fe:	7812      	ldrb	r2, [r2, #0]
 8001700:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	441a      	add	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	68b9      	ldr	r1, [r7, #8]
 800170e:	440b      	add	r3, r1
 8001710:	7812      	ldrb	r2, [r2, #0]
 8001712:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	3301      	adds	r3, #1
 8001718:	617b      	str	r3, [r7, #20]
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d3e5      	bcc.n	80016ee <interleave_reg_addr+0x14>
    }
}
 8001722:	bf00      	nop
 8001724:	bf00      	nop
 8001726:	371c      	adds	r7, #28
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <parse_odr_filter_settings>:
/*!
 * @brief This internal API parse the over sampling, ODR and filter
 * settings and store in the device structure.
 */
static void  parse_odr_filter_settings(const uint8_t *reg_data, struct bmp3_odr_filter_settings *settings)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    uint8_t index = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	73fb      	strb	r3, [r7, #15]

    /* ODR and filter settings index starts from one (0x1C register) */
    settings->press_os = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_PRESS_OS);
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	4413      	add	r3, r2
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	b2da      	uxtb	r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	701a      	strb	r2, [r3, #0]
    settings->temp_os = BMP3_GET_BITS(reg_data[index], BMP3_TEMP_OS);
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	10db      	asrs	r3, r3, #3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	b2da      	uxtb	r2, r3
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	705a      	strb	r2, [r3, #1]

    /* Move index to 0x1D register */
    index++;
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	3301      	adds	r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]
    settings->odr = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_ODR);
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	f003 031f 	and.w	r3, r3, #31
 8001778:	b2da      	uxtb	r2, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	70da      	strb	r2, [r3, #3]

    /* Move index to 0x1F register */
    index = index + 2;
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	3302      	adds	r3, #2
 8001782:	73fb      	strb	r3, [r7, #15]
    settings->iir_filter = BMP3_GET_BITS(reg_data[index], BMP3_IIR_FILTER);
 8001784:	7bfb      	ldrb	r3, [r7, #15]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	105b      	asrs	r3, r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	b2da      	uxtb	r2, r3
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	709a      	strb	r2, [r3, #2]
}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <set_pwr_ctrl_settings>:
 * settings of the sensor.
 */
static int8_t set_pwr_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 80017b2:	231b      	movs	r3, #27
 80017b4:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 80017b6:	7db8      	ldrb	r0, [r7, #22]
 80017b8:	f107 0115 	add.w	r1, r7, #21
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f7ff fc23 	bl	800100a <bmp3_get_regs>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 80017c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d132      	bne.n	8001836 <set_pwr_ctrl_settings+0x90>
    {
        if (desired_settings & BMP3_SEL_PRESS_EN)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00e      	beq.n	80017f8 <set_pwr_ctrl_settings+0x52>
        {
            /* Set the pressure enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_PRESS_EN, settings->press_en);
 80017da:	7d7b      	ldrb	r3, [r7, #21]
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	f023 0301 	bic.w	r3, r3, #1
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	785b      	ldrb	r3, [r3, #1]
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	4313      	orrs	r3, r2
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_TEMP_EN)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00f      	beq.n	8001822 <set_pwr_ctrl_settings+0x7c>
        {
            /* Set the temperature enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_TEMP_EN, settings->temp_en);
 8001802:	7d7b      	ldrb	r3, [r7, #21]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f023 0302 	bic.w	r3, r3, #2
 800180a:	b25a      	sxtb	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	789b      	ldrb	r3, [r3, #2]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	b25b      	sxtb	r3, r3
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	b25b      	sxtb	r3, r3
 800181a:	4313      	orrs	r3, r2
 800181c:	b25b      	sxtb	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	757b      	strb	r3, [r7, #21]
        }

        /* Write the power control settings in the register */
        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8001822:	f107 0115 	add.w	r1, r7, #21
 8001826:	f107 0016 	add.w	r0, r7, #22
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	f7ff fc7c 	bl	800112a <bmp3_set_regs>
 8001832:	4603      	mov	r3, r0
 8001834:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001836:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <set_odr_filter_settings>:
/*!
 * @brief This internal API sets the over sampling, ODR and filter settings
 * of the sensor based on the settings selected by the user.
 */
static int8_t set_odr_filter_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08a      	sub	sp, #40	; 0x28
 8001848:	af02      	add	r7, sp, #8
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* No of registers to be configured is 3*/
    uint8_t reg_addr[3] = { 0 };
 8001850:	4b32      	ldr	r3, [pc, #200]	; (800191c <set_odr_filter_settings+0xd8>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	83bb      	strh	r3, [r7, #28]
 8001856:	2300      	movs	r3, #0
 8001858:	77bb      	strb	r3, [r7, #30]

    /* No of register data to be read is 4 */
    uint8_t reg_data[4];
    uint8_t len = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]

    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 800185e:	f107 0118 	add.w	r1, r7, #24
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2204      	movs	r2, #4
 8001866:	201c      	movs	r0, #28
 8001868:	f7ff fbcf 	bl	800100a <bmp3_get_regs>
 800186c:	4603      	mov	r3, r0
 800186e:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMP3_OK)
 8001870:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d14a      	bne.n	800190e <set_odr_filter_settings+0xca>
    {
        if (are_settings_changed((BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS), desired_settings))
 8001878:	68f9      	ldr	r1, [r7, #12]
 800187a:	2030      	movs	r0, #48	; 0x30
 800187c:	f000 ff45 	bl	800270a <are_settings_changed>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00b      	beq.n	800189e <set_odr_filter_settings+0x5a>
        {
            /* Fill the over sampling register address and
            * register data to be written in the sensor */
            fill_osr_data(desired_settings, reg_addr, reg_data, &len, settings);
 8001886:	f107 0017 	add.w	r0, r7, #23
 800188a:	f107 0218 	add.w	r2, r7, #24
 800188e:	f107 011c 	add.w	r1, r7, #28
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	4603      	mov	r3, r0
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f000 f9e1 	bl	8001c60 <fill_osr_data>
        }

        if (are_settings_changed(BMP3_SEL_ODR, desired_settings))
 800189e:	68f9      	ldr	r1, [r7, #12]
 80018a0:	2080      	movs	r0, #128	; 0x80
 80018a2:	f000 ff32 	bl	800270a <are_settings_changed>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <set_odr_filter_settings+0x7a>
        {
            /* Fill the output data rate register address and
             * register data to be written in the sensor */
            fill_odr_data(reg_addr, reg_data, &len, settings);
 80018ac:	f107 0217 	add.w	r2, r7, #23
 80018b0:	f107 0118 	add.w	r1, r7, #24
 80018b4:	f107 001c 	add.w	r0, r7, #28
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	f000 fa29 	bl	8001d10 <fill_odr_data>
        }

        if (are_settings_changed(BMP3_SEL_IIR_FILTER, desired_settings))
 80018be:	68f9      	ldr	r1, [r7, #12]
 80018c0:	2040      	movs	r0, #64	; 0x40
 80018c2:	f000 ff22 	bl	800270a <are_settings_changed>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <set_odr_filter_settings+0x9a>
        {
            /* Fill the iir filter register address and
             * register data to be written in the sensor */
            fill_filter_data(reg_addr, reg_data, &len, settings);
 80018cc:	f107 0217 	add.w	r2, r7, #23
 80018d0:	f107 0118 	add.w	r1, r7, #24
 80018d4:	f107 001c 	add.w	r0, r7, #28
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	f000 fa53 	bl	8001d84 <fill_filter_data>
        }

        if (settings->op_mode == BMP3_MODE_NORMAL)
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d104      	bne.n	80018f0 <set_odr_filter_settings+0xac>
        {
            /* For normal mode, OSR and ODR settings should
             * be proper */
            rslt = validate_osr_and_odr_settings(settings);
 80018e6:	68b8      	ldr	r0, [r7, #8]
 80018e8:	f000 f904 	bl	8001af4 <validate_osr_and_odr_settings>
 80018ec:	4603      	mov	r3, r0
 80018ee:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMP3_OK)
 80018f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d10a      	bne.n	800190e <set_odr_filter_settings+0xca>
        {
            /* Burst write the over sampling, ODR and filter
             * settings in the register */
            rslt = bmp3_set_regs(reg_addr, reg_data, len, dev);
 80018f8:	7dfb      	ldrb	r3, [r7, #23]
 80018fa:	461a      	mov	r2, r3
 80018fc:	f107 0118 	add.w	r1, r7, #24
 8001900:	f107 001c 	add.w	r0, r7, #28
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f7ff fc10 	bl	800112a <bmp3_set_regs>
 800190a:	4603      	mov	r3, r0
 800190c:	77fb      	strb	r3, [r7, #31]
        }
    }

    return rslt;
 800190e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	0801bd40 	.word	0x0801bd40

08001920 <set_int_ctrl_settings>:
 * selected by the user.
 */
static int8_t set_int_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t reg_addr;
    struct bmp3_int_ctrl_settings int_settings;

    reg_addr = BMP3_REG_INT_CTRL;
 800192c:	2319      	movs	r3, #25
 800192e:	757b      	strb	r3, [r7, #21]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8001930:	7d78      	ldrb	r0, [r7, #21]
 8001932:	f107 0116 	add.w	r1, r7, #22
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	f7ff fb66 	bl	800100a <bmp3_get_regs>
 800193e:	4603      	mov	r3, r0
 8001940:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8001942:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d15e      	bne.n	8001a08 <set_int_ctrl_settings+0xe8>
    {
        int_settings = settings->int_settings;
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	3207      	adds	r2, #7
 8001952:	6810      	ldr	r0, [r2, #0]
 8001954:	6018      	str	r0, [r3, #0]

        if (desired_settings & BMP3_SEL_OUTPUT_MODE)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195c:	2b00      	cmp	r3, #0
 800195e:	d00d      	beq.n	800197c <set_int_ctrl_settings+0x5c>
        {
            /* Set the interrupt output mode bits */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_INT_OUTPUT_MODE, int_settings.output_mode);
 8001960:	7dbb      	ldrb	r3, [r7, #22]
 8001962:	b25b      	sxtb	r3, r3
 8001964:	f023 0301 	bic.w	r3, r3, #1
 8001968:	b25a      	sxtb	r2, r3
 800196a:	7c3b      	ldrb	r3, [r7, #16]
 800196c:	b25b      	sxtb	r3, r3
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	b25b      	sxtb	r3, r3
 8001974:	4313      	orrs	r3, r2
 8001976:	b25b      	sxtb	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LEVEL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00e      	beq.n	80019a4 <set_int_ctrl_settings+0x84>
        {
            /* Set the interrupt level bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LEVEL, int_settings.level);
 8001986:	7dbb      	ldrb	r3, [r7, #22]
 8001988:	b25b      	sxtb	r3, r3
 800198a:	f023 0302 	bic.w	r3, r3, #2
 800198e:	b25a      	sxtb	r2, r3
 8001990:	7c7b      	ldrb	r3, [r7, #17]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	b25b      	sxtb	r3, r3
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	b25b      	sxtb	r3, r3
 800199c:	4313      	orrs	r3, r2
 800199e:	b25b      	sxtb	r3, r3
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LATCH)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00e      	beq.n	80019cc <set_int_ctrl_settings+0xac>
        {
            /* Set the interrupt latch bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LATCH, int_settings.latch);
 80019ae:	7dbb      	ldrb	r3, [r7, #22]
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	f023 0304 	bic.w	r3, r3, #4
 80019b6:	b25a      	sxtb	r2, r3
 80019b8:	7cbb      	ldrb	r3, [r7, #18]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_DRDY_EN)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00e      	beq.n	80019f4 <set_int_ctrl_settings+0xd4>
        {
            /* Set the interrupt data ready bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_DRDY_EN, int_settings.drdy_en);
 80019d6:	7dbb      	ldrb	r3, [r7, #22]
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019de:	b25a      	sxtb	r2, r3
 80019e0:	7cfb      	ldrb	r3, [r7, #19]
 80019e2:	019b      	lsls	r3, r3, #6
 80019e4:	b25b      	sxtb	r3, r3
 80019e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b25b      	sxtb	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	75bb      	strb	r3, [r7, #22]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 80019f4:	f107 0116 	add.w	r1, r7, #22
 80019f8:	f107 0015 	add.w	r0, r7, #21
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f7ff fb93 	bl	800112a <bmp3_set_regs>
 8001a04:	4603      	mov	r3, r0
 8001a06:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001a08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <set_advance_settings>:
 * @brief This internal API sets the advance (i2c_wdt_en, i2c_wdt_sel)
 * settings of the sensor based on the settings selected by the user.
 */
static int8_t set_advance_settings(uint32_t desired_settings, const struct bmp3_settings *settings,
                                   struct bmp3_dev *dev)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;
    struct bmp3_adv_settings adv_settings = settings->adv_settings;
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	320b      	adds	r2, #11
 8001a28:	8812      	ldrh	r2, [r2, #0]
 8001a2a:	801a      	strh	r2, [r3, #0]

    reg_addr = BMP3_REG_IF_CONF;
 8001a2c:	231a      	movs	r3, #26
 8001a2e:	75bb      	strb	r3, [r7, #22]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8001a30:	7db8      	ldrb	r0, [r7, #22]
 8001a32:	f107 0115 	add.w	r1, r7, #21
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f7ff fae6 	bl	800100a <bmp3_get_regs>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8001a42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d131      	bne.n	8001aae <set_advance_settings+0x9a>
    {
        if (desired_settings & BMP3_SEL_I2C_WDT_EN)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d00e      	beq.n	8001a72 <set_advance_settings+0x5e>
        {
            /* Set the i2c watch dog enable bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_EN, adv_settings.i2c_wdt_en);
 8001a54:	7d7b      	ldrb	r3, [r7, #21]
 8001a56:	b25b      	sxtb	r3, r3
 8001a58:	f023 0302 	bic.w	r3, r3, #2
 8001a5c:	b25a      	sxtb	r2, r3
 8001a5e:	7c3b      	ldrb	r3, [r7, #16]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	b25b      	sxtb	r3, r3
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	b25b      	sxtb	r3, r3
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_I2C_WDT)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00e      	beq.n	8001a9a <set_advance_settings+0x86>
        {
            /* Set the i2c watch dog select bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_SEL, adv_settings.i2c_wdt_sel);
 8001a7c:	7d7b      	ldrb	r3, [r7, #21]
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	f023 0304 	bic.w	r3, r3, #4
 8001a84:	b25a      	sxtb	r2, r3
 8001a86:	7c7b      	ldrb	r3, [r7, #17]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	4313      	orrs	r3, r2
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	757b      	strb	r3, [r7, #21]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8001a9a:	f107 0115 	add.w	r1, r7, #21
 8001a9e:	f107 0016 	add.w	r0, r7, #22
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f7ff fb40 	bl	800112a <bmp3_set_regs>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001aae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <get_odr_filter_settings>:
/*!
 * @brief This internal API gets the over sampling, ODR and filter settings
 * of the sensor.
 */
static int8_t get_odr_filter_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data[4];

    /* Read data beginning from 0x1C register */
    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 8001ac4:	f107 0108 	add.w	r1, r7, #8
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	2204      	movs	r2, #4
 8001acc:	201c      	movs	r0, #28
 8001ace:	f7ff fa9c 	bl	800100a <bmp3_get_regs>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	73fb      	strb	r3, [r7, #15]

    /* Parse the read data and store it in dev structure */
    parse_odr_filter_settings(reg_data, &settings->odr_filter);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	1cda      	adds	r2, r3, #3
 8001ada:	f107 0308 	add.w	r3, r7, #8
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fe25 	bl	8001730 <parse_odr_filter_settings>

    return rslt;
 8001ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <validate_osr_and_odr_settings>:
/*!
 * @brief This internal API validate the over sampling, ODR settings of the
 * sensor.
 */
static int8_t validate_osr_and_odr_settings(const struct bmp3_settings *settings)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b098      	sub	sp, #96	; 0x60
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* According to BMP388 datasheet at Section 3.9.2. "Measurement rate in
     * forced mode and normal mode" there is also the constant of 234us also to
     * be considered in the sum. */
    uint32_t meas_t = 234;
 8001afc:	23ea      	movs	r3, #234	; 0xea
 8001afe:	65bb      	str	r3, [r7, #88]	; 0x58
    uint32_t meas_t_p = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	65fb      	str	r3, [r7, #92]	; 0x5c

    /* Sampling period corresponding to ODR in microseconds  */
    uint32_t odr[18] = {
 8001b04:	4a1a      	ldr	r2, [pc, #104]	; (8001b70 <validate_osr_and_odr_settings+0x7c>)
 8001b06:	f107 030c 	add.w	r3, r7, #12
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	2248      	movs	r2, #72	; 0x48
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f017 f9bc 	bl	8018e8c <memcpy>
        5000, 10000, 20000, 40000, 80000, 160000, 320000, 640000, 1280000, 2560000, 5120000, 10240000, 20480000,
        40960000, 81920000, 163840000, 327680000, 655360000
    };

    if (settings->press_en)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	785b      	ldrb	r3, [r3, #1]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d006      	beq.n	8001b2a <validate_osr_and_odr_settings+0x36>
    {
        /* Calculate the pressure measurement duration */
        meas_t_p += calculate_press_meas_time(settings);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f83f 	bl	8001ba0 <calculate_press_meas_time>
 8001b22:	4602      	mov	r2, r0
 8001b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b26:	4413      	add	r3, r2
 8001b28:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    if (settings->temp_en)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	789b      	ldrb	r3, [r3, #2]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d006      	beq.n	8001b40 <validate_osr_and_odr_settings+0x4c>
    {
        /* Calculate the temperature measurement duration */
        meas_t_p += calculate_temp_meas_time(settings);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f864 	bl	8001c00 <calculate_temp_meas_time>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b3c:	4413      	add	r3, r2
 8001b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    /* Constant 234us added to the summation of temperature and pressure measurement duration */
    meas_t += meas_t_p;
 8001b40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b44:	4413      	add	r3, r2
 8001b46:	65bb      	str	r3, [r7, #88]	; 0x58

    rslt = verify_meas_time_and_odr_duration(meas_t, odr[settings->odr_filter.odr]);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	799b      	ldrb	r3, [r3, #6]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	3360      	adds	r3, #96	; 0x60
 8001b50:	443b      	add	r3, r7
 8001b52:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001b56:	4619      	mov	r1, r3
 8001b58:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001b5a:	f000 f80b 	bl	8001b74 <verify_meas_time_and_odr_duration>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    return rslt;
 8001b64:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3760      	adds	r7, #96	; 0x60
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	0801bd44 	.word	0x0801bd44

08001b74 <verify_meas_time_and_odr_duration>:
/*!
 * @brief This internal API checks whether the measurement time and ODR duration
 * of the sensor are proper.
 */
static int8_t verify_meas_time_and_odr_duration(uint32_t meas_t, uint32_t odr_duration)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (meas_t < odr_duration)
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d202      	bcs.n	8001b8c <verify_meas_time_and_odr_duration+0x18>
    {
        /* If measurement duration is less than ODR duration
         * then OSR and ODR settings are fine */
        rslt = BMP3_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	73fb      	strb	r3, [r7, #15]
 8001b8a:	e001      	b.n	8001b90 <verify_meas_time_and_odr_duration+0x1c>
    }
    else
    {
        /* OSR and ODR settings are not proper */
        rslt = BMP3_E_INVALID_ODR_OSR_SETTINGS;
 8001b8c:	23fd      	movs	r3, #253	; 0xfd
 8001b8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001b90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <calculate_press_meas_time>:
/*!
 * @brief This internal API calculates the pressure measurement duration of the
 * sensor.
 */
static uint32_t calculate_press_meas_time(const struct bmp3_settings *settings)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
    uint32_t press_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	3203      	adds	r2, #3
 8001bb0:	6810      	ldr	r0, [r2, #0]
 8001bb2:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.press_os);
 8001bc0:	7b3b      	ldrb	r3, [r7, #12]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	ed97 0b06 	vldr	d0, [r7, #24]
 8001bc8:	f000 fd7a 	bl	80026c0 <pow_bmp3>
 8001bcc:	ed87 0a05 	vstr	s0, [r7, #20]
    press_meas_t = (uint32_t)(BMP3_SETTLE_TIME_PRESS + partial_out * BMP3_ADC_CONV_TIME);
 8001bd0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bd4:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001bf8 <calculate_press_meas_time+0x58>
 8001bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bdc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001bfc <calculate_press_meas_time+0x5c>
 8001be0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001be4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001be8:	ee17 3a90 	vmov	r3, s15
 8001bec:	613b      	str	r3, [r7, #16]

    /* Output in microseconds */
    return press_meas_t;
 8001bee:	693b      	ldr	r3, [r7, #16]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	44fa0000 	.word	0x44fa0000
 8001bfc:	43c40000 	.word	0x43c40000

08001c00 <calculate_temp_meas_time>:
/*!
 * @brief This internal API calculates the temperature measurement duration of
 * the sensor.
 */
static uint32_t calculate_temp_meas_time(const struct bmp3_settings *settings)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    uint32_t temp_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	f107 030c 	add.w	r3, r7, #12
 8001c0e:	3203      	adds	r2, #3
 8001c10:	6810      	ldr	r0, [r2, #0]
 8001c12:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c1c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.temp_os);
 8001c20:	7b7b      	ldrb	r3, [r7, #13]
 8001c22:	4618      	mov	r0, r3
 8001c24:	ed97 0b06 	vldr	d0, [r7, #24]
 8001c28:	f000 fd4a 	bl	80026c0 <pow_bmp3>
 8001c2c:	ed87 0a05 	vstr	s0, [r7, #20]
    temp_meas_t = (uint32_t)(BMP3_SETTLE_TIME_TEMP + partial_out * BMP3_ADC_CONV_TIME);
 8001c30:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c34:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001c58 <calculate_temp_meas_time+0x58>
 8001c38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001c5c <calculate_temp_meas_time+0x5c>
 8001c40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c48:	ee17 3a90 	vmov	r3, s15
 8001c4c:	613b      	str	r3, [r7, #16]

    /* Output in uint32_t */
    return temp_meas_t;
 8001c4e:	693b      	ldr	r3, [r7, #16]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3720      	adds	r7, #32
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	44fa0000 	.word	0x44fa0000
 8001c5c:	439c8000 	.word	0x439c8000

08001c60 <fill_osr_data>:
static void fill_osr_data(uint32_t desired_settings,
                          uint8_t *addr,
                          uint8_t *reg_data,
                          uint8_t *len,
                          const struct bmp3_settings *settings)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
 8001c6c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 8001c6e:	6a3a      	ldr	r2, [r7, #32]
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	3203      	adds	r2, #3
 8001c76:	6810      	ldr	r0, [r2, #0]
 8001c78:	6018      	str	r0, [r3, #0]

    if (desired_settings & (BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d03f      	beq.n	8001d04 <fill_osr_data+0xa4>
    {
        /* Pressure over sampling settings check */
        if (desired_settings & BMP3_SEL_PRESS_OS)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d013      	beq.n	8001cb6 <fill_osr_data+0x56>
        {
            /* Set the pressure over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[0], BMP3_PRESS_OS, osr_settings.press_os);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	f023 0307 	bic.w	r3, r3, #7
 8001c98:	b25a      	sxtb	r2, r3
 8001c9a:	7d3b      	ldrb	r3, [r7, #20]
 8001c9c:	b25b      	sxtb	r3, r3
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	b25b      	sxtb	r3, r3
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	b25a      	sxtb	r2, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	440b      	add	r3, r1
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	701a      	strb	r2, [r3, #0]
        }

        /* Temperature over sampling settings check */
        if (desired_settings & BMP3_SEL_TEMP_OS)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f003 0320 	and.w	r3, r3, #32
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d014      	beq.n	8001cea <fill_osr_data+0x8a>
        {
            /* Set the temperature over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS(reg_data[0], BMP3_TEMP_OS, osr_settings.temp_os);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001cca:	b25a      	sxtb	r2, r3
 8001ccc:	7d7b      	ldrb	r3, [r7, #21]
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	b25a      	sxtb	r2, r3
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	440b      	add	r3, r1
 8001ce6:	b2d2      	uxtb	r2, r2
 8001ce8:	701a      	strb	r2, [r3, #0]
        }

        /* 0x1C is the register address of over sampling register */
        addr[*len] = BMP3_REG_OSR;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	221c      	movs	r2, #28
 8001cf6:	701a      	strb	r2, [r3, #0]
        (*len)++;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	701a      	strb	r2, [r3, #0]
    }
}
 8001d04:	bf00      	nop
 8001d06:	371c      	adds	r7, #28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <fill_odr_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the ODR settings for burst write operation.
 */
static void fill_odr_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, struct bmp3_settings *settings)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b087      	sub	sp, #28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
 8001d1c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings *osr_settings = &settings->odr_filter;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	3303      	adds	r3, #3
 8001d22:	617b      	str	r3, [r7, #20]

    /* Limit the ODR to 0.001525879 Hz*/
    if (osr_settings->odr > BMP3_ODR_0_001_HZ)
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	78db      	ldrb	r3, [r3, #3]
 8001d28:	2b11      	cmp	r3, #17
 8001d2a:	d902      	bls.n	8001d32 <fill_odr_data+0x22>
    {
        osr_settings->odr = BMP3_ODR_0_001_HZ;
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2211      	movs	r2, #17
 8001d30:	70da      	strb	r2, [r3, #3]
    }

    /* Set the ODR settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[1], BMP3_ODR, osr_settings->odr);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	3301      	adds	r3, #1
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b25b      	sxtb	r3, r3
 8001d3a:	f023 031f 	bic.w	r3, r3, #31
 8001d3e:	b25a      	sxtb	r2, r3
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	78db      	ldrb	r3, [r3, #3]
 8001d44:	b25b      	sxtb	r3, r3
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	b25b      	sxtb	r3, r3
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	b25a      	sxtb	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	4619      	mov	r1, r3
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	440b      	add	r3, r1
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	701a      	strb	r2, [r3, #0]

    /* 0x1D is the register address of output data rate register */
    addr[*len] = BMP3_REG_ODR;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	461a      	mov	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4413      	add	r3, r2
 8001d68:	221d      	movs	r2, #29
 8001d6a:	701a      	strb	r2, [r3, #0]
    (*len)++;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	3301      	adds	r3, #1
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	701a      	strb	r2, [r3, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <fill_filter_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the filter settings for burst write operation.
 */
static void fill_filter_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, const struct bmp3_settings *settings)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 8001d92:	683a      	ldr	r2, [r7, #0]
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	3203      	adds	r2, #3
 8001d9a:	6810      	ldr	r0, [r2, #0]
 8001d9c:	6018      	str	r0, [r3, #0]

    /* Set the iir settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS(reg_data[3], BMP3_IIR_FILTER, osr_settings.iir_filter);
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	3303      	adds	r3, #3
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	b25b      	sxtb	r3, r3
 8001da6:	f023 030e 	bic.w	r3, r3, #14
 8001daa:	b25a      	sxtb	r2, r3
 8001dac:	7dbb      	ldrb	r3, [r7, #22]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	b25b      	sxtb	r3, r3
 8001db2:	f003 030e 	and.w	r3, r3, #14
 8001db6:	b25b      	sxtb	r3, r3
 8001db8:	4313      	orrs	r3, r2
 8001dba:	b25a      	sxtb	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	440b      	add	r3, r1
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	701a      	strb	r2, [r3, #0]

    /* 0x1F is the register address of iir filter register */
    addr[*len] = BMP3_REG_CONFIG;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	221f      	movs	r2, #31
 8001dd6:	701a      	strb	r2, [r3, #0]
    (*len)++;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	b2da      	uxtb	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	701a      	strb	r2, [r3, #0]
}
 8001de4:	bf00      	nop
 8001de6:	371c      	adds	r7, #28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure or temperature or
 *  both the data and store it in the bmp3_uncomp_data structure instance.
 */
static void parse_sensor_data(const uint8_t *reg_data, struct bmp3_uncomp_data *uncomp_data)
{
 8001df0:	b4b0      	push	{r4, r5, r7}
 8001df2:	b087      	sub	sp, #28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_xlsb = (uint32_t)reg_data[0];
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	7809      	ldrb	r1, [r1, #0]
 8001dfe:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 8;
 8001e00:	6879      	ldr	r1, [r7, #4]
 8001e02:	3101      	adds	r1, #1
 8001e04:	7809      	ldrb	r1, [r1, #0]
 8001e06:	0209      	lsls	r1, r1, #8
 8001e08:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[2] << 16;
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	3102      	adds	r1, #2
 8001e0e:	7809      	ldrb	r1, [r1, #0]
 8001e10:	0409      	lsls	r1, r1, #16
 8001e12:	60f9      	str	r1, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	6939      	ldr	r1, [r7, #16]
 8001e18:	4308      	orrs	r0, r1
 8001e1a:	6979      	ldr	r1, [r7, #20]
 8001e1c:	4301      	orrs	r1, r0
 8001e1e:	2000      	movs	r0, #0
 8001e20:	460c      	mov	r4, r1
 8001e22:	4605      	mov	r5, r0
 8001e24:	6839      	ldr	r1, [r7, #0]
 8001e26:	e9c1 4500 	strd	r4, r5, [r1]

    /* Store the parsed register values for temperature data */
    data_xlsb = (uint32_t)reg_data[3];
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	3103      	adds	r1, #3
 8001e2e:	7809      	ldrb	r1, [r1, #0]
 8001e30:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 8;
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	3104      	adds	r1, #4
 8001e36:	7809      	ldrb	r1, [r1, #0]
 8001e38:	0209      	lsls	r1, r1, #8
 8001e3a:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[5] << 16;
 8001e3c:	6879      	ldr	r1, [r7, #4]
 8001e3e:	3105      	adds	r1, #5
 8001e40:	7809      	ldrb	r1, [r1, #0]
 8001e42:	0409      	lsls	r1, r1, #16
 8001e44:	60f9      	str	r1, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	6939      	ldr	r1, [r7, #16]
 8001e4a:	4308      	orrs	r0, r1
 8001e4c:	6979      	ldr	r1, [r7, #20]
 8001e4e:	4301      	orrs	r1, r0
 8001e50:	2000      	movs	r0, #0
 8001e52:	460a      	mov	r2, r1
 8001e54:	4603      	mov	r3, r0
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8001e5c:	bf00      	nop
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bcb0      	pop	{r4, r5, r7}
 8001e64:	4770      	bx	lr

08001e66 <compensate_data>:
 */
static int8_t compensate_data(uint8_t sensor_comp,
                              const struct bmp3_uncomp_data *uncomp_data,
                              struct bmp3_data *comp_data,
                              struct bmp3_calib_data *calib_data)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b086      	sub	sp, #24
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
 8001e70:	603b      	str	r3, [r7, #0]
 8001e72:	4603      	mov	r3, r0
 8001e74:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BMP3_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d05a      	beq.n	8001f36 <compensate_data+0xd0>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d057      	beq.n	8001f36 <compensate_data+0xd0>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d054      	beq.n	8001f36 <compensate_data+0xd0>
    {
        /* If pressure and temperature component is selected */
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	d115      	bne.n	8001ebe <compensate_data+0x58>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation
             */

            /* Compensate pressure and temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 fa1f 	bl	80022dc <compensate_temperature>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP3_OK)
 8001ea2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d148      	bne.n	8001f3c <compensate_data+0xd6>
            {
                rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3308      	adds	r3, #8
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	68b9      	ldr	r1, [r7, #8]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 fa8c 	bl	80023d0 <compensate_pressure>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001ebc:	e03e      	b.n	8001f3c <compensate_data+0xd6>
            }
        }
        else if (sensor_comp == BMP3_PRESS)
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d116      	bne.n	8001ef2 <compensate_data+0x8c>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation.
             * As only pressure is enabled in 'sensor_comp', after calculating
             * compensated temperature, assign it to zero.
             */
            (void)compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	68b9      	ldr	r1, [r7, #8]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 fa06 	bl	80022dc <compensate_temperature>
            comp_data->temperature = 0;
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	e9c1 2300 	strd	r2, r3, [r1]

            /* Compensate the pressure data */
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3308      	adds	r3, #8
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 fa72 	bl	80023d0 <compensate_pressure>
 8001eec:	4603      	mov	r3, r0
 8001eee:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001ef0:	e024      	b.n	8001f3c <compensate_data+0xd6>
        }
        else if (sensor_comp == BMP3_TEMP)
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d10f      	bne.n	8001f18 <compensate_data+0xb2>
        {
            /* Compensate the temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 f9ec 	bl	80022dc <compensate_temperature>
 8001f04:	4603      	mov	r3, r0
 8001f06:	75fb      	strb	r3, [r7, #23]

            /*
             * As only temperature is enabled in 'sensor_comp'
             * make compensated pressure as zero
             */
            comp_data->pressure = 0;
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	f04f 0300 	mov.w	r3, #0
 8001f12:	e9c1 2302 	strd	r2, r3, [r1, #8]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f16:	e011      	b.n	8001f3c <compensate_data+0xd6>
        }
        else
        {
            comp_data->pressure = 0;
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	e9c1 2302 	strd	r2, r3, [r1, #8]
            comp_data->temperature = 0;
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	e9c1 2300 	strd	r2, r3, [r1]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f34:	e002      	b.n	8001f3c <compensate_data+0xd6>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001f36:	23ff      	movs	r3, #255	; 0xff
 8001f38:	75fb      	strb	r3, [r7, #23]
 8001f3a:	e000      	b.n	8001f3e <compensate_data+0xd8>
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f3c:	bf00      	nop
    }

    return rslt;
 8001f3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <parse_calib_data>:
/*!
 *  @brief This internal API is used to parse the calibration data, compensates
 *  it and store it in device structure
 */
static void parse_calib_data(const uint8_t *reg_data, struct bmp3_dev *dev)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
    /* Temporary variable to store the aligned trim data */
    struct bmp3_reg_calib_data *reg_calib_data = &dev->calib_data.reg_calib_data;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	3390      	adds	r3, #144	; 0x90
 8001f5a:	617b      	str	r3, [r7, #20]
    struct bmp3_quantized_calib_data *quantized_calib_data = &dev->calib_data.quantized_calib_data;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	3318      	adds	r3, #24
 8001f60:	613b      	str	r3, [r7, #16]

    /* Temporary variable */
    double temp_var;

    /* 1 / 2^8 */
    temp_var = 0.00390625f;
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	4ba4      	ldr	r3, [pc, #656]	; (80021f8 <parse_calib_data+0x2ac>)
 8001f68:	e9c7 2302 	strd	r2, r3, [r7, #8]
    reg_calib_data->par_t1 = BMP3_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	b21a      	sxth	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	b21b      	sxth	r3, r3
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	b21b      	sxth	r3, r3
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	801a      	strh	r2, [r3, #0]
    quantized_calib_data->par_t1 = ((double)reg_calib_data->par_t1 / temp_var);
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fad2 	bl	8000534 <__aeabi_ui2d>
 8001f90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f94:	f7fe fc72 	bl	800087c <__aeabi_ddiv>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	6939      	ldr	r1, [r7, #16]
 8001f9e:	e9c1 2300 	strd	r2, r3, [r1]
    reg_calib_data->par_t2 = BMP3_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	3303      	adds	r3, #3
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	021b      	lsls	r3, r3, #8
 8001faa:	b21a      	sxth	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3302      	adds	r3, #2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	b21b      	sxth	r3, r3
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	b21b      	sxth	r3, r3
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	805a      	strh	r2, [r3, #2]
    temp_var = 1073741824.0f;
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	4b8e      	ldr	r3, [pc, #568]	; (80021fc <parse_calib_data+0x2b0>)
 8001fc4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t2 = ((double)reg_calib_data->par_t2 / temp_var);
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	885b      	ldrh	r3, [r3, #2]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe fab1 	bl	8000534 <__aeabi_ui2d>
 8001fd2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fd6:	f7fe fc51 	bl	800087c <__aeabi_ddiv>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	6939      	ldr	r1, [r7, #16]
 8001fe0:	e9c1 2302 	strd	r2, r3, [r1, #8]
    reg_calib_data->par_t3 = (int8_t)reg_data[4];
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3304      	adds	r3, #4
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	b25a      	sxtb	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	711a      	strb	r2, [r3, #4]
    temp_var = 281474976710656.0f;
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	4b82      	ldr	r3, [pc, #520]	; (8002200 <parse_calib_data+0x2b4>)
 8001ff6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t3 = ((double)reg_calib_data->par_t3 / temp_var);
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe faa7 	bl	8000554 <__aeabi_i2d>
 8002006:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800200a:	f7fe fc37 	bl	800087c <__aeabi_ddiv>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	6939      	ldr	r1, [r7, #16]
 8002014:	e9c1 2304 	strd	r2, r3, [r1, #16]
    reg_calib_data->par_p1 = (int16_t)BMP3_CONCAT_BYTES(reg_data[6], reg_data[5]);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3306      	adds	r3, #6
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	b21a      	sxth	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3305      	adds	r3, #5
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	b21b      	sxth	r3, r3
 800202a:	4313      	orrs	r3, r2
 800202c:	b21a      	sxth	r2, r3
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	80da      	strh	r2, [r3, #6]
    temp_var = 1048576.0f;
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	4b73      	ldr	r3, [pc, #460]	; (8002204 <parse_calib_data+0x2b8>)
 8002038:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p1 = ((double)(reg_calib_data->par_p1 - (16384)) / temp_var);
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002042:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8002046:	4618      	mov	r0, r3
 8002048:	f7fe fa84 	bl	8000554 <__aeabi_i2d>
 800204c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002050:	f7fe fc14 	bl	800087c <__aeabi_ddiv>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	6939      	ldr	r1, [r7, #16]
 800205a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    reg_calib_data->par_p2 = (int16_t)BMP3_CONCAT_BYTES(reg_data[8], reg_data[7]);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3308      	adds	r3, #8
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	b21a      	sxth	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3307      	adds	r3, #7
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b21b      	sxth	r3, r3
 8002070:	4313      	orrs	r3, r2
 8002072:	b21a      	sxth	r2, r3
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	811a      	strh	r2, [r3, #8]
    temp_var = 536870912.0f;
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	4b62      	ldr	r3, [pc, #392]	; (8002208 <parse_calib_data+0x2bc>)
 800207e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p2 = ((double)(reg_calib_data->par_p2 - (16384)) / temp_var);
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002088:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800208c:	4618      	mov	r0, r3
 800208e:	f7fe fa61 	bl	8000554 <__aeabi_i2d>
 8002092:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002096:	f7fe fbf1 	bl	800087c <__aeabi_ddiv>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	6939      	ldr	r1, [r7, #16]
 80020a0:	e9c1 2308 	strd	r2, r3, [r1, #32]
    reg_calib_data->par_p3 = (int8_t)reg_data[9];
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3309      	adds	r3, #9
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b25a      	sxtb	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	729a      	strb	r2, [r3, #10]
    temp_var = 4294967296.0f;
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	4b55      	ldr	r3, [pc, #340]	; (800220c <parse_calib_data+0x2c0>)
 80020b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p3 = ((double)reg_calib_data->par_p3 / temp_var);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fa47 	bl	8000554 <__aeabi_i2d>
 80020c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020ca:	f7fe fbd7 	bl	800087c <__aeabi_ddiv>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	6939      	ldr	r1, [r7, #16]
 80020d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    reg_calib_data->par_p4 = (int8_t)reg_data[10];
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	330a      	adds	r3, #10
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	b25a      	sxtb	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	72da      	strb	r2, [r3, #11]
    temp_var = 137438953472.0f;
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	4b49      	ldr	r3, [pc, #292]	; (8002210 <parse_calib_data+0x2c4>)
 80020ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p4 = ((double)reg_calib_data->par_p4 / temp_var);
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7fe fa2d 	bl	8000554 <__aeabi_i2d>
 80020fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020fe:	f7fe fbbd 	bl	800087c <__aeabi_ddiv>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	6939      	ldr	r1, [r7, #16]
 8002108:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    reg_calib_data->par_p5 = BMP3_CONCAT_BYTES(reg_data[12], reg_data[11]);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	330c      	adds	r3, #12
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	021b      	lsls	r3, r3, #8
 8002114:	b21a      	sxth	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	330b      	adds	r3, #11
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	b21b      	sxth	r3, r3
 800211e:	4313      	orrs	r3, r2
 8002120:	b21b      	sxth	r3, r3
 8002122:	b29a      	uxth	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	819a      	strh	r2, [r3, #12]

    /* 1 / 2^3 */
    temp_var = 0.125f;
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002130:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p5 = ((double)reg_calib_data->par_p5 / temp_var);
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	899b      	ldrh	r3, [r3, #12]
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe f9fb 	bl	8000534 <__aeabi_ui2d>
 800213e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002142:	f7fe fb9b 	bl	800087c <__aeabi_ddiv>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	6939      	ldr	r1, [r7, #16]
 800214c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    reg_calib_data->par_p6 = BMP3_CONCAT_BYTES(reg_data[14], reg_data[13]);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	330e      	adds	r3, #14
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	021b      	lsls	r3, r3, #8
 8002158:	b21a      	sxth	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	330d      	adds	r3, #13
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b21b      	sxth	r3, r3
 8002162:	4313      	orrs	r3, r2
 8002164:	b21b      	sxth	r3, r3
 8002166:	b29a      	uxth	r2, r3
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	81da      	strh	r2, [r3, #14]
    temp_var = 64.0f;
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	4b28      	ldr	r3, [pc, #160]	; (8002214 <parse_calib_data+0x2c8>)
 8002172:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p6 = ((double)reg_calib_data->par_p6 / temp_var);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	89db      	ldrh	r3, [r3, #14]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f9da 	bl	8000534 <__aeabi_ui2d>
 8002180:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002184:	f7fe fb7a 	bl	800087c <__aeabi_ddiv>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	6939      	ldr	r1, [r7, #16]
 800218e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
    reg_calib_data->par_p7 = (int8_t)reg_data[15];
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	330f      	adds	r3, #15
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	b25a      	sxtb	r2, r3
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	741a      	strb	r2, [r3, #16]
    temp_var = 256.0f;
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <parse_calib_data+0x2cc>)
 80021a4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p7 = ((double)reg_calib_data->par_p7 / temp_var);
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe f9d0 	bl	8000554 <__aeabi_i2d>
 80021b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021b8:	f7fe fb60 	bl	800087c <__aeabi_ddiv>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	6939      	ldr	r1, [r7, #16]
 80021c2:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
    reg_calib_data->par_p8 = (int8_t)reg_data[16];
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3310      	adds	r3, #16
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b25a      	sxtb	r2, r3
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	745a      	strb	r2, [r3, #17]
    temp_var = 32768.0f;
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	4b11      	ldr	r3, [pc, #68]	; (800221c <parse_calib_data+0x2d0>)
 80021d8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p8 = ((double)reg_calib_data->par_p8 / temp_var);
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f9b6 	bl	8000554 <__aeabi_i2d>
 80021e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ec:	f7fe fb46 	bl	800087c <__aeabi_ddiv>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	6939      	ldr	r1, [r7, #16]
 80021f6:	e013      	b.n	8002220 <parse_calib_data+0x2d4>
 80021f8:	3f700000 	.word	0x3f700000
 80021fc:	41d00000 	.word	0x41d00000
 8002200:	42f00000 	.word	0x42f00000
 8002204:	41300000 	.word	0x41300000
 8002208:	41c00000 	.word	0x41c00000
 800220c:	41f00000 	.word	0x41f00000
 8002210:	42400000 	.word	0x42400000
 8002214:	40500000 	.word	0x40500000
 8002218:	40700000 	.word	0x40700000
 800221c:	40e00000 	.word	0x40e00000
 8002220:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    reg_calib_data->par_p9 = (int16_t)BMP3_CONCAT_BYTES(reg_data[18], reg_data[17]);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3312      	adds	r3, #18
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	021b      	lsls	r3, r3, #8
 800222c:	b21a      	sxth	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3311      	adds	r3, #17
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	b21b      	sxth	r3, r3
 8002236:	4313      	orrs	r3, r2
 8002238:	b21a      	sxth	r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	825a      	strh	r2, [r3, #18]
    temp_var = 281474976710656.0f;
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	4b25      	ldr	r3, [pc, #148]	; (80022d8 <parse_calib_data+0x38c>)
 8002244:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p9 = ((double)reg_calib_data->par_p9 / temp_var);
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe f980 	bl	8000554 <__aeabi_i2d>
 8002254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002258:	f7fe fb10 	bl	800087c <__aeabi_ddiv>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	6939      	ldr	r1, [r7, #16]
 8002262:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
    reg_calib_data->par_p10 = (int8_t)reg_data[19];
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3313      	adds	r3, #19
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	b25a      	sxtb	r2, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	751a      	strb	r2, [r3, #20]
    temp_var = 281474976710656.0f;
 8002272:	f04f 0200 	mov.w	r2, #0
 8002276:	4b18      	ldr	r3, [pc, #96]	; (80022d8 <parse_calib_data+0x38c>)
 8002278:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p10 = ((double)reg_calib_data->par_p10 / temp_var);
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe f966 	bl	8000554 <__aeabi_i2d>
 8002288:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800228c:	f7fe faf6 	bl	800087c <__aeabi_ddiv>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	6939      	ldr	r1, [r7, #16]
 8002296:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    reg_calib_data->par_p11 = (int8_t)reg_data[20];
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3314      	adds	r3, #20
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	b25a      	sxtb	r2, r3
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	755a      	strb	r2, [r3, #21]
    temp_var = 36893488147419103232.0f;
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 4388 	mov.w	r3, #1140850688	; 0x44000000
 80022ae:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p11 = ((double)reg_calib_data->par_p11 / temp_var);
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f94b 	bl	8000554 <__aeabi_i2d>
 80022be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022c2:	f7fe fadb 	bl	800087c <__aeabi_ddiv>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	6939      	ldr	r1, [r7, #16]
 80022cc:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	42f00000 	.word	0x42f00000

080022dc <compensate_temperature>:
 * For e.g. Returns temperature 24.26 deg Celsius
 */
static int8_t compensate_temperature(double *temperature,
                                     const struct bmp3_uncomp_data *uncomp_data,
                                     struct bmp3_calib_data *calib_data)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08c      	sub	sp, #48	; 0x30
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 80022e8:	2300      	movs	r3, #0
 80022ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int64_t uncomp_temp = uncomp_data->temperature;
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double partial_data1;
    double partial_data2;

    partial_data1 = (double)(uncomp_temp - calib_data->quantized_calib_data.par_t1);
 80022f8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022fc:	f7fe f966 	bl	80005cc <__aeabi_l2d>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002306:	f7fd ffd7 	bl	80002b8 <__aeabi_dsub>
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data2 = (double)(partial_data1 * calib_data->quantized_calib_data.par_t2);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002318:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800231c:	f7fe f984 	bl	8000628 <__aeabi_dmul>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Update the compensated temperature in calib structure since this is
     * needed for pressure calculation */
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8002328:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800232c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002330:	f7fe f97a 	bl	8000628 <__aeabi_dmul>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4610      	mov	r0, r2
 800233a:	4619      	mov	r1, r3
                                             calib_data->quantized_calib_data.par_t3;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8002342:	f7fe f971 	bl	8000628 <__aeabi_dmul>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002352:	f7fd ffb3 	bl	80002bc <__adddf3>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

    /* Returns compensated temperature */
    if (calib_data->quantized_calib_data.t_lin < BMP3_MIN_TEMP_DOUBLE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <compensate_temperature+0xec>)
 800236c:	f7fe fbce 	bl	8000b0c <__aeabi_dcmplt>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d008      	beq.n	8002388 <compensate_temperature+0xac>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MIN_TEMP_DOUBLE;
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <compensate_temperature+0xec>)
 800237e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
        rslt = BMP3_W_MIN_TEMP;
 8002382:	2303      	movs	r3, #3
 8002384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (calib_data->quantized_calib_data.t_lin > BMP3_MAX_TEMP_DOUBLE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <compensate_temperature+0xf0>)
 8002394:	f7fe fbd8 	bl	8000b48 <__aeabi_dcmpgt>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d008      	beq.n	80023b0 <compensate_temperature+0xd4>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MAX_TEMP_DOUBLE;
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <compensate_temperature+0xf0>)
 80023a6:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
        rslt = BMP3_W_MAX_TEMP;
 80023aa:	2304      	movs	r3, #4
 80023ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*temperature) = calib_data->quantized_calib_data.t_lin;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023b6:	68f9      	ldr	r1, [r7, #12]
 80023b8:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 80023bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3730      	adds	r7, #48	; 0x30
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	c0440000 	.word	0xc0440000
 80023cc:	40554000 	.word	0x40554000

080023d0 <compensate_pressure>:
 * For e.g. returns pressure in Pascal p = 95305.295
 */
static int8_t compensate_pressure(double *pressure,
                                  const struct bmp3_uncomp_data *uncomp_data,
                                  const struct bmp3_calib_data *calib_data)
{
 80023d0:	b5b0      	push	{r4, r5, r7, lr}
 80023d2:	b096      	sub	sp, #88	; 0x58
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    const struct bmp3_quantized_calib_data *quantized_calib_data = &calib_data->quantized_calib_data;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	647b      	str	r3, [r7, #68]	; 0x44
    double partial_data3;
    double partial_data4;
    double partial_out1;
    double partial_out2;

    partial_data1 = quantized_calib_data->par_p6 * quantized_calib_data->t_lin;
 80023e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023e8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80023ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023ee:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023f2:	f7fe f919 	bl	8000628 <__aeabi_dmul>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p7 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80023fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002400:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8002404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002406:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 800240a:	2002      	movs	r0, #2
 800240c:	eeb0 0a47 	vmov.f32	s0, s14
 8002410:	eef0 0a67 	vmov.f32	s1, s15
 8002414:	f000 f954 	bl	80026c0 <pow_bmp3>
 8002418:	ee10 3a10 	vmov	r3, s0
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f8ab 	bl	8000578 <__aeabi_f2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4620      	mov	r0, r4
 8002428:	4629      	mov	r1, r5
 800242a:	f7fe f8fd 	bl	8000628 <__aeabi_dmul>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p8 * pow_bmp3(quantized_calib_data->t_lin, 3);
 8002436:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002438:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800243c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800243e:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 8002442:	2003      	movs	r0, #3
 8002444:	eeb0 0a47 	vmov.f32	s0, s14
 8002448:	eef0 0a67 	vmov.f32	s1, s15
 800244c:	f000 f938 	bl	80026c0 <pow_bmp3>
 8002450:	ee10 3a10 	vmov	r3, s0
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe f88f 	bl	8000578 <__aeabi_f2d>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4620      	mov	r0, r4
 8002460:	4629      	mov	r1, r5
 8002462:	f7fe f8e1 	bl	8000628 <__aeabi_dmul>
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out1 = quantized_calib_data->par_p5 + partial_data1 + partial_data2 + partial_data3;
 800246e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002470:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002474:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002478:	f7fd ff20 	bl	80002bc <__adddf3>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002488:	f7fd ff18 	bl	80002bc <__adddf3>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002494:	f7fd ff12 	bl	80002bc <__adddf3>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    partial_data1 = quantized_calib_data->par_p2 * quantized_calib_data->t_lin;
 80024a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80024a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80024ac:	f7fe f8bc 	bl	8000628 <__aeabi_dmul>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p3 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80024b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024ba:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80024be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024c0:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80024c4:	2002      	movs	r0, #2
 80024c6:	eeb0 0a47 	vmov.f32	s0, s14
 80024ca:	eef0 0a67 	vmov.f32	s1, s15
 80024ce:	f000 f8f7 	bl	80026c0 <pow_bmp3>
 80024d2:	ee10 3a10 	vmov	r3, s0
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7fe f84e 	bl	8000578 <__aeabi_f2d>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	4620      	mov	r0, r4
 80024e2:	4629      	mov	r1, r5
 80024e4:	f7fe f8a0 	bl	8000628 <__aeabi_dmul>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p4 * pow_bmp3(quantized_calib_data->t_lin, 3);
 80024f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f2:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80024f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f8:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80024fc:	2003      	movs	r0, #3
 80024fe:	eeb0 0a47 	vmov.f32	s0, s14
 8002502:	eef0 0a67 	vmov.f32	s1, s15
 8002506:	f000 f8db 	bl	80026c0 <pow_bmp3>
 800250a:	ee10 3a10 	vmov	r3, s0
 800250e:	4618      	mov	r0, r3
 8002510:	f7fe f832 	bl	8000578 <__aeabi_f2d>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4620      	mov	r0, r4
 800251a:	4629      	mov	r1, r5
 800251c:	f7fe f884 	bl	8000628 <__aeabi_dmul>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out2 = uncomp_data->pressure *
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252e:	4610      	mov	r0, r2
 8002530:	4619      	mov	r1, r3
 8002532:	f7fe f843 	bl	80005bc <__aeabi_ul2d>
 8002536:	4604      	mov	r4, r0
 8002538:	460d      	mov	r5, r1
                   (quantized_calib_data->par_p1 + partial_data1 + partial_data2 + partial_data3);
 800253a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800253c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002540:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002544:	f7fd feba 	bl	80002bc <__adddf3>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	4610      	mov	r0, r2
 800254e:	4619      	mov	r1, r3
 8002550:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002554:	f7fd feb2 	bl	80002bc <__adddf3>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002564:	f7fd feaa 	bl	80002bc <__adddf3>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
    partial_out2 = uncomp_data->pressure *
 800256c:	4620      	mov	r0, r4
 800256e:	4629      	mov	r1, r5
 8002570:	f7fe f85a 	bl	8000628 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data1 = pow_bmp3((double)uncomp_data->pressure, 2);
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	f7fe f819 	bl	80005bc <__aeabi_ul2d>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	2002      	movs	r0, #2
 8002590:	ec43 2b10 	vmov	d0, r2, r3
 8002594:	f000 f894 	bl	80026c0 <pow_bmp3>
 8002598:	ee10 3a10 	vmov	r3, s0
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd ffeb 	bl	8000578 <__aeabi_f2d>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p9 + quantized_calib_data->par_p10 * quantized_calib_data->t_lin;
 80025aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ac:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 80025b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b2:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80025b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80025bc:	f7fe f834 	bl	8000628 <__aeabi_dmul>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4620      	mov	r0, r4
 80025c6:	4629      	mov	r1, r5
 80025c8:	f7fd fe78 	bl	80002bc <__adddf3>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = partial_data1 * partial_data2;
 80025d4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80025d8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80025dc:	f7fe f824 	bl	8000628 <__aeabi_dmul>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_data4 = partial_data3 + pow_bmp3((double)uncomp_data->pressure, 3) * quantized_calib_data->par_p11;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ee:	4610      	mov	r0, r2
 80025f0:	4619      	mov	r1, r3
 80025f2:	f7fd ffe3 	bl	80005bc <__aeabi_ul2d>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	2003      	movs	r0, #3
 80025fc:	ec43 2b10 	vmov	d0, r2, r3
 8002600:	f000 f85e 	bl	80026c0 <pow_bmp3>
 8002604:	ee10 3a10 	vmov	r3, s0
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd ffb5 	bl	8000578 <__aeabi_f2d>
 800260e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002610:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002614:	f7fe f808 	bl	8000628 <__aeabi_dmul>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002620:	f7fd fe4c 	bl	80002bc <__adddf3>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	e9c7 2304 	strd	r2, r3, [r7, #16]
    comp_press = partial_out1 + partial_out2 + partial_data4;
 800262c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002630:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002634:	f7fd fe42 	bl	80002bc <__adddf3>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002640:	f7fd fe3c 	bl	80002bc <__adddf3>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

    if (comp_press < BMP3_MIN_PRES_DOUBLE)
 800264c:	a318      	add	r3, pc, #96	; (adr r3, 80026b0 <compensate_pressure+0x2e0>)
 800264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002652:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002656:	f7fe fa59 	bl	8000b0c <__aeabi_dcmplt>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d007      	beq.n	8002670 <compensate_pressure+0x2a0>
    {
        comp_press = BMP3_MIN_PRES_DOUBLE;
 8002660:	a313      	add	r3, pc, #76	; (adr r3, 80026b0 <compensate_pressure+0x2e0>)
 8002662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002666:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        rslt = BMP3_W_MIN_PRES;
 800266a:	2305      	movs	r3, #5
 800266c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    if (comp_press > BMP3_MAX_PRES_DOUBLE)
 8002670:	a311      	add	r3, pc, #68	; (adr r3, 80026b8 <compensate_pressure+0x2e8>)
 8002672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002676:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800267a:	f7fe fa65 	bl	8000b48 <__aeabi_dcmpgt>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d007      	beq.n	8002694 <compensate_pressure+0x2c4>
    {
        comp_press = BMP3_MAX_PRES_DOUBLE;
 8002684:	a30c      	add	r3, pc, #48	; (adr r3, 80026b8 <compensate_pressure+0x2e8>)
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        rslt = BMP3_W_MAX_PRES;
 800268e:	2306      	movs	r3, #6
 8002690:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    (*pressure) = comp_press;
 8002694:	68f9      	ldr	r1, [r7, #12]
 8002696:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800269a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 800269e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3758      	adds	r7, #88	; 0x58
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bdb0      	pop	{r4, r5, r7, pc}
 80026aa:	bf00      	nop
 80026ac:	f3af 8000 	nop.w
 80026b0:	00000000 	.word	0x00000000
 80026b4:	40dd4c00 	.word	0x40dd4c00
 80026b8:	00000000 	.word	0x00000000
 80026bc:	40fe8480 	.word	0x40fe8480

080026c0 <pow_bmp3>:
/*!
 * @brief This internal API is used to calculate the power functionality for
 *  floating point values.
 */
static float pow_bmp3(double base, uint8_t power)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	ed87 0b02 	vstr	d0, [r7, #8]
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
    float pow_output = 1;
 80026ce:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80026d2:	617b      	str	r3, [r7, #20]

    while (power != 0)
 80026d4:	e00e      	b.n	80026f4 <pow_bmp3+0x34>
    {
        pow_output = (float) base * pow_output;
 80026d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026da:	f7fe fa7d 	bl	8000bd8 <__aeabi_d2f>
 80026de:	ee07 0a10 	vmov	s14, r0
 80026e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80026e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ea:	edc7 7a05 	vstr	s15, [r7, #20]
        power--;
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	71fb      	strb	r3, [r7, #7]
    while (power != 0)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1ed      	bne.n	80026d6 <pow_bmp3+0x16>
    }

    return pow_output;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	ee07 3a90 	vmov	s15, r3
}
 8002700:	eeb0 0a67 	vmov.f32	s0, s15
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint32_t sub_settings, uint32_t desired_settings)
{
 800270a:	b480      	push	{r7}
 800270c:	b085      	sub	sp, #20
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
 8002712:	6039      	str	r1, [r7, #0]
    uint8_t settings_changed = FALSE;
 8002714:	2300      	movs	r3, #0
 8002716:	73fb      	strb	r3, [r7, #15]

    if (sub_settings & desired_settings)
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <are_settings_changed+0x1e>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 8002722:	2301      	movs	r3, #1
 8002724:	73fb      	strb	r3, [r7, #15]
 8002726:	e001      	b.n	800272c <are_settings_changed+0x22>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8002728:	2300      	movs	r3, #0
 800272a:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 800272c:	7bfb      	ldrb	r3, [r7, #15]
}
 800272e:	4618      	mov	r0, r3
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmp3_dev *dev)
{
 800273a:	b480      	push	{r7}
 800273c:	b085      	sub	sp, #20
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00f      	beq.n	8002768 <null_ptr_check+0x2e>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00b      	beq.n	8002768 <null_ptr_check+0x2e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d007      	beq.n	8002768 <null_ptr_check+0x2e>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	695b      	ldr	r3, [r3, #20]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8002764:	2b00      	cmp	r3, #0
 8002766:	d102      	bne.n	800276e <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMP3_E_NULL_PTR;
 8002768:	23ff      	movs	r3, #255	; 0xff
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	e001      	b.n	8002772 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMP3_OK;
 800276e:	2300      	movs	r3, #0
 8002770:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002772:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <get_sensor_status>:
/*!
 * @brief This API gets the command ready, data ready for pressure and
 * temperature, power on reset status from the sensor.
 */
static int8_t get_sensor_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;

    reg_addr = BMP3_REG_SENS_STATUS;
 800278c:	2303      	movs	r3, #3
 800278e:	73bb      	strb	r3, [r7, #14]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8002790:	f107 010d 	add.w	r1, r7, #13
 8002794:	7bb8      	ldrb	r0, [r7, #14]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	2201      	movs	r2, #1
 800279a:	f7fe fc36 	bl	800100a <bmp3_get_regs>
 800279e:	4603      	mov	r3, r0
 80027a0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d128      	bne.n	80027fc <get_sensor_status+0x7a>
    {
        status->sensor.cmd_rdy = BMP3_GET_BITS(reg_data, BMP3_STATUS_CMD_RDY);
 80027aa:	7b7b      	ldrb	r3, [r7, #13]
 80027ac:	111b      	asrs	r3, r3, #4
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	70da      	strb	r2, [r3, #3]
        status->sensor.drdy_press = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_PRESS);
 80027ba:	7b7b      	ldrb	r3, [r7, #13]
 80027bc:	115b      	asrs	r3, r3, #5
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	711a      	strb	r2, [r3, #4]
        status->sensor.drdy_temp = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_TEMP);
 80027ca:	7b7b      	ldrb	r3, [r7, #13]
 80027cc:	119b      	asrs	r3, r3, #6
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	715a      	strb	r2, [r3, #5]
        reg_addr = BMP3_REG_EVENT;
 80027da:	2310      	movs	r3, #16
 80027dc:	73bb      	strb	r3, [r7, #14]
        rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 80027de:	f107 010d 	add.w	r1, r7, #13
 80027e2:	7bb8      	ldrb	r0, [r7, #14]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f7fe fc0f 	bl	800100a <bmp3_get_regs>
 80027ec:	4603      	mov	r3, r0
 80027ee:	73fb      	strb	r3, [r7, #15]
        status->pwr_on_rst = reg_data & 0x01;
 80027f0:	7b7b      	ldrb	r3, [r7, #13]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	725a      	strb	r2, [r3, #9]
    }

    return rslt;
 80027fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <get_int_status>:
/*!
 * @brief This API gets the interrupt (fifo watermark, fifo full, data ready)
 * status from the sensor.
 */
static int8_t get_int_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_INT_STATUS, &reg_data, 1, dev);
 8002812:	f107 010e 	add.w	r1, r7, #14
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2201      	movs	r2, #1
 800281a:	2011      	movs	r0, #17
 800281c:	f7fe fbf5 	bl	800100a <bmp3_get_regs>
 8002820:	4603      	mov	r3, r0
 8002822:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8002824:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d115      	bne.n	8002858 <get_int_status+0x50>
    {
        status->intr.fifo_wm = BMP3_GET_BITS_POS_0(reg_data, BMP3_INT_STATUS_FWTM);
 800282c:	7bbb      	ldrb	r3, [r7, #14]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	b2da      	uxtb	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	701a      	strb	r2, [r3, #0]
        status->intr.fifo_full = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_FFULL);
 8002838:	7bbb      	ldrb	r3, [r7, #14]
 800283a:	105b      	asrs	r3, r3, #1
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	b2da      	uxtb	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	705a      	strb	r2, [r3, #1]
        status->intr.drdy = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_DRDY);
 8002848:	7bbb      	ldrb	r3, [r7, #14]
 800284a:	10db      	asrs	r3, r3, #3
 800284c:	b2db      	uxtb	r3, r3
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	b2da      	uxtb	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	709a      	strb	r2, [r3, #2]
    }

    return rslt;
 8002858:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <get_err_status>:
/*!
 * @brief This API gets the fatal, command and configuration error
 * from the sensor.
 */
static int8_t get_err_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_ERR, &reg_data, 1, dev);
 800286e:	f107 010e 	add.w	r1, r7, #14
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	2201      	movs	r2, #1
 8002876:	2002      	movs	r0, #2
 8002878:	f7fe fbc7 	bl	800100a <bmp3_get_regs>
 800287c:	4603      	mov	r3, r0
 800287e:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8002880:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d115      	bne.n	80028b4 <get_err_status+0x50>
    {
        status->err.cmd = BMP3_GET_BITS_POS_0(reg_data, BMP3_ERR_FATAL);
 8002888:	7bbb      	ldrb	r3, [r7, #14]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	b2da      	uxtb	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	71da      	strb	r2, [r3, #7]
        status->err.conf = BMP3_GET_BITS(reg_data, BMP3_ERR_CMD);
 8002894:	7bbb      	ldrb	r3, [r7, #14]
 8002896:	105b      	asrs	r3, r3, #1
 8002898:	b2db      	uxtb	r3, r3
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	721a      	strb	r2, [r3, #8]
        status->err.fatal = BMP3_GET_BITS(reg_data, BMP3_ERR_CONF);
 80028a4:	7bbb      	ldrb	r3, [r7, #14]
 80028a6:	109b      	asrs	r3, r3, #2
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	719a      	strb	r2, [r3, #6]
    }

    return rslt;
 80028b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <bmp3_check_rslt>:
extern volatile uint8_t int2_flag;

static uint8_t dev_addr = 0;

void bmp3_check_rslt(const char api_name[], int8_t rslt)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 80028cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028d0:	3307      	adds	r3, #7
 80028d2:	2b09      	cmp	r3, #9
 80028d4:	d839      	bhi.n	800294a <bmp3_check_rslt+0x8a>
 80028d6:	a201      	add	r2, pc, #4	; (adr r2, 80028dc <bmp3_check_rslt+0x1c>)
 80028d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028dc:	08002923 	.word	0x08002923
 80028e0:	08002919 	.word	0x08002919
 80028e4:	0800292d 	.word	0x0800292d
 80028e8:	0800294b 	.word	0x0800294b
 80028ec:	0800294b 	.word	0x0800294b
 80028f0:	0800290f 	.word	0x0800290f
 80028f4:	08002905 	.word	0x08002905
 80028f8:	08002955 	.word	0x08002955
 80028fc:	08002937 	.word	0x08002937
 8002900:	08002941 	.word	0x08002941

            // Do nothing
            break;
        case BMP3_E_NULL_PTR:
            //PDEBUG("API [%s] Error [%d] : Null pointer\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR1\n", 7);
 8002904:	2107      	movs	r1, #7
 8002906:	4816      	ldr	r0, [pc, #88]	; (8002960 <bmp3_check_rslt+0xa0>)
 8002908:	f015 fd68 	bl	80183dc <CDC_Transmit_FS>
            break;
 800290c:	e023      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_COMM_FAIL:
        	//PDEBUG("API [%s] Error [%d] : Communication failure\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR2\n", 6);
 800290e:	2106      	movs	r1, #6
 8002910:	4814      	ldr	r0, [pc, #80]	; (8002964 <bmp3_check_rslt+0xa4>)
 8002912:	f015 fd63 	bl	80183dc <CDC_Transmit_FS>
        	break;
 8002916:	e01e      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_INVALID_LEN:
        	//PDEBUG("API [%s] Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR3\n", 6);
 8002918:	2106      	movs	r1, #6
 800291a:	4813      	ldr	r0, [pc, #76]	; (8002968 <bmp3_check_rslt+0xa8>)
 800291c:	f015 fd5e 	bl	80183dc <CDC_Transmit_FS>
        	break;
 8002920:	e019      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_DEV_NOT_FOUND:
        	//PDEBUG("API [%s] Error [%d] : Device not found\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR4\n", 6);
 8002922:	2106      	movs	r1, #6
 8002924:	4811      	ldr	r0, [pc, #68]	; (800296c <bmp3_check_rslt+0xac>)
 8002926:	f015 fd59 	bl	80183dc <CDC_Transmit_FS>
        	break;
 800292a:	e014      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_CONFIGURATION_ERR:
        	//PDEBUG("API [%s] Error [%d] : Configuration Error\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR5\n", 6);
 800292c:	2106      	movs	r1, #6
 800292e:	4810      	ldr	r0, [pc, #64]	; (8002970 <bmp3_check_rslt+0xb0>)
 8002930:	f015 fd54 	bl	80183dc <CDC_Transmit_FS>
        	break;
 8002934:	e00f      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_W_SENSOR_NOT_ENABLED:
        	//PDEBUG("API [%s] Error [%d] : Warning when Sensor not enabled\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR6\n", 6);
 8002936:	2106      	movs	r1, #6
 8002938:	480e      	ldr	r0, [pc, #56]	; (8002974 <bmp3_check_rslt+0xb4>)
 800293a:	f015 fd4f 	bl	80183dc <CDC_Transmit_FS>
        	break;
 800293e:	e00a      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_W_INVALID_FIFO_REQ_FRAME_CNT:
        	//PDEBUG("API [%s] Error [%d] : Warning when Fifo watermark level is not in limit\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR7\n", 6);
 8002940:	2106      	movs	r1, #6
 8002942:	480d      	ldr	r0, [pc, #52]	; (8002978 <bmp3_check_rslt+0xb8>)
 8002944:	f015 fd4a 	bl	80183dc <CDC_Transmit_FS>
        	break;
 8002948:	e005      	b.n	8002956 <bmp3_check_rslt+0x96>
        default:
        	//PDEBUG("API [%s] Error [%d] : Unknown error code\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR8\n", 6);
 800294a:	2106      	movs	r1, #6
 800294c:	480b      	ldr	r0, [pc, #44]	; (800297c <bmp3_check_rslt+0xbc>)
 800294e:	f015 fd45 	bl	80183dc <CDC_Transmit_FS>
        	break;
 8002952:	e000      	b.n	8002956 <bmp3_check_rslt+0x96>
            break;
 8002954:	bf00      	nop
    }
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	0801bd8c 	.word	0x0801bd8c
 8002964:	0801bd94 	.word	0x0801bd94
 8002968:	0801bd9c 	.word	0x0801bd9c
 800296c:	0801bda4 	.word	0x0801bda4
 8002970:	0801bdac 	.word	0x0801bdac
 8002974:	0801bdb4 	.word	0x0801bdb4
 8002978:	0801bdbc 	.word	0x0801bdbc
 800297c:	0801bdc4 	.word	0x0801bdc4

08002980 <bmp3_interface_init>:

BMP3_INTF_RET_TYPE bmp3_interface_init(struct bmp3_dev *bmp3, uint8_t intf)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	70fb      	strb	r3, [r7, #3]
	int8_t rslt = BMP3_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	73fb      	strb	r3, [r7, #15]

	if(bmp3 != NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d015      	beq.n	80029c2 <bmp3_interface_init+0x42>
	{
		/* Bus configuration : I2C */
		if (intf == BMP3_I2C_INTF)
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d10b      	bne.n	80029b4 <bmp3_interface_init+0x34>
		{
			//PDEBUG("I2C Interface\n");
			dev_addr = BMP3_ADDR_I2C_SEC;
 800299c:	4b0e      	ldr	r3, [pc, #56]	; (80029d8 <bmp3_interface_init+0x58>)
 800299e:	2277      	movs	r2, #119	; 0x77
 80029a0:	701a      	strb	r2, [r3, #0]
			bmp3->read = SensorAPI_I2Cx_Read;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <bmp3_interface_init+0x5c>)
 80029a6:	60da      	str	r2, [r3, #12]
			bmp3->write = SensorAPI_I2Cx_Write;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a0d      	ldr	r2, [pc, #52]	; (80029e0 <bmp3_interface_init+0x60>)
 80029ac:	611a      	str	r2, [r3, #16]
			bmp3->intf = BMP3_I2C_INTF;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	721a      	strb	r2, [r3, #8]
			bmp3->read = SensorAPI_SPIx_Read;
			bmp3->write = SensorAPI_SPIx_Write;
			bmp3->intf = BMP3_SPI_INTF;
		}*/

		bmp3->delay_us = bmp3_delay_us;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a0b      	ldr	r2, [pc, #44]	; (80029e4 <bmp3_interface_init+0x64>)
 80029b8:	615a      	str	r2, [r3, #20]
		bmp3->intf_ptr = &dev_addr;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a06      	ldr	r2, [pc, #24]	; (80029d8 <bmp3_interface_init+0x58>)
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	e001      	b.n	80029c6 <bmp3_interface_init+0x46>
	}
	else
	{
		rslt = BMP3_E_NULL_PTR;
 80029c2:	23ff      	movs	r3, #255	; 0xff
 80029c4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80029c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	2000037c 	.word	0x2000037c
 80029dc:	08002a21 	.word	0x08002a21
 80029e0:	08002a75 	.word	0x08002a75
 80029e4:	080029e9 	.word	0x080029e9

080029e8 <bmp3_delay_us>:
		}
	}
}

void bmp3_delay_us(uint32_t period, void *intf_ptr)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
	uint32_t i;

	while(period--)
 80029f2:	e008      	b.n	8002a06 <bmp3_delay_us+0x1e>
	{
		for(i = 0; i < 84; i++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	e002      	b.n	8002a00 <bmp3_delay_us+0x18>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3301      	adds	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b53      	cmp	r3, #83	; 0x53
 8002a04:	d9f9      	bls.n	80029fa <bmp3_delay_us+0x12>
	while(period--)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	1e5a      	subs	r2, r3, #1
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f1      	bne.n	80029f4 <bmp3_delay_us+0xc>
		{
			;
		}
	}
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
	...

08002a20 <SensorAPI_I2Cx_Read>:
* Input          : I2C1 or I2C2, slave_address7, subaddress, Write Number
* Output         : None
* Return         : number of bytes transmitted
*******************************************************************************/
int8_t SensorAPI_I2Cx_Read(uint8_t subaddress, uint8_t *pBuffer, uint16_t ReadNumbr, void *intf_ptr)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	73fb      	strb	r3, [r7, #15]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8002a38:	7dfb      	ldrb	r3, [r7, #23]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	82bb      	strh	r3, [r7, #20]

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, &subaddress, 1, BUS_TIMEOUT);
 8002a40:	f107 020f 	add.w	r2, r7, #15
 8002a44:	8ab9      	ldrh	r1, [r7, #20]
 8002a46:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	4808      	ldr	r0, [pc, #32]	; (8002a70 <SensorAPI_I2Cx_Read+0x50>)
 8002a50:	f004 ffb2 	bl	80079b8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&I2C_HANDLE, DevAddress, pBuffer, ReadNumbr, BUS_TIMEOUT);
 8002a54:	89bb      	ldrh	r3, [r7, #12]
 8002a56:	8ab9      	ldrh	r1, [r7, #20]
 8002a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5c:	9200      	str	r2, [sp, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	4803      	ldr	r0, [pc, #12]	; (8002a70 <SensorAPI_I2Cx_Read+0x50>)
 8002a62:	f005 f89d 	bl	8007ba0 <HAL_I2C_Master_Receive>
	return 0;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20000580 	.word	0x20000580

08002a74 <SensorAPI_I2Cx_Write>:

int8_t SensorAPI_I2Cx_Write(uint8_t subaddress, uint8_t *pBuffer, uint16_t WriteNumbr, void *intf_ptr)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b088      	sub	sp, #32
 8002a78:	af02      	add	r7, sp, #8
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607b      	str	r3, [r7, #4]
 8002a7e:	4603      	mov	r3, r0
 8002a80:	73fb      	strb	r3, [r7, #15]
 8002a82:	4613      	mov	r3, r2
 8002a84:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8002a8c:	7dfb      	ldrb	r3, [r7, #23]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	82bb      	strh	r3, [r7, #20]

	GTXBuffer[0] = subaddress;
 8002a94:	4a0c      	ldr	r2, [pc, #48]	; (8002ac8 <SensorAPI_I2Cx_Write+0x54>)
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	7013      	strb	r3, [r2, #0]
	memcpy(&GTXBuffer[1], pBuffer, WriteNumbr);
 8002a9a:	89bb      	ldrh	r3, [r7, #12]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68b9      	ldr	r1, [r7, #8]
 8002aa0:	480a      	ldr	r0, [pc, #40]	; (8002acc <SensorAPI_I2Cx_Write+0x58>)
 8002aa2:	f016 f9f3 	bl	8018e8c <memcpy>

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, GTXBuffer, WriteNumbr+1, BUS_TIMEOUT);
 8002aa6:	89bb      	ldrh	r3, [r7, #12]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	8ab9      	ldrh	r1, [r7, #20]
 8002aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab2:	9200      	str	r2, [sp, #0]
 8002ab4:	4a04      	ldr	r2, [pc, #16]	; (8002ac8 <SensorAPI_I2Cx_Write+0x54>)
 8002ab6:	4806      	ldr	r0, [pc, #24]	; (8002ad0 <SensorAPI_I2Cx_Write+0x5c>)
 8002ab8:	f004 ff7e 	bl	80079b8 <HAL_I2C_Master_Transmit>
	return 0;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20000380 	.word	0x20000380
 8002acc:	20000381 	.word	0x20000381
 8002ad0:	20000580 	.word	0x20000580

08002ad4 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8002ada:	2300      	movs	r3, #0
 8002adc:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8002ade:	4b19      	ldr	r3, [pc, #100]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002ae0:	4a19      	ldr	r2, [pc, #100]	; (8002b48 <BSP_I2C2_Init+0x74>)
 8002ae2:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <BSP_I2C2_Init+0x78>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	4918      	ldr	r1, [pc, #96]	; (8002b4c <BSP_I2C2_Init+0x78>)
 8002aec:	600a      	str	r2, [r1, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d122      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8002af2:	4814      	ldr	r0, [pc, #80]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002af4:	f005 fc7f 	bl	80083f6 <HAL_I2C_GetState>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11c      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8002afe:	4811      	ldr	r0, [pc, #68]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b00:	f000 f8fe 	bl	8002d00 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d116      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8002b0a:	480e      	ldr	r0, [pc, #56]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b0c:	f000 f8b4 	bl	8002c78 <MX_I2C2_Init>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002b16:	f06f 0307 	mvn.w	r3, #7
 8002b1a:	607b      	str	r3, [r7, #4]
 8002b1c:	e00c      	b.n	8002b38 <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4808      	ldr	r0, [pc, #32]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b22:	f005 ffa3 	bl	8008a6c <HAL_I2CEx_ConfigAnalogFilter>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002b2c:	f06f 0307 	mvn.w	r3, #7
 8002b30:	607b      	str	r3, [r7, #4]
 8002b32:	e001      	b.n	8002b38 <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8002b34:	2300      	movs	r3, #0
 8002b36:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8002b38:	687b      	ldr	r3, [r7, #4]
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000580 	.word	0x20000580
 8002b48:	40005800 	.word	0x40005800
 8002b4c:	200005d4 	.word	0x200005d4

08002b50 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 8002b5a:	4b0f      	ldr	r3, [pc, #60]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d014      	beq.n	8002b8c <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8002b62:	4b0d      	ldr	r3, [pc, #52]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	4a0b      	ldr	r2, [pc, #44]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8002b74:	4809      	ldr	r0, [pc, #36]	; (8002b9c <BSP_I2C2_DeInit+0x4c>)
 8002b76:	f000 f923 	bl	8002dc0 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 8002b7a:	4808      	ldr	r0, [pc, #32]	; (8002b9c <BSP_I2C2_DeInit+0x4c>)
 8002b7c:	f004 feed 	bl	800795a <HAL_I2C_DeInit>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8002b86:	f06f 0307 	mvn.w	r3, #7
 8002b8a:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8002b8c:	687b      	ldr	r3, [r7, #4]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200005d4 	.word	0x200005d4
 8002b9c:	20000580 	.word	0x20000580

08002ba0 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08a      	sub	sp, #40	; 0x28
 8002ba4:	af04      	add	r7, sp, #16
 8002ba6:	60ba      	str	r2, [r7, #8]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4603      	mov	r3, r0
 8002bac:	81fb      	strh	r3, [r7, #14]
 8002bae:	460b      	mov	r3, r1
 8002bb0:	81bb      	strh	r3, [r7, #12]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002bba:	89ba      	ldrh	r2, [r7, #12]
 8002bbc:	89f9      	ldrh	r1, [r7, #14]
 8002bbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bc2:	9302      	str	r3, [sp, #8]
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	9301      	str	r3, [sp, #4]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	2301      	movs	r3, #1
 8002bce:	480c      	ldr	r0, [pc, #48]	; (8002c00 <BSP_I2C2_WriteReg+0x60>)
 8002bd0:	f005 f8dc 	bl	8007d8c <HAL_I2C_Mem_Write>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00c      	beq.n	8002bf4 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002bda:	4809      	ldr	r0, [pc, #36]	; (8002c00 <BSP_I2C2_WriteReg+0x60>)
 8002bdc:	f005 fc19 	bl	8008412 <HAL_I2C_GetError>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d103      	bne.n	8002bee <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002be6:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	e002      	b.n	8002bf4 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002bee:	f06f 0303 	mvn.w	r3, #3
 8002bf2:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002bf4:	697b      	ldr	r3, [r7, #20]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000580 	.word	0x20000580

08002c04 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	; 0x28
 8002c08:	af04      	add	r7, sp, #16
 8002c0a:	60ba      	str	r2, [r7, #8]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4603      	mov	r3, r0
 8002c10:	81fb      	strh	r3, [r7, #14]
 8002c12:	460b      	mov	r3, r1
 8002c14:	81bb      	strh	r3, [r7, #12]
 8002c16:	4613      	mov	r3, r2
 8002c18:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002c1e:	89ba      	ldrh	r2, [r7, #12]
 8002c20:	89f9      	ldrh	r1, [r7, #14]
 8002c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c26:	9302      	str	r3, [sp, #8]
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	2301      	movs	r3, #1
 8002c32:	480c      	ldr	r0, [pc, #48]	; (8002c64 <BSP_I2C2_ReadReg+0x60>)
 8002c34:	f005 f9be 	bl	8007fb4 <HAL_I2C_Mem_Read>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00c      	beq.n	8002c58 <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002c3e:	4809      	ldr	r0, [pc, #36]	; (8002c64 <BSP_I2C2_ReadReg+0x60>)
 8002c40:	f005 fbe7 	bl	8008412 <HAL_I2C_GetError>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d103      	bne.n	8002c52 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002c4a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	e002      	b.n	8002c58 <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002c52:	f06f 0303 	mvn.w	r3, #3
 8002c56:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002c58:	697b      	ldr	r3, [r7, #20]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000580 	.word	0x20000580

08002c68 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002c6c:	f003 fea8 	bl	80069c0 <HAL_GetTick>
 8002c70:	4603      	mov	r3, r0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	bd80      	pop	{r7, pc}
	...

08002c78 <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <MX_I2C2_Init+0x80>)
 8002c88:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x307075B1;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a1b      	ldr	r2, [pc, #108]	; (8002cfc <MX_I2C2_Init+0x84>)
 8002c8e:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f004 fdbe 	bl	800783c <HAL_I2C_Init>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002cca:	2100      	movs	r1, #0
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f005 fecd 	bl	8008a6c <HAL_I2CEx_ConfigAnalogFilter>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002cdc:	2100      	movs	r1, #0
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f005 ff0f 	bl	8008b02 <HAL_I2CEx_ConfigDigitalFilter>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40005800 	.word	0x40005800
 8002cfc:	307075b1 	.word	0x307075b1

08002d00 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b0ae      	sub	sp, #184	; 0xb8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	2294      	movs	r2, #148	; 0x94
 8002d0e:	2100      	movs	r1, #0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f016 f8c9 	bl	8018ea8 <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002d16:	2380      	movs	r3, #128	; 0x80
 8002d18:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	66bb      	str	r3, [r7, #104]	; 0x68
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002d1e:	f107 0310 	add.w	r3, r7, #16
 8002d22:	4618      	mov	r0, r3
 8002d24:	f008 f8dc 	bl	800aee0 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d28:	4b23      	ldr	r3, [pc, #140]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2c:	4a22      	ldr	r2, [pc, #136]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d2e:	f043 0302 	orr.w	r3, r3, #2
 8002d32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d34:	4b20      	ldr	r3, [pc, #128]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8002d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d48:	2312      	movs	r3, #18
 8002d4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d54:	2303      	movs	r3, #3
 8002d56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002d60:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d64:	4619      	mov	r1, r3
 8002d66:	4815      	ldr	r0, [pc, #84]	; (8002dbc <I2C2_MspInit+0xbc>)
 8002d68:	f004 fa9a 	bl	80072a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8002d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d74:	2312      	movs	r3, #18
 8002d76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002d86:	2304      	movs	r3, #4
 8002d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002d8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d90:	4619      	mov	r1, r3
 8002d92:	480a      	ldr	r0, [pc, #40]	; (8002dbc <I2C2_MspInit+0xbc>)
 8002d94:	f004 fa84 	bl	80072a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d98:	4b07      	ldr	r3, [pc, #28]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9c:	4a06      	ldr	r2, [pc, #24]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002da2:	6593      	str	r3, [r2, #88]	; 0x58
 8002da4:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8002db0:	bf00      	nop
 8002db2:	37b8      	adds	r7, #184	; 0xb8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	48000400 	.word	0x48000400

08002dc0 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002dc8:	4b09      	ldr	r3, [pc, #36]	; (8002df0 <I2C2_MspDeInit+0x30>)
 8002dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dcc:	4a08      	ldr	r2, [pc, #32]	; (8002df0 <I2C2_MspDeInit+0x30>)
 8002dce:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002dd2:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8002dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dd8:	4806      	ldr	r0, [pc, #24]	; (8002df4 <I2C2_MspDeInit+0x34>)
 8002dda:	f004 fbf3 	bl	80075c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8002dde:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002de2:	4804      	ldr	r0, [pc, #16]	; (8002df4 <I2C2_MspDeInit+0x34>)
 8002de4:	f004 fbee 	bl	80075c4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000
 8002df4:	48000400 	.word	0x48000400

08002df8 <read_register>:

// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	460b      	mov	r3, r1
 8002e02:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 8002e04:	2300      	movs	r3, #0
 8002e06:	73fb      	strb	r3, [r7, #15]

  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 8002e08:	78fb      	ldrb	r3, [r7, #3]
 8002e0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6858      	ldr	r0, [r3, #4]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	8adb      	ldrh	r3, [r3, #22]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f004 fcdb 	bl	80077d8 <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6818      	ldr	r0, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	1cf9      	adds	r1, r7, #3
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f00b fa85 	bl	800e33c <HAL_SPI_Transmit>
 8002e32:	4603      	mov	r3, r0
 8002e34:	617b      	str	r3, [r7, #20]
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f107 010f 	add.w	r1, r7, #15
 8002e42:	2201      	movs	r2, #1
 8002e44:	f00b fbe8 	bl	800e618 <HAL_SPI_Receive>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	613b      	str	r3, [r7, #16]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6858      	ldr	r0, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	8adb      	ldrh	r3, [r3, #22]
 8002e54:	2201      	movs	r2, #1
 8002e56:	4619      	mov	r1, r3
 8002e58:	f004 fcbe 	bl	80077d8 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
  }

  return value;
 8002e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3718      	adds	r7, #24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b084      	sub	sp, #16
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	70fb      	strb	r3, [r7, #3]
 8002e72:	4613      	mov	r3, r2
 8002e74:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e7c:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8002e7e:	78bb      	ldrb	r3, [r7, #2]
 8002e80:	021b      	lsls	r3, r3, #8
 8002e82:	b21a      	sxth	r2, r3
 8002e84:	78fb      	ldrb	r3, [r7, #3]
 8002e86:	b21b      	sxth	r3, r3
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	b21b      	sxth	r3, r3
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6858      	ldr	r0, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	8adb      	ldrh	r3, [r3, #22]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f004 fc9c 	bl	80077d8 <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f107 010a 	add.w	r1, r7, #10
 8002eac:	2202      	movs	r2, #2
 8002eae:	f00b fa45 	bl	800e33c <HAL_SPI_Transmit>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6858      	ldr	r0, [r3, #4]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	8adb      	ldrh	r3, [r3, #22]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f004 fc89 	bl	80077d8 <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
    DEBUGF("SPI transmit failed: %d", res);
  }
}
 8002ec6:	bf00      	nop
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b088      	sub	sp, #32
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	60f8      	str	r0, [r7, #12]
 8002ed6:	60b9      	str	r1, [r7, #8]
 8002ed8:	4611      	mov	r1, r2
 8002eda:	461a      	mov	r2, r3
 8002edc:	460b      	mov	r3, r1
 8002ede:	71fb      	strb	r3, [r7, #7]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8002ee4:	2380      	movs	r3, #128	; 0x80
 8002ee6:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6858      	ldr	r0, [r3, #4]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8adb      	ldrh	r3, [r3, #22]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	f004 fc70 	bl	80077d8 <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f107 0117 	add.w	r1, r7, #23
 8002f04:	2201      	movs	r2, #1
 8002f06:	f00b fa19 	bl	800e33c <HAL_SPI_Transmit>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 8002f0e:	79bb      	ldrb	r3, [r7, #6]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d108      	bne.n	8002f26 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	79fa      	ldrb	r2, [r7, #7]
 8002f1a:	b292      	uxth	r2, r2
 8002f1c:	68b9      	ldr	r1, [r7, #8]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f00b febe 	bl	800eca0 <HAL_SPI_Transmit_DMA>
 8002f24:	e012      	b.n	8002f4c <write_fifo+0x7e>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6818      	ldr	r0, [r3, #0]
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	68b9      	ldr	r1, [r7, #8]
 8002f34:	f00b fa02 	bl	800e33c <HAL_SPI_Transmit>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6858      	ldr	r0, [r3, #4]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8adb      	ldrh	r3, [r3, #22]
 8002f44:	2201      	movs	r2, #1
 8002f46:	4619      	mov	r1, r3
 8002f48:	f004 fc46 	bl	80077d8 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit failed");
  }
}
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <set_mode>:
    DEBUGF("SPI receive/transmit failed");
  }
}

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	461a      	mov	r2, r3
 8002f68:	2101      	movs	r1, #1
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff ff7b 	bl	8002e66 <write_register>
}
 8002f70:	bf00      	nop
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	2b2c      	cmp	r3, #44	; 0x2c
 8002f88:	d801      	bhi.n	8002f8e <set_OCP+0x16>
    imax = 45;
 8002f8a:	232d      	movs	r3, #45	; 0x2d
 8002f8c:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 8002f8e:	78fb      	ldrb	r3, [r7, #3]
 8002f90:	2bf0      	cmp	r3, #240	; 0xf0
 8002f92:	d901      	bls.n	8002f98 <set_OCP+0x20>
    imax = 240;
 8002f94:	23f0      	movs	r3, #240	; 0xf0
 8002f96:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 8002f98:	78fb      	ldrb	r3, [r7, #3]
 8002f9a:	2b81      	cmp	r3, #129	; 0x81
 8002f9c:	d809      	bhi.n	8002fb2 <set_OCP+0x3a>
    value = (imax - 45) / 5;
 8002f9e:	78fb      	ldrb	r3, [r7, #3]
 8002fa0:	3b2d      	subs	r3, #45	; 0x2d
 8002fa2:	4a0f      	ldr	r2, [pc, #60]	; (8002fe0 <set_OCP+0x68>)
 8002fa4:	fb82 1203 	smull	r1, r2, r2, r3
 8002fa8:	1052      	asrs	r2, r2, #1
 8002faa:	17db      	asrs	r3, r3, #31
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	e008      	b.n	8002fc4 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	331e      	adds	r3, #30
 8002fb6:	4a0a      	ldr	r2, [pc, #40]	; (8002fe0 <set_OCP+0x68>)
 8002fb8:	fb82 1203 	smull	r1, r2, r2, r3
 8002fbc:	1092      	asrs	r2, r2, #2
 8002fbe:	17db      	asrs	r3, r3, #31
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
 8002fc6:	f043 0320 	orr.w	r3, r3, #32
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	210b      	movs	r1, #11
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff ff48 	bl	8002e66 <write_register>
}
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	66666667 	.word	0x66666667

08002fe4 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 8002fe4:	b5b0      	push	{r4, r5, r7, lr}
 8002fe6:	b088      	sub	sp, #32
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 8002fec:	211d      	movs	r1, #29
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff ff02 	bl	8002df8 <read_register>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	091b      	lsrs	r3, r3, #4
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	461c      	mov	r4, r3
 8003000:	4615      	mov	r5, r2
 8003002:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 8003006:	211e      	movs	r1, #30
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff fef5 	bl	8002df8 <read_register>
 800300e:	4603      	mov	r3, r0
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 8003014:	2304      	movs	r3, #4
 8003016:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b0a      	cmp	r3, #10
 800301c:	d908      	bls.n	8003030 <set_low_data_rate_optimization+0x4c>
 800301e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003022:	1fd1      	subs	r1, r2, #7
 8003024:	430b      	orrs	r3, r1
 8003026:	d103      	bne.n	8003030 <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8003028:	7ffb      	ldrb	r3, [r7, #31]
 800302a:	f043 0308 	orr.w	r3, r3, #8
 800302e:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8003030:	7ffb      	ldrb	r3, [r7, #31]
 8003032:	461a      	mov	r2, r3
 8003034:	2126      	movs	r1, #38	; 0x26
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7ff ff15 	bl	8002e66 <write_register>
}
 800303c:	bf00      	nop
 800303e:	3720      	adds	r7, #32
 8003040:	46bd      	mov	sp, r7
 8003042:	bdb0      	pop	{r4, r5, r7, pc}

08003044 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 800304c:	2100      	movs	r1, #0
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7ff ff7f 	bl	8002f52 <set_mode>
}
 8003054:	bf00      	nop
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 8003064:	2101      	movs	r1, #1
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f7ff ff73 	bl	8002f52 <set_mode>
}
 800306c:	bf00      	nop
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 800307c:	211d      	movs	r1, #29
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7ff feba 	bl	8002df8 <read_register>
 8003084:	4603      	mov	r3, r0
 8003086:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 8003088:	7bfb      	ldrb	r3, [r7, #15]
 800308a:	f023 0301 	bic.w	r3, r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	461a      	mov	r2, r3
 8003094:	211d      	movs	r1, #29
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff fee5 	bl	8002e66 <write_register>
}
 800309c:	bf00      	nop
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	460b      	mov	r3, r1
 80030ae:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10e      	bne.n	80030d6 <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 80030b8:	78fb      	ldrb	r3, [r7, #3]
 80030ba:	2b0f      	cmp	r3, #15
 80030bc:	d901      	bls.n	80030c2 <lora_set_tx_power+0x1e>
      level = 15;
 80030be:	230f      	movs	r3, #15
 80030c0:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 80030c2:	78fb      	ldrb	r3, [r7, #3]
 80030c4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	461a      	mov	r2, r3
 80030cc:	2109      	movs	r1, #9
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7ff fec9 	bl	8002e66 <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 80030d4:	e02e      	b.n	8003134 <lora_set_tx_power+0x90>
    if (level > 20) {
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	2b14      	cmp	r3, #20
 80030da:	d901      	bls.n	80030e0 <lora_set_tx_power+0x3c>
      level = 20;
 80030dc:	2314      	movs	r3, #20
 80030de:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d801      	bhi.n	80030ea <lora_set_tx_power+0x46>
      level = 2;
 80030e6:	2302      	movs	r3, #2
 80030e8:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	2b11      	cmp	r3, #17
 80030ee:	d90c      	bls.n	800310a <lora_set_tx_power+0x66>
      level -= 3;
 80030f0:	78fb      	ldrb	r3, [r7, #3]
 80030f2:	3b03      	subs	r3, #3
 80030f4:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 80030f6:	2287      	movs	r2, #135	; 0x87
 80030f8:	214d      	movs	r1, #77	; 0x4d
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7ff feb3 	bl	8002e66 <write_register>
      set_OCP(lora, 140);
 8003100:	218c      	movs	r1, #140	; 0x8c
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff ff38 	bl	8002f78 <set_OCP>
 8003108:	e008      	b.n	800311c <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 800310a:	2284      	movs	r2, #132	; 0x84
 800310c:	214d      	movs	r1, #77	; 0x4d
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff fea9 	bl	8002e66 <write_register>
      set_OCP(lora, 97);
 8003114:	2161      	movs	r1, #97	; 0x61
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7ff ff2e 	bl	8002f78 <set_OCP>
    level -= 2;
 800311c:	78fb      	ldrb	r3, [r7, #3]
 800311e:	3b02      	subs	r3, #2
 8003120:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 8003122:	78fb      	ldrb	r3, [r7, #3]
 8003124:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003128:	b2db      	uxtb	r3, r3
 800312a:	461a      	mov	r2, r3
 800312c:	2109      	movs	r1, #9
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7ff fe99 	bl	8002e66 <write_register>
}
 8003134:	bf00      	nop
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 8003148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800314c:	f04f 0000 	mov.w	r0, #0
 8003150:	f04f 0100 	mov.w	r1, #0
 8003154:	04d9      	lsls	r1, r3, #19
 8003156:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 800315a:	04d0      	lsls	r0, r2, #19
 800315c:	4a19      	ldr	r2, [pc, #100]	; (80031c4 <lora_set_frequency+0x88>)
 800315e:	f04f 0300 	mov.w	r3, #0
 8003162:	f7fd fd89 	bl	8000c78 <__aeabi_uldivmod>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 800316e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	f04f 0300 	mov.w	r3, #0
 800317a:	0c02      	lsrs	r2, r0, #16
 800317c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003180:	0c0b      	lsrs	r3, r1, #16
 8003182:	b2d3      	uxtb	r3, r2
 8003184:	461a      	mov	r2, r3
 8003186:	2106      	movs	r1, #6
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f7ff fe6c 	bl	8002e66 <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 800318e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	f04f 0300 	mov.w	r3, #0
 800319a:	0a02      	lsrs	r2, r0, #8
 800319c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80031a0:	0a0b      	lsrs	r3, r1, #8
 80031a2:	b2d3      	uxtb	r3, r2
 80031a4:	461a      	mov	r2, r3
 80031a6:	2107      	movs	r1, #7
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f7ff fe5c 	bl	8002e66 <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 80031ae:	7c3b      	ldrb	r3, [r7, #16]
 80031b0:	461a      	mov	r2, r3
 80031b2:	2108      	movs	r1, #8
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f7ff fe56 	bl	8002e66 <write_register>
}
 80031ba:	bf00      	nop
 80031bc:	3718      	adds	r7, #24
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	01e84800 	.word	0x01e84800

080031c8 <lora_set_spreading_factor>:

  set_low_data_rate_optimization(lora);
}

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	460b      	mov	r3, r1
 80031d2:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d802      	bhi.n	80031e0 <lora_set_spreading_factor+0x18>
    sf = 6;
 80031da:	2306      	movs	r3, #6
 80031dc:	70fb      	strb	r3, [r7, #3]
 80031de:	e004      	b.n	80031ea <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 80031e0:	78fb      	ldrb	r3, [r7, #3]
 80031e2:	2b0c      	cmp	r3, #12
 80031e4:	d901      	bls.n	80031ea <lora_set_spreading_factor+0x22>
    sf = 12;
 80031e6:	230c      	movs	r3, #12
 80031e8:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 80031ea:	78fb      	ldrb	r3, [r7, #3]
 80031ec:	2b06      	cmp	r3, #6
 80031ee:	d10a      	bne.n	8003206 <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 80031f0:	22c5      	movs	r2, #197	; 0xc5
 80031f2:	2131      	movs	r1, #49	; 0x31
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff fe36 	bl	8002e66 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 80031fa:	220c      	movs	r2, #12
 80031fc:	2137      	movs	r1, #55	; 0x37
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff fe31 	bl	8002e66 <write_register>
 8003204:	e009      	b.n	800321a <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 8003206:	22c3      	movs	r2, #195	; 0xc3
 8003208:	2131      	movs	r1, #49	; 0x31
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7ff fe2b 	bl	8002e66 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 8003210:	220a      	movs	r2, #10
 8003212:	2137      	movs	r1, #55	; 0x37
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7ff fe26 	bl	8002e66 <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 800321a:	211e      	movs	r1, #30
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff fdeb 	bl	8002df8 <read_register>
 8003222:	4603      	mov	r3, r0
 8003224:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 8003226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	b25a      	sxtb	r2, r3
 8003230:	78fb      	ldrb	r3, [r7, #3]
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	b25b      	sxtb	r3, r3
 8003236:	4313      	orrs	r3, r2
 8003238:	b25b      	sxtb	r3, r3
 800323a:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	461a      	mov	r2, r3
 8003240:	211e      	movs	r1, #30
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7ff fe0f 	bl	8002e66 <write_register>

  set_low_data_rate_optimization(lora);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f7ff fecb 	bl	8002fe4 <set_low_data_rate_optimization>
}
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <lora_set_preamble_length>:
  mc1 |= rate << 1;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	460b      	mov	r3, r1
 8003260:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 8003262:	887b      	ldrh	r3, [r7, #2]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	b29b      	uxth	r3, r3
 8003268:	b2db      	uxtb	r3, r3
 800326a:	461a      	mov	r2, r3
 800326c:	2120      	movs	r1, #32
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f7ff fdf9 	bl	8002e66 <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8003274:	887b      	ldrh	r3, [r7, #2]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	f003 030f 	and.w	r3, r3, #15
 800327c:	b2db      	uxtb	r3, r3
 800327e:	461a      	mov	r2, r3
 8003280:	2121      	movs	r1, #33	; 0x21
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7ff fdef 	bl	8002e66 <write_register>
}
 8003288:	bf00      	nop
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 8003298:	2142      	movs	r1, #66	; 0x42
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7ff fdac 	bl	8002df8 <read_register>
 80032a0:	4603      	mov	r3, r0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b084      	sub	sp, #16
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 80032b2:	2101      	movs	r1, #1
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fd9f 	bl	8002df8 <read_register>
 80032ba:	4603      	mov	r3, r0
 80032bc:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 80032be:	7bfb      	ldrb	r3, [r7, #15]
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	2b03      	cmp	r3, #3
 80032c6:	d101      	bne.n	80032cc <lora_is_transmitting+0x22>
 80032c8:	2305      	movs	r3, #5
 80032ca:	e000      	b.n	80032ce <lora_is_transmitting+0x24>
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b084      	sub	sp, #16
 80032da:	af00      	add	r7, sp, #0
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	4611      	mov	r1, r2
 80032e2:	461a      	mov	r2, r3
 80032e4:	460b      	mov	r3, r1
 80032e6:	71fb      	strb	r3, [r7, #7]
 80032e8:	4613      	mov	r3, r2
 80032ea:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f7ff ffdc 	bl	80032aa <lora_is_transmitting>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <lora_send_packet_base+0x26>
    return LORA_BUSY;
 80032f8:	2305      	movs	r3, #5
 80032fa:	e02a      	b.n	8003352 <lora_send_packet_base+0x7c>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 80032fc:	2101      	movs	r1, #1
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f7ff fe27 	bl	8002f52 <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 f83a 	bl	800337e <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	7d1b      	ldrb	r3, [r3, #20]
 800330e:	461a      	mov	r2, r3
 8003310:	210d      	movs	r1, #13
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f7ff fda7 	bl	8002e66 <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	7d1b      	ldrb	r3, [r3, #20]
 800331c:	461a      	mov	r2, r3
 800331e:	210e      	movs	r1, #14
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f7ff fda0 	bl	8002e66 <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	461a      	mov	r2, r3
 800332a:	2122      	movs	r1, #34	; 0x22
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f7ff fd9a 	bl	8002e66 <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 8003332:	79bb      	ldrb	r3, [r7, #6]
 8003334:	79fa      	ldrb	r2, [r7, #7]
 8003336:	68b9      	ldr	r1, [r7, #8]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7ff fdc8 	bl	8002ece <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 800333e:	79bb      	ldrb	r3, [r7, #6]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <lora_send_packet_base+0x72>
    return LORA_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	e004      	b.n	8003352 <lora_send_packet_base+0x7c>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 8003348:	2103      	movs	r1, #3
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f7ff fe01 	bl	8002f52 <set_mode>
  return LORA_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b084      	sub	sp, #16
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	4613      	mov	r3, r2
 8003366:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 8003368:	79fa      	ldrb	r2, [r7, #7]
 800336a:	2302      	movs	r3, #2
 800336c:	68b9      	ldr	r1, [r7, #8]
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f7ff ffb1 	bl	80032d6 <lora_send_packet_base>
 8003374:	4603      	mov	r3, r0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b082      	sub	sp, #8
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8003386:	2208      	movs	r2, #8
 8003388:	2112      	movs	r1, #18
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff fd6b 	bl	8002e66 <write_register>
}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	887a      	ldrh	r2, [r7, #2]
 80033b6:	82da      	strh	r2, [r3, #22]
  lora->frequency = freq;
 80033b8:	6a3a      	ldr	r2, [r7, #32]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	60da      	str	r2, [r3, #12]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2201      	movs	r2, #1
 80033c2:	611a      	str	r2, [r3, #16]
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	751a      	strb	r2, [r3, #20]
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	755a      	strb	r2, [r3, #21]
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033d6:	609a      	str	r2, [r3, #8]

  // Check version
  uint8_t ver = lora_version(lora);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f7ff ff59 	bl	8003290 <lora_version>
 80033de:	4603      	mov	r3, r0
 80033e0:	75fb      	strb	r3, [r7, #23]
  if (ver != LORA_COMPATIBLE_VERSION) {
 80033e2:	7dfb      	ldrb	r3, [r7, #23]
 80033e4:	2b12      	cmp	r3, #18
 80033e6:	d001      	beq.n	80033ec <lora_init+0x54>
    DEBUGF("Got wrong radio version 0x%x, expected 0x12", ver);
    return LORA_ERROR;
 80033e8:	2304      	movs	r3, #4
 80033ea:	e031      	b.n	8003450 <lora_init+0xb8>
  }

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f7ff fe29 	bl	8003044 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f7ff fe26 	bl	8003044 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 80033f8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f7ff fe9d 	bl	800313c <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 8003402:	2107      	movs	r1, #7
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f7ff fedf 	bl	80031c8 <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 800340a:	210a      	movs	r1, #10
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f7ff ff22 	bl	8003256 <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f7ff fe2e 	bl	8003074 <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 8003418:	210c      	movs	r1, #12
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f7ff fcec 	bl	8002df8 <read_register>
 8003420:	4603      	mov	r3, r0
 8003422:	75bb      	strb	r3, [r7, #22]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 8003424:	7dbb      	ldrb	r3, [r7, #22]
 8003426:	f043 0303 	orr.w	r3, r3, #3
 800342a:	b2db      	uxtb	r3, r3
 800342c:	461a      	mov	r2, r3
 800342e:	210c      	movs	r1, #12
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff fd18 	bl	8002e66 <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 8003436:	2204      	movs	r2, #4
 8003438:	2126      	movs	r1, #38	; 0x26
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f7ff fd13 	bl	8002e66 <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 8003440:	2111      	movs	r1, #17
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f7ff fe2e 	bl	80030a4 <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f7ff fe07 	bl	800305c <lora_mode_standby>

  return LORA_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003458:	b5b0      	push	{r4, r5, r7, lr}
 800345a:	f5ad 6d39 	sub.w	sp, sp, #2960	; 0xb90
 800345e:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	// The SD card mount, init, read, and write variables
	FRESULT sd_result_write; /* FatFs function common result code */
	UINT sd_err_byteswritten, sd_err_bytesread; /* File write/read counts */
	uint8_t sd_write_buffer[50] = "STM32 FATFS works great!"; /* File write buffer. */
 8003460:	4b91      	ldr	r3, [pc, #580]	; (80036a8 <main+0x250>)
 8003462:	f507 642e 	add.w	r4, r7, #2784	; 0xae0
 8003466:	461d      	mov	r5, r3
 8003468:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800346a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800346c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003470:	c403      	stmia	r4!, {r0, r1}
 8003472:	7022      	strb	r2, [r4, #0]
 8003474:	f607 23f9 	addw	r3, r7, #2809	; 0xaf9
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	611a      	str	r2, [r3, #16]
 8003484:	615a      	str	r2, [r3, #20]
 8003486:	761a      	strb	r2, [r3, #24]

	// The pressure sensor BMP390 variables
	int8_t bmp_result;
	uint16_t bmp_settings_select;
	struct bmp3_dev bmp_device;
	struct bmp3_data bmp_data = { 0 };
 8003488:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800348c:	f6a3 1368 	subw	r3, r3, #2408	; 0x968
 8003490:	461a      	mov	r2, r3
 8003492:	2300      	movs	r3, #0
 8003494:	6013      	str	r3, [r2, #0]
 8003496:	6053      	str	r3, [r2, #4]
 8003498:	6093      	str	r3, [r2, #8]
 800349a:	60d3      	str	r3, [r2, #12]
	struct bmp3_settings bmp_settings = { 0 };
 800349c:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 80034a0:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	609a      	str	r2, [r3, #8]
 80034ac:	731a      	strb	r2, [r3, #12]
	struct bmp3_status bmp_status = { { 0 } };
 80034ae:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 80034b2:	f6a3 1384 	subw	r3, r3, #2436	; 0x984
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	605a      	str	r2, [r3, #4]
 80034bc:	811a      	strh	r2, [r3, #8]
	uint8_t bmp_temperature_buffer[25] = {0};
 80034be:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 80034c2:	f5a3 631a 	sub.w	r3, r3, #2464	; 0x9a0
 80034c6:	2200      	movs	r2, #0
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	3304      	adds	r3, #4
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
 80034d8:	751a      	strb	r2, [r3, #20]
	uint8_t bmp_pressure_buffer[25] = {0};
 80034da:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 80034de:	f6a3 13bc 	subw	r3, r3, #2492	; 0x9bc
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	3304      	adds	r3, #4
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	60da      	str	r2, [r3, #12]
 80034f2:	611a      	str	r2, [r3, #16]
 80034f4:	751a      	strb	r2, [r3, #20]

	//test
	//HAL_StatusTypeDef i2c2status;
	//uint8_t hello[7] = "Hello!\n";
	uint8_t i2c2check_active_address[25] = {0};
 80034f6:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 80034fa:	f6a3 13d8 	subw	r3, r3, #2520	; 0x9d8
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	3304      	adds	r3, #4
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	605a      	str	r2, [r3, #4]
 800350a:	609a      	str	r2, [r3, #8]
 800350c:	60da      	str	r2, [r3, #12]
 800350e:	611a      	str	r2, [r3, #16]
 8003510:	751a      	strb	r2, [r3, #20]
	uint8_t i2c2check_space[] = " - ";
 8003512:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003516:	f6a3 13dc 	subw	r3, r3, #2524	; 0x9dc
 800351a:	4a64      	ldr	r2, [pc, #400]	; (80036ac <main+0x254>)
 800351c:	601a      	str	r2, [r3, #0]

	// The gyroscope LSM6DSO variables
	LSM6DSO_Object_t gyro_device;
	LSM6DSO_Axes_t gyro_acceleration_object;
	uint8_t gyro_acceleration_buffer[40] = {0};
 800351e:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003522:	f6a3 2348 	subw	r3, r3, #2632	; 0xa48
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	3304      	adds	r3, #4
 800352c:	2224      	movs	r2, #36	; 0x24
 800352e:	2100      	movs	r1, #0
 8003530:	4618      	mov	r0, r3
 8003532:	f015 fcb9 	bl	8018ea8 <memset>
	LSM6DSO_Axes_t gyro_angularvel_object;
	uint8_t gyro_angularvel_buffer[40] = {0};
 8003536:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800353a:	f6a3 237c 	subw	r3, r3, #2684	; 0xa7c
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	3304      	adds	r3, #4
 8003544:	2224      	movs	r2, #36	; 0x24
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f015 fcad 	bl	8018ea8 <memset>

	//LoRa
	lora_sx1276 lora;

	//MIRA
	uint8_t mira_target_reg = 0x00;
 800354e:	2300      	movs	r3, #0
 8003550:	f887 3b7e 	strb.w	r3, [r7, #2942]	; 0xb7e
	uint8_t mira_Tx_payload[4] = {0x00,0x00,0x00,0x00};
 8003554:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003558:	f6a3 23b8 	subw	r3, r3, #2744	; 0xab8
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]
	//	int message;
	//	int message_length;

	// Time progress tracking using tick
	double system_time_counter;
	system_time_counter = 0;
 8003560:	f04f 0200 	mov.w	r2, #0
 8003564:	f04f 0300 	mov.w	r3, #0
 8003568:	f507 6138 	add.w	r1, r7, #2944	; 0xb80
 800356c:	e9c1 2300 	strd	r2, r3, [r1]
	uint8_t system_time_buffer[25] = {0};
 8003570:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003574:	f6a3 3388 	subw	r3, r3, #2952	; 0xb88
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	3304      	adds	r3, #4
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	605a      	str	r2, [r3, #4]
 8003584:	609a      	str	r2, [r3, #8]
 8003586:	60da      	str	r2, [r3, #12]
 8003588:	611a      	str	r2, [r3, #16]
 800358a:	751a      	strb	r2, [r3, #20]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800358c:	f003 f9b0 	bl	80068f0 <HAL_Init>

	/* USER CODE BEGIN Init */

	// Initialize HAL for UART interrupts
	HAL_MspInit();
 8003590:	f001 f974 	bl	800487c <HAL_MspInit>
	// Initialize I2C2 with custom driver
	BSP_I2C2_Init();
 8003594:	f7ff fa9e 	bl	8002ad4 <BSP_I2C2_Init>

	//Initialize Msp for both UARTs
	HAL_UART_MspInit(&huart1);
 8003598:	4845      	ldr	r0, [pc, #276]	; (80036b0 <main+0x258>)
 800359a:	f001 faf9 	bl	8004b90 <HAL_UART_MspInit>
	HAL_UART_MspInit(&huart2);
 800359e:	4845      	ldr	r0, [pc, #276]	; (80036b4 <main+0x25c>)
 80035a0:	f001 faf6 	bl	8004b90 <HAL_UART_MspInit>

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80035a4:	f000 fe3c 	bl	8004220 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80035a8:	f001 f88e 	bl	80046c8 <MX_GPIO_Init>
	MX_DMA_Init();
 80035ac:	f001 f868 	bl	8004680 <MX_DMA_Init>
	MX_I2C1_Init();
 80035b0:	f000 feb4 	bl	800431c <MX_I2C1_Init>
	MX_SDMMC1_SD_Init();
 80035b4:	f000 fef2 	bl	800439c <MX_SDMMC1_SD_Init>
	MX_SPI1_Init();
 80035b8:	f000 ff12 	bl	80043e0 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 80035bc:	f000 ffc4 	bl	8004548 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 80035c0:	f001 f80e 	bl	80045e0 <MX_USART2_UART_Init>
	MX_FATFS_Init();
 80035c4:	f010 f8e0 	bl	8013788 <MX_FATFS_Init>
	MX_USB_DEVICE_Init();
 80035c8:	f014 fe3a 	bl	8018240 <MX_USB_DEVICE_Init>
	MX_TIM17_Init();
 80035cc:	f000 ff46 	bl	800445c <MX_TIM17_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 80035d0:	f000 fe78 	bl	80042c4 <MX_NVIC_Init>


	/// MIRA Init /////////////////////////////////////////////////////////////////////////////////

	// enable channel 1 for MIRA communication
	HAL_GPIO_WritePin(RX_EN_1_GPIO_Port, RX_EN_1_Pin, GPIO_PIN_SET);
 80035d4:	2201      	movs	r2, #1
 80035d6:	2110      	movs	r1, #16
 80035d8:	4837      	ldr	r0, [pc, #220]	; (80036b8 <main+0x260>)
 80035da:	f004 f8fd 	bl	80077d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TX_EN_1_GPIO_Port, TX_EN_1_Pin, GPIO_PIN_SET);
 80035de:	2201      	movs	r2, #1
 80035e0:	2120      	movs	r1, #32
 80035e2:	4835      	ldr	r0, [pc, #212]	; (80036b8 <main+0x260>)
 80035e4:	f004 f8f8 	bl	80077d8 <HAL_GPIO_WritePin>
//
//	}


	/// LoRa Init /////////////////////////////////////////////////////////////////////////////////
	uint8_t lora_res = lora_init(&lora, &hspi1, LORA_NSS_GPIO_Port, LORA_NSS_Pin, LORA_BASE_FREQUENCY_US);
 80035e8:	f107 00d4 	add.w	r0, r7, #212	; 0xd4
 80035ec:	a32c      	add	r3, pc, #176	; (adr r3, 80036a0 <main+0x248>)
 80035ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f2:	e9cd 2300 	strd	r2, r3, [sp]
 80035f6:	2320      	movs	r3, #32
 80035f8:	4a30      	ldr	r2, [pc, #192]	; (80036bc <main+0x264>)
 80035fa:	4931      	ldr	r1, [pc, #196]	; (80036c0 <main+0x268>)
 80035fc:	f7ff fecc 	bl	8003398 <lora_init>
 8003600:	4603      	mov	r3, r0
 8003602:	f887 3b7d 	strb.w	r3, [r7, #2941]	; 0xb7d


	/// Gyro Init /////////////////////////////////////////////////////////////////////////////////

	// Set gyro io functions and values
	gyro_io.Init = BSP_I2C2_Init;
 8003606:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800360a:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 800360e:	4a2d      	ldr	r2, [pc, #180]	; (80036c4 <main+0x26c>)
 8003610:	601a      	str	r2, [r3, #0]
	gyro_io.DeInit = BSP_I2C2_DeInit;
 8003612:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003616:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 800361a:	4a2b      	ldr	r2, [pc, #172]	; (80036c8 <main+0x270>)
 800361c:	605a      	str	r2, [r3, #4]
	gyro_io.BusType = 0;
 800361e:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003622:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 8003626:	2200      	movs	r2, #0
 8003628:	609a      	str	r2, [r3, #8]
	gyro_io.Address = LSM6DSO_I2C_ADD_L;
 800362a:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800362e:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 8003632:	22d5      	movs	r2, #213	; 0xd5
 8003634:	731a      	strb	r2, [r3, #12]
	gyro_io.WriteReg = BSP_I2C2_WriteReg;
 8003636:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800363a:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 800363e:	4a23      	ldr	r2, [pc, #140]	; (80036cc <main+0x274>)
 8003640:	611a      	str	r2, [r3, #16]
	gyro_io.ReadReg = BSP_I2C2_ReadReg;
 8003642:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003646:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 800364a:	4a21      	ldr	r2, [pc, #132]	; (80036d0 <main+0x278>)
 800364c:	615a      	str	r2, [r3, #20]
	gyro_io.GetTick = BSP_GetTick;
 800364e:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003652:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 8003656:	4a1f      	ldr	r2, [pc, #124]	; (80036d4 <main+0x27c>)
 8003658:	619a      	str	r2, [r3, #24]
	gyro_io.Delay = HAL_Delay;
 800365a:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800365e:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 8003662:	4a1d      	ldr	r2, [pc, #116]	; (80036d8 <main+0x280>)
 8003664:	61da      	str	r2, [r3, #28]

	// Initialize gyro
	LSM6DSO_RegisterBusIO(&gyro_device, &gyro_io);
 8003666:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 800366a:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 800366e:	4611      	mov	r1, r2
 8003670:	4618      	mov	r0, r3
 8003672:	f001 fc95 	bl	8004fa0 <LSM6DSO_RegisterBusIO>
	gyro_result_init = LSM6DSO_Init(&gyro_device);
 8003676:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 800367a:	4618      	mov	r0, r3
 800367c:	f001 fcfa 	bl	8005074 <LSM6DSO_Init>
 8003680:	f8c7 0b78 	str.w	r0, [r7, #2936]	; 0xb78

	// Check and print gyro device status
	if (gyro_result_init == 0) {while (CDC_Transmit_FS ("GYRO OK!\n", 9) == USBD_BUSY);}
 8003684:	f8d7 3b78 	ldr.w	r3, [r7, #2936]	; 0xb78
 8003688:	2b00      	cmp	r3, #0
 800368a:	d129      	bne.n	80036e0 <main+0x288>
 800368c:	bf00      	nop
 800368e:	2109      	movs	r1, #9
 8003690:	4812      	ldr	r0, [pc, #72]	; (80036dc <main+0x284>)
 8003692:	f014 fea3 	bl	80183dc <CDC_Transmit_FS>
 8003696:	4603      	mov	r3, r0
 8003698:	2b01      	cmp	r3, #1
 800369a:	d0f8      	beq.n	800368e <main+0x236>
 800369c:	e028      	b.n	80036f0 <main+0x298>
 800369e:	bf00      	nop
 80036a0:	3689cac0 	.word	0x3689cac0
 80036a4:	00000000 	.word	0x00000000
 80036a8:	0801c018 	.word	0x0801c018
 80036ac:	00202d20 	.word	0x00202d20
 80036b0:	2000075c 	.word	0x2000075c
 80036b4:	200007ec 	.word	0x200007ec
 80036b8:	48001000 	.word	0x48001000
 80036bc:	48000800 	.word	0x48000800
 80036c0:	200006ac 	.word	0x200006ac
 80036c4:	08002ad5 	.word	0x08002ad5
 80036c8:	08002b51 	.word	0x08002b51
 80036cc:	08002ba1 	.word	0x08002ba1
 80036d0:	08002c05 	.word	0x08002c05
 80036d4:	08002c69 	.word	0x08002c69
 80036d8:	080069d9 	.word	0x080069d9
 80036dc:	0801be6c 	.word	0x0801be6c
	else {while (CDC_Transmit_FS ("GYRO NOT OK!\n", 13) == USBD_BUSY);}
 80036e0:	bf00      	nop
 80036e2:	210d      	movs	r1, #13
 80036e4:	48bf      	ldr	r0, [pc, #764]	; (80039e4 <main+0x58c>)
 80036e6:	f014 fe79 	bl	80183dc <CDC_Transmit_FS>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d0f8      	beq.n	80036e2 <main+0x28a>

	// Enabling translational and angular acceleration measurements
	LSM6DSO_ACC_Enable(&gyro_device);
 80036f0:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 80036f4:	4618      	mov	r0, r3
 80036f6:	f001 fd32 	bl	800515e <LSM6DSO_ACC_Enable>
	LSM6DSO_GYRO_Enable(&gyro_device);
 80036fa:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 80036fe:	4618      	mov	r0, r3
 8003700:	f001 ff9f 	bl	8005642 <LSM6DSO_GYRO_Enable>
	LSM6DSO_ACC_SetOutputDataRate(&gyro_device, 104.0f);
 8003704:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8003708:	ed9f 0ab7 	vldr	s0, [pc, #732]	; 80039e8 <main+0x590>
 800370c:	4618      	mov	r0, r3
 800370e:	f001 fd91 	bl	8005234 <LSM6DSO_ACC_SetOutputDataRate>
	LSM6DSO_GYRO_SetOutputDataRate(&gyro_device, 104.0f);
 8003712:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8003716:	ed9f 0ab4 	vldr	s0, [pc, #720]	; 80039e8 <main+0x590>
 800371a:	4618      	mov	r0, r3
 800371c:	f002 f836 	bl	800578c <LSM6DSO_GYRO_SetOutputDataRate>
	/// BMP Init /////////////////////////////////////////////////////////////////////////////////
	/* Interface reference is given as a parameter
	 *         For I2C : BMP3_I2C_INTF
	 *         For SPI : BMP3_SPI_INTF
	 */
	bmp_result = bmp3_interface_init(&bmp_device, BMP3_I2C_INTF);
 8003720:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8003724:	2101      	movs	r1, #1
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff f92a 	bl	8002980 <bmp3_interface_init>
 800372c:	4603      	mov	r3, r0
 800372e:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
	bmp3_check_rslt("bmp3_interface_init", bmp_result);
 8003732:	f997 3b77 	ldrsb.w	r3, [r7, #2935]	; 0xb77
 8003736:	4619      	mov	r1, r3
 8003738:	48ac      	ldr	r0, [pc, #688]	; (80039ec <main+0x594>)
 800373a:	f7ff f8c1 	bl	80028c0 <bmp3_check_rslt>

	bmp_result = bmp3_init(&bmp_device);
 800373e:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8003742:	4618      	mov	r0, r3
 8003744:	f7fd fc1a 	bl	8000f7c <bmp3_init>
 8003748:	4603      	mov	r3, r0
 800374a:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
	bmp3_check_rslt("bmp3_init", bmp_result);
 800374e:	f997 3b77 	ldrsb.w	r3, [r7, #2935]	; 0xb77
 8003752:	4619      	mov	r1, r3
 8003754:	48a6      	ldr	r0, [pc, #664]	; (80039f0 <main+0x598>)
 8003756:	f7ff f8b3 	bl	80028c0 <bmp3_check_rslt>


	bmp_settings.int_settings.drdy_en = BMP3_DISABLE;
 800375a:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800375e:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 8003762:	2200      	movs	r2, #0
 8003764:	729a      	strb	r2, [r3, #10]
	bmp_settings.int_settings.latch = BMP3_ENABLE;
 8003766:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800376a:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 800376e:	2201      	movs	r2, #1
 8003770:	725a      	strb	r2, [r3, #9]
	bmp_settings.press_en = BMP3_ENABLE;
 8003772:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003776:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 800377a:	2201      	movs	r2, #1
 800377c:	705a      	strb	r2, [r3, #1]
	bmp_settings.temp_en = BMP3_ENABLE;
 800377e:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003782:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 8003786:	2201      	movs	r2, #1
 8003788:	709a      	strb	r2, [r3, #2]

	bmp_settings.odr_filter.press_os = BMP3_OVERSAMPLING_4X;
 800378a:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800378e:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 8003792:	2202      	movs	r2, #2
 8003794:	70da      	strb	r2, [r3, #3]
	bmp_settings.odr_filter.temp_os = BMP3_NO_OVERSAMPLING;
 8003796:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 800379a:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 800379e:	2200      	movs	r2, #0
 80037a0:	711a      	strb	r2, [r3, #4]
	bmp_settings.odr_filter.odr = BMP3_ODR_100_HZ;
 80037a2:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 80037a6:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 80037aa:	2201      	movs	r2, #1
 80037ac:	719a      	strb	r2, [r3, #6]

	bmp_settings_select = BMP3_SEL_PRESS_EN | BMP3_SEL_TEMP_EN | BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS | BMP3_SEL_ODR | BMP3_SEL_DRDY_EN;
 80037ae:	23be      	movs	r3, #190	; 0xbe
 80037b0:	f8a7 3b74 	strh.w	r3, [r7, #2932]	; 0xb74

	bmp_result = bmp3_set_sensor_settings(bmp_settings_select, &bmp_settings, &bmp_device);
 80037b4:	f8b7 3b74 	ldrh.w	r3, [r7, #2932]	; 0xb74
 80037b8:	f507 720c 	add.w	r2, r7, #560	; 0x230
 80037bc:	f507 7104 	add.w	r1, r7, #528	; 0x210
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7fd fd43 	bl	800124c <bmp3_set_sensor_settings>
 80037c6:	4603      	mov	r3, r0
 80037c8:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
	bmp3_check_rslt("bmp3_set_sensor_settings", bmp_result);
 80037cc:	f997 3b77 	ldrsb.w	r3, [r7, #2935]	; 0xb77
 80037d0:	4619      	mov	r1, r3
 80037d2:	4888      	ldr	r0, [pc, #544]	; (80039f4 <main+0x59c>)
 80037d4:	f7ff f874 	bl	80028c0 <bmp3_check_rslt>

	if (bmp_result == 0)
 80037d8:	f997 3b77 	ldrsb.w	r3, [r7, #2935]	; 0xb77
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d108      	bne.n	80037f2 <main+0x39a>
	{while (CDC_Transmit_FS ("BMP OK!\n", 8) == USBD_BUSY);}
 80037e0:	bf00      	nop
 80037e2:	2108      	movs	r1, #8
 80037e4:	4884      	ldr	r0, [pc, #528]	; (80039f8 <main+0x5a0>)
 80037e6:	f014 fdf9 	bl	80183dc <CDC_Transmit_FS>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d0f8      	beq.n	80037e2 <main+0x38a>
 80037f0:	e007      	b.n	8003802 <main+0x3aa>
	else
	{while (CDC_Transmit_FS ("BMP NOT OK!\n", 12) == USBD_BUSY);}
 80037f2:	bf00      	nop
 80037f4:	210c      	movs	r1, #12
 80037f6:	4881      	ldr	r0, [pc, #516]	; (80039fc <main+0x5a4>)
 80037f8:	f014 fdf0 	bl	80183dc <CDC_Transmit_FS>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d0f8      	beq.n	80037f4 <main+0x39c>


	/// GPS Init /////////////////////////////////////////////////////////////////////////////////

	// Setting the buffer for UART2 data reading
	gps_rxBuffer = gps_rxBuffer1;
 8003802:	4b7f      	ldr	r3, [pc, #508]	; (8003a00 <main+0x5a8>)
 8003804:	4a7f      	ldr	r2, [pc, #508]	; (8003a04 <main+0x5ac>)
 8003806:	601a      	str	r2, [r3, #0]
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_UE);
 8003808:	4b7f      	ldr	r3, [pc, #508]	; (8003a08 <main+0x5b0>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f8c7 3b48 	str.w	r3, [r7, #2888]	; 0xb48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003810:	f8d7 3b48 	ldr.w	r3, [r7, #2888]	; 0xb48
 8003814:	e853 3f00 	ldrex	r3, [r3]
 8003818:	f8c7 3b44 	str.w	r3, [r7, #2884]	; 0xb44
   return(result);
 800381c:	f8d7 3b44 	ldr.w	r3, [r7, #2884]	; 0xb44
 8003820:	f043 0301 	orr.w	r3, r3, #1
 8003824:	f8c7 3b70 	str.w	r3, [r7, #2928]	; 0xb70
 8003828:	4b77      	ldr	r3, [pc, #476]	; (8003a08 <main+0x5b0>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	461a      	mov	r2, r3
 800382e:	f8d7 3b70 	ldr.w	r3, [r7, #2928]	; 0xb70
 8003832:	f8c7 3b54 	str.w	r3, [r7, #2900]	; 0xb54
 8003836:	f8c7 2b50 	str.w	r2, [r7, #2896]	; 0xb50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383a:	f8d7 1b50 	ldr.w	r1, [r7, #2896]	; 0xb50
 800383e:	f8d7 2b54 	ldr.w	r2, [r7, #2900]	; 0xb54
 8003842:	e841 2300 	strex	r3, r2, [r1]
 8003846:	f8c7 3b4c 	str.w	r3, [r7, #2892]	; 0xb4c
   return(result);
 800384a:	f8d7 3b4c 	ldr.w	r3, [r7, #2892]	; 0xb4c
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1da      	bne.n	8003808 <main+0x3b0>
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_RE);
 8003852:	4b6d      	ldr	r3, [pc, #436]	; (8003a08 <main+0x5b0>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f8c7 3b34 	str.w	r3, [r7, #2868]	; 0xb34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385a:	f8d7 3b34 	ldr.w	r3, [r7, #2868]	; 0xb34
 800385e:	e853 3f00 	ldrex	r3, [r3]
 8003862:	f8c7 3b30 	str.w	r3, [r7, #2864]	; 0xb30
   return(result);
 8003866:	f8d7 3b30 	ldr.w	r3, [r7, #2864]	; 0xb30
 800386a:	f043 0304 	orr.w	r3, r3, #4
 800386e:	f8c7 3b6c 	str.w	r3, [r7, #2924]	; 0xb6c
 8003872:	4b65      	ldr	r3, [pc, #404]	; (8003a08 <main+0x5b0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	461a      	mov	r2, r3
 8003878:	f8d7 3b6c 	ldr.w	r3, [r7, #2924]	; 0xb6c
 800387c:	f8c7 3b40 	str.w	r3, [r7, #2880]	; 0xb40
 8003880:	f8c7 2b3c 	str.w	r2, [r7, #2876]	; 0xb3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003884:	f8d7 1b3c 	ldr.w	r1, [r7, #2876]	; 0xb3c
 8003888:	f8d7 2b40 	ldr.w	r2, [r7, #2880]	; 0xb40
 800388c:	e841 2300 	strex	r3, r2, [r1]
 8003890:	f8c7 3b38 	str.w	r3, [r7, #2872]	; 0xb38
   return(result);
 8003894:	f8d7 3b38 	ldr.w	r3, [r7, #2872]	; 0xb38
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1da      	bne.n	8003852 <main+0x3fa>
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800389c:	4b5a      	ldr	r3, [pc, #360]	; (8003a08 <main+0x5b0>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f8c7 3b20 	str.w	r3, [r7, #2848]	; 0xb20
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a4:	f8d7 3b20 	ldr.w	r3, [r7, #2848]	; 0xb20
 80038a8:	e853 3f00 	ldrex	r3, [r3]
 80038ac:	f8c7 3b1c 	str.w	r3, [r7, #2844]	; 0xb1c
   return(result);
 80038b0:	f8d7 3b1c 	ldr.w	r3, [r7, #2844]	; 0xb1c
 80038b4:	f043 0320 	orr.w	r3, r3, #32
 80038b8:	f8c7 3b68 	str.w	r3, [r7, #2920]	; 0xb68
 80038bc:	4b52      	ldr	r3, [pc, #328]	; (8003a08 <main+0x5b0>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	461a      	mov	r2, r3
 80038c2:	f8d7 3b68 	ldr.w	r3, [r7, #2920]	; 0xb68
 80038c6:	f8c7 3b2c 	str.w	r3, [r7, #2860]	; 0xb2c
 80038ca:	f8c7 2b28 	str.w	r2, [r7, #2856]	; 0xb28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ce:	f8d7 1b28 	ldr.w	r1, [r7, #2856]	; 0xb28
 80038d2:	f8d7 2b2c 	ldr.w	r2, [r7, #2860]	; 0xb2c
 80038d6:	e841 2300 	strex	r3, r2, [r1]
 80038da:	f8c7 3b24 	str.w	r3, [r7, #2852]	; 0xb24
   return(result);
 80038de:	f8d7 3b24 	ldr.w	r3, [r7, #2852]	; 0xb24
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1da      	bne.n	800389c <main+0x444>

	/// SD Init /////////////////////////////////////////////////////////////////////////////////

	// Initialize SD card
	// If not FR_OK, mounting failed, else it was successful
	if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 80038e6:	2200      	movs	r2, #0
 80038e8:	4948      	ldr	r1, [pc, #288]	; (8003a0c <main+0x5b4>)
 80038ea:	4849      	ldr	r0, [pc, #292]	; (8003a10 <main+0x5b8>)
 80038ec:	f013 fac0 	bl	8016e70 <f_mount>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d008      	beq.n	8003908 <main+0x4b0>
	{
		while (CDC_Transmit_FS ("Mount failed!\n", 14) == USBD_BUSY);
 80038f6:	bf00      	nop
 80038f8:	210e      	movs	r1, #14
 80038fa:	4846      	ldr	r0, [pc, #280]	; (8003a14 <main+0x5bc>)
 80038fc:	f014 fd6e 	bl	80183dc <CDC_Transmit_FS>
 8003900:	4603      	mov	r3, r0
 8003902:	2b01      	cmp	r3, #1
 8003904:	d0f8      	beq.n	80038f8 <main+0x4a0>
 8003906:	e058      	b.n	80039ba <main+0x562>
	}
	// here f_mount == FR_OK -> mounting was a success
	else
	{
		// f_mkfs
		if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, sd_read_buffer, sizeof(sd_read_buffer)) != FR_OK)
 8003908:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 800390c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003910:	9200      	str	r2, [sp, #0]
 8003912:	2200      	movs	r2, #0
 8003914:	2107      	movs	r1, #7
 8003916:	483d      	ldr	r0, [pc, #244]	; (8003a0c <main+0x5b4>)
 8003918:	f014 f80a 	bl	8017930 <f_mkfs>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00b      	beq.n	800393a <main+0x4e2>
		{
			while (CDC_Transmit_FS ("MKFS failed!\n", 13) == USBD_BUSY);
 8003922:	bf00      	nop
 8003924:	210d      	movs	r1, #13
 8003926:	483c      	ldr	r0, [pc, #240]	; (8003a18 <main+0x5c0>)
 8003928:	f014 fd58 	bl	80183dc <CDC_Transmit_FS>
 800392c:	4603      	mov	r3, r0
 800392e:	2b01      	cmp	r3, #1
 8003930:	d0f8      	beq.n	8003924 <main+0x4cc>
			hsd1.Init.ClockDiv = 0;
 8003932:	4b3a      	ldr	r3, [pc, #232]	; (8003a1c <main+0x5c4>)
 8003934:	2200      	movs	r2, #0
 8003936:	615a      	str	r2, [r3, #20]
 8003938:	e03f      	b.n	80039ba <main+0x562>
		}
		else
		{
			hsd1.Init.ClockDiv = 0;
 800393a:	4b38      	ldr	r3, [pc, #224]	; (8003a1c <main+0x5c4>)
 800393c:	2200      	movs	r2, #0
 800393e:	615a      	str	r2, [r3, #20]
			// Open file for writing (Create)
			if(f_open(&SDFile, "STM32.TXT", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 8003940:	220a      	movs	r2, #10
 8003942:	4937      	ldr	r1, [pc, #220]	; (8003a20 <main+0x5c8>)
 8003944:	4837      	ldr	r0, [pc, #220]	; (8003a24 <main+0x5cc>)
 8003946:	f013 fad9 	bl	8016efc <f_open>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d008      	beq.n	8003962 <main+0x50a>
			{
				while (CDC_Transmit_FS ("Open file failed!\n", 18) == USBD_BUSY);
 8003950:	bf00      	nop
 8003952:	2112      	movs	r1, #18
 8003954:	4834      	ldr	r0, [pc, #208]	; (8003a28 <main+0x5d0>)
 8003956:	f014 fd41 	bl	80183dc <CDC_Transmit_FS>
 800395a:	4603      	mov	r3, r0
 800395c:	2b01      	cmp	r3, #1
 800395e:	d0f8      	beq.n	8003952 <main+0x4fa>
 8003960:	e02b      	b.n	80039ba <main+0x562>
			}
			else
			{

				// Write to the text file
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003962:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8003966:	4618      	mov	r0, r3
 8003968:	f7fc fc4a 	bl	8000200 <strlen>
 800396c:	4602      	mov	r2, r0
 800396e:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8003972:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8003976:	482b      	ldr	r0, [pc, #172]	; (8003a24 <main+0x5cc>)
 8003978:	f013 fdbd 	bl	80174f6 <f_write>
 800397c:	4603      	mov	r3, r0
 800397e:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				f_read(&SDFile, &sd_read_buffer, 100, &sd_err_bytesread);
 8003982:	f607 3314 	addw	r3, r7, #2836	; 0xb14
 8003986:	f507 7138 	add.w	r1, r7, #736	; 0x2e0
 800398a:	2264      	movs	r2, #100	; 0x64
 800398c:	4825      	ldr	r0, [pc, #148]	; (8003a24 <main+0x5cc>)
 800398e:	f013 fc73 	bl	8017278 <f_read>

				//while( CDC_Transmit_FS(sd_read_buffer,  sizeof(sd_read_buffer))  == USBD_BUSY);
				if((sd_err_byteswritten == 0) || (sd_result_write != FR_OK))
 8003992:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <main+0x54a>
 800399a:	f897 3b67 	ldrb.w	r3, [r7, #2919]	; 0xb67
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d008      	beq.n	80039b4 <main+0x55c>
				{
					while (CDC_Transmit_FS ("Read/Write failed!\n", 19) == USBD_BUSY);
 80039a2:	bf00      	nop
 80039a4:	2113      	movs	r1, #19
 80039a6:	4821      	ldr	r0, [pc, #132]	; (8003a2c <main+0x5d4>)
 80039a8:	f014 fd18 	bl	80183dc <CDC_Transmit_FS>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d0f8      	beq.n	80039a4 <main+0x54c>
				if((sd_err_byteswritten == 0) || (sd_result_write != FR_OK))
 80039b2:	e002      	b.n	80039ba <main+0x562>
				}
				else
				{
					f_close(&SDFile);
 80039b4:	481b      	ldr	r0, [pc, #108]	; (8003a24 <main+0x5cc>)
 80039b6:	f013 ff91 	bl	80178dc <f_close>
				}

			}
		}
	}
	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 80039ba:	2200      	movs	r2, #0
 80039bc:	2100      	movs	r1, #0
 80039be:	4814      	ldr	r0, [pc, #80]	; (8003a10 <main+0x5b8>)
 80039c0:	f013 fa56 	bl	8016e70 <f_mount>


	/// System timers Init /////////////////////////////////////////////////////////////////////////////////

	// Start timers
	HAL_TIM_Base_Start_IT(&htim17);
 80039c4:	481a      	ldr	r0, [pc, #104]	; (8003a30 <main+0x5d8>)
 80039c6:	f00b fd13 	bl	800f3f0 <HAL_TIM_Base_Start_IT>
	tick = 0;
 80039ca:	4b1a      	ldr	r3, [pc, #104]	; (8003a34 <main+0x5dc>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	701a      	strb	r2, [r3, #0]
	tickGPS = 0;
 80039d0:	4b19      	ldr	r3, [pc, #100]	; (8003a38 <main+0x5e0>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	701a      	strb	r2, [r3, #0]


	/// I2C scanning /////////////////////////////////////////////////////////////////////////////////

	//-[ I2C Bus Scanning ]-
	uint8_t i = 0, ret;
 80039d6:	2300      	movs	r3, #0
 80039d8:	f887 3b7f 	strb.w	r3, [r7, #2943]	; 0xb7f
	for(i = 1; i < 128; i++)
 80039dc:	2301      	movs	r3, #1
 80039de:	f887 3b7f 	strb.w	r3, [r7, #2943]	; 0xb7f
 80039e2:	e070      	b.n	8003ac6 <main+0x66e>
 80039e4:	0801be78 	.word	0x0801be78
 80039e8:	42d00000 	.word	0x42d00000
 80039ec:	0801be88 	.word	0x0801be88
 80039f0:	0801be9c 	.word	0x0801be9c
 80039f4:	0801bea8 	.word	0x0801bea8
 80039f8:	0801bec4 	.word	0x0801bec4
 80039fc:	0801bed0 	.word	0x0801bed0
 8003a00:	20000f7c 	.word	0x20000f7c
 8003a04:	2000093c 	.word	0x2000093c
 8003a08:	200007ec 	.word	0x200007ec
 8003a0c:	20000f94 	.word	0x20000f94
 8003a10:	20000f98 	.word	0x20000f98
 8003a14:	0801bee0 	.word	0x0801bee0
 8003a18:	0801bef0 	.word	0x0801bef0
 8003a1c:	2000062c 	.word	0x2000062c
 8003a20:	0801bf00 	.word	0x0801bf00
 8003a24:	200011c8 	.word	0x200011c8
 8003a28:	0801bf0c 	.word	0x0801bf0c
 8003a2c:	0801bf20 	.word	0x0801bf20
 8003a30:	20000710 	.word	0x20000710
 8003a34:	20000f88 	.word	0x20000f88
 8003a38:	20000f89 	.word	0x20000f89
	{
		ret = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i<<1), 3, 5);
 8003a3c:	f897 3b7f 	ldrb.w	r3, [r7, #2943]	; 0xb7f
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	b299      	uxth	r1, r3
 8003a46:	2305      	movs	r3, #5
 8003a48:	2203      	movs	r2, #3
 8003a4a:	487e      	ldr	r0, [pc, #504]	; (8003c44 <main+0x7ec>)
 8003a4c:	f004 fbcc 	bl	80081e8 <HAL_I2C_IsDeviceReady>
 8003a50:	4603      	mov	r3, r0
 8003a52:	f887 3b5b 	strb.w	r3, [r7, #2907]	; 0xb5b
		if (ret != HAL_OK) // No ACK Received At That Address
 8003a56:	f897 3b5b 	ldrb.w	r3, [r7, #2907]	; 0xb5b
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d011      	beq.n	8003a82 <main+0x62a>
		{
			while (CDC_Transmit_FS (i2c2check_space, strlen(i2c2check_space)) == USBD_BUSY);
 8003a5e:	bf00      	nop
 8003a60:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7fc fbcb 	bl	8000200 <strlen>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003a72:	4611      	mov	r1, r2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f014 fcb1 	bl	80183dc <CDC_Transmit_FS>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d0ef      	beq.n	8003a60 <main+0x608>
 8003a80:	e01c      	b.n	8003abc <main+0x664>
		}
		else if(ret == HAL_OK)
 8003a82:	f897 3b5b 	ldrb.w	r3, [r7, #2907]	; 0xb5b
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d118      	bne.n	8003abc <main+0x664>
		{
			sprintf(i2c2check_active_address, "0x%X", i);
 8003a8a:	f897 2b7f 	ldrb.w	r2, [r7, #2943]	; 0xb7f
 8003a8e:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8003a92:	496d      	ldr	r1, [pc, #436]	; (8003c48 <main+0x7f0>)
 8003a94:	4618      	mov	r0, r3
 8003a96:	f015 ff81 	bl	801999c <siprintf>
			while (CDC_Transmit_FS (i2c2check_active_address, strlen(i2c2check_active_address)) == USBD_BUSY);
 8003a9a:	bf00      	nop
 8003a9c:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7fc fbad 	bl	8000200 <strlen>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f014 fc93 	bl	80183dc <CDC_Transmit_FS>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d0ef      	beq.n	8003a9c <main+0x644>
	for(i = 1; i < 128; i++)
 8003abc:	f897 3b7f 	ldrb.w	r3, [r7, #2943]	; 0xb7f
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	f887 3b7f 	strb.w	r3, [r7, #2943]	; 0xb7f
 8003ac6:	f997 3b7f 	ldrsb.w	r3, [r7, #2943]	; 0xb7f
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	dab6      	bge.n	8003a3c <main+0x5e4>
		}
	}
	while (CDC_Transmit_FS ("\n", 1) == USBD_BUSY);
 8003ace:	bf00      	nop
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	485e      	ldr	r0, [pc, #376]	; (8003c4c <main+0x7f4>)
 8003ad4:	f014 fc82 	bl	80183dc <CDC_Transmit_FS>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d0f8      	beq.n	8003ad0 <main+0x678>
	/* USER CODE BEGIN WHILE */

	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////
	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////
	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////
	HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
 8003ade:	2108      	movs	r1, #8
 8003ae0:	485b      	ldr	r0, [pc, #364]	; (8003c50 <main+0x7f8>)
 8003ae2:	f003 fe91 	bl	8007808 <HAL_GPIO_TogglePin>
	while (1) {

		while (usb_Rx_ready == 0);
 8003ae6:	bf00      	nop
 8003ae8:	4b5a      	ldr	r3, [pc, #360]	; (8003c54 <main+0x7fc>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d0fa      	beq.n	8003ae8 <main+0x690>
		usb_Rx_ready = 0;
 8003af2:	4b58      	ldr	r3, [pc, #352]	; (8003c54 <main+0x7fc>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	701a      	strb	r2, [r3, #0]


		if (usb_Rx_buffer[0] == USB_MIRA) {
 8003af8:	4b57      	ldr	r3, [pc, #348]	; (8003c58 <main+0x800>)
 8003afa:	781a      	ldrb	r2, [r3, #0]
 8003afc:	4b57      	ldr	r3, [pc, #348]	; (8003c5c <main+0x804>)
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d105      	bne.n	8003b10 <main+0x6b8>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b04:	4b54      	ldr	r3, [pc, #336]	; (8003c58 <main+0x800>)
 8003b06:	785a      	ldrb	r2, [r3, #1]
 8003b08:	4b55      	ldr	r3, [pc, #340]	; (8003c60 <main+0x808>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	e7ea      	b.n	8003ae6 <main+0x68e>
			else if (usb_Rx_buffer[1] == USB_TESTOUTPUT) {

			}

		}
		else if (usb_Rx_buffer[0] == USB_LORA) {
 8003b10:	4b51      	ldr	r3, [pc, #324]	; (8003c58 <main+0x800>)
 8003b12:	781a      	ldrb	r2, [r3, #0]
 8003b14:	4b53      	ldr	r3, [pc, #332]	; (8003c64 <main+0x80c>)
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d105      	bne.n	8003b28 <main+0x6d0>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b1c:	4b4e      	ldr	r3, [pc, #312]	; (8003c58 <main+0x800>)
 8003b1e:	785a      	ldrb	r2, [r3, #1]
 8003b20:	4b4f      	ldr	r3, [pc, #316]	; (8003c60 <main+0x808>)
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	e7de      	b.n	8003ae6 <main+0x68e>

			}

		}

		else if (usb_Rx_buffer[0] == USB_GYRO) {
 8003b28:	4b4b      	ldr	r3, [pc, #300]	; (8003c58 <main+0x800>)
 8003b2a:	781a      	ldrb	r2, [r3, #0]
 8003b2c:	4b4e      	ldr	r3, [pc, #312]	; (8003c68 <main+0x810>)
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d105      	bne.n	8003b40 <main+0x6e8>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b34:	4b48      	ldr	r3, [pc, #288]	; (8003c58 <main+0x800>)
 8003b36:	785a      	ldrb	r2, [r3, #1]
 8003b38:	4b49      	ldr	r3, [pc, #292]	; (8003c60 <main+0x808>)
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	e7d2      	b.n	8003ae6 <main+0x68e>

			}

		}

		else if (usb_Rx_buffer[0] == USB_BMP) {
 8003b40:	4b45      	ldr	r3, [pc, #276]	; (8003c58 <main+0x800>)
 8003b42:	781a      	ldrb	r2, [r3, #0]
 8003b44:	4b49      	ldr	r3, [pc, #292]	; (8003c6c <main+0x814>)
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d105      	bne.n	8003b58 <main+0x700>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b4c:	4b42      	ldr	r3, [pc, #264]	; (8003c58 <main+0x800>)
 8003b4e:	785a      	ldrb	r2, [r3, #1]
 8003b50:	4b43      	ldr	r3, [pc, #268]	; (8003c60 <main+0x808>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	e7c6      	b.n	8003ae6 <main+0x68e>

			}

		}

		else if (usb_Rx_buffer[0] == USB_GPS) {
 8003b58:	4b3f      	ldr	r3, [pc, #252]	; (8003c58 <main+0x800>)
 8003b5a:	781a      	ldrb	r2, [r3, #0]
 8003b5c:	4b44      	ldr	r3, [pc, #272]	; (8003c70 <main+0x818>)
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d105      	bne.n	8003b70 <main+0x718>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b64:	4b3c      	ldr	r3, [pc, #240]	; (8003c58 <main+0x800>)
 8003b66:	785a      	ldrb	r2, [r3, #1]
 8003b68:	4b3d      	ldr	r3, [pc, #244]	; (8003c60 <main+0x808>)
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	e7ba      	b.n	8003ae6 <main+0x68e>

			}

		}

		else if (usb_Rx_buffer[0] == USB_SD) {
 8003b70:	4b39      	ldr	r3, [pc, #228]	; (8003c58 <main+0x800>)
 8003b72:	781a      	ldrb	r2, [r3, #0]
 8003b74:	4b3f      	ldr	r3, [pc, #252]	; (8003c74 <main+0x81c>)
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d105      	bne.n	8003b88 <main+0x730>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b7c:	4b36      	ldr	r3, [pc, #216]	; (8003c58 <main+0x800>)
 8003b7e:	785a      	ldrb	r2, [r3, #1]
 8003b80:	4b37      	ldr	r3, [pc, #220]	; (8003c60 <main+0x808>)
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	e7ae      	b.n	8003ae6 <main+0x68e>

			}

		}

		else if (usb_Rx_buffer[0] == USB_TIMERS) {
 8003b88:	4b33      	ldr	r3, [pc, #204]	; (8003c58 <main+0x800>)
 8003b8a:	781a      	ldrb	r2, [r3, #0]
 8003b8c:	4b3a      	ldr	r3, [pc, #232]	; (8003c78 <main+0x820>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d138      	bne.n	8003c06 <main+0x7ae>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b94:	4b30      	ldr	r3, [pc, #192]	; (8003c58 <main+0x800>)
 8003b96:	785a      	ldrb	r2, [r3, #1]
 8003b98:	4b31      	ldr	r3, [pc, #196]	; (8003c60 <main+0x808>)
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d0a2      	beq.n	8003ae6 <main+0x68e>

			}
			else if (usb_Rx_buffer[1] == USB_TESTOUTPUT) {
 8003ba0:	4b2d      	ldr	r3, [pc, #180]	; (8003c58 <main+0x800>)
 8003ba2:	785a      	ldrb	r2, [r3, #1]
 8003ba4:	4b35      	ldr	r3, [pc, #212]	; (8003c7c <main+0x824>)
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d19c      	bne.n	8003ae6 <main+0x68e>
				if (tick == 0) {
 8003bac:	4b34      	ldr	r3, [pc, #208]	; (8003c80 <main+0x828>)
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d110      	bne.n	8003bd8 <main+0x780>
					tick = 10;
 8003bb6:	4b32      	ldr	r3, [pc, #200]	; (8003c80 <main+0x828>)
 8003bb8:	220a      	movs	r2, #10
 8003bba:	701a      	strb	r2, [r3, #0]
					while (tick != 0);
 8003bbc:	bf00      	nop
 8003bbe:	4b30      	ldr	r3, [pc, #192]	; (8003c80 <main+0x828>)
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1fa      	bne.n	8003bbe <main+0x766>
					while (CDC_Transmit_FS ("\nTick works!\n", 13) == USBD_BUSY);
 8003bc8:	bf00      	nop
 8003bca:	210d      	movs	r1, #13
 8003bcc:	482d      	ldr	r0, [pc, #180]	; (8003c84 <main+0x82c>)
 8003bce:	f014 fc05 	bl	80183dc <CDC_Transmit_FS>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d0f8      	beq.n	8003bca <main+0x772>
				}

				if (tickGPS == 0) {
 8003bd8:	4b2b      	ldr	r3, [pc, #172]	; (8003c88 <main+0x830>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d181      	bne.n	8003ae6 <main+0x68e>
					tickGPS = 10;
 8003be2:	4b29      	ldr	r3, [pc, #164]	; (8003c88 <main+0x830>)
 8003be4:	220a      	movs	r2, #10
 8003be6:	701a      	strb	r2, [r3, #0]
					while (tickGPS != 0);
 8003be8:	bf00      	nop
 8003bea:	4b27      	ldr	r3, [pc, #156]	; (8003c88 <main+0x830>)
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1fa      	bne.n	8003bea <main+0x792>
					while (CDC_Transmit_FS ("\nGPStick works!\n", 16) == USBD_BUSY);
 8003bf4:	bf00      	nop
 8003bf6:	2110      	movs	r1, #16
 8003bf8:	4824      	ldr	r0, [pc, #144]	; (8003c8c <main+0x834>)
 8003bfa:	f014 fbef 	bl	80183dc <CDC_Transmit_FS>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d0f8      	beq.n	8003bf6 <main+0x79e>
 8003c04:	e76f      	b.n	8003ae6 <main+0x68e>
				}
			}

		}

		else if (usb_Rx_buffer[1] == USB_FLIGHTMODE) {
 8003c06:	4b14      	ldr	r3, [pc, #80]	; (8003c58 <main+0x800>)
 8003c08:	785a      	ldrb	r2, [r3, #1]
 8003c0a:	4b21      	ldr	r3, [pc, #132]	; (8003c90 <main+0x838>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d108      	bne.n	8003c24 <main+0x7cc>
			while (CDC_Transmit_FS ("OK", 2) == USBD_BUSY);
 8003c12:	bf00      	nop
 8003c14:	2102      	movs	r1, #2
 8003c16:	481f      	ldr	r0, [pc, #124]	; (8003c94 <main+0x83c>)
 8003c18:	f014 fbe0 	bl	80183dc <CDC_Transmit_FS>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d0f8      	beq.n	8003c14 <main+0x7bc>
			break;
 8003c22:	e03d      	b.n	8003ca0 <main+0x848>
		}

		else if (usb_Rx_buffer[1] == USB_PING) {
 8003c24:	4b0c      	ldr	r3, [pc, #48]	; (8003c58 <main+0x800>)
 8003c26:	785a      	ldrb	r2, [r3, #1]
 8003c28:	4b1b      	ldr	r3, [pc, #108]	; (8003c98 <main+0x840>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	f47f af5a 	bne.w	8003ae6 <main+0x68e>

			while (CDC_Transmit_FS ("PONG", 4) == USBD_BUSY);
 8003c32:	bf00      	nop
 8003c34:	2104      	movs	r1, #4
 8003c36:	4819      	ldr	r0, [pc, #100]	; (8003c9c <main+0x844>)
 8003c38:	f014 fbd0 	bl	80183dc <CDC_Transmit_FS>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d0f8      	beq.n	8003c34 <main+0x7dc>
		while (usb_Rx_ready == 0);
 8003c42:	e750      	b.n	8003ae6 <main+0x68e>
 8003c44:	20000580 	.word	0x20000580
 8003c48:	0801bf34 	.word	0x0801bf34
 8003c4c:	0801bf3c 	.word	0x0801bf3c
 8003c50:	48000c00 	.word	0x48000c00
 8003c54:	20001702 	.word	0x20001702
 8003c58:	20001700 	.word	0x20001700
 8003c5c:	20000000 	.word	0x20000000
 8003c60:	20000001 	.word	0x20000001
 8003c64:	20000003 	.word	0x20000003
 8003c68:	20000004 	.word	0x20000004
 8003c6c:	20000005 	.word	0x20000005
 8003c70:	20000006 	.word	0x20000006
 8003c74:	20000007 	.word	0x20000007
 8003c78:	20000008 	.word	0x20000008
 8003c7c:	20000002 	.word	0x20000002
 8003c80:	20000f88 	.word	0x20000f88
 8003c84:	0801bf40 	.word	0x0801bf40
 8003c88:	20000f89 	.word	0x20000f89
 8003c8c:	0801bf50 	.word	0x0801bf50
 8003c90:	20000009 	.word	0x20000009
 8003c94:	0801bf64 	.word	0x0801bf64
 8003c98:	2000000a 	.word	0x2000000a
 8003c9c:	0801bf68 	.word	0x0801bf68
			//break;
		}

	}
	HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
 8003ca0:	2108      	movs	r1, #8
 8003ca2:	48cf      	ldr	r0, [pc, #828]	; (8003fe0 <main+0xb88>)
 8003ca4:	f003 fdb0 	bl	8007808 <HAL_GPIO_TogglePin>
	// Reset timers before main program
	tick = 0;
 8003ca8:	4bce      	ldr	r3, [pc, #824]	; (8003fe4 <main+0xb8c>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	701a      	strb	r2, [r3, #0]
	tickGPS = 0;
 8003cae:	4bce      	ldr	r3, [pc, #824]	; (8003fe8 <main+0xb90>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_TogglePin (LED3_GPIO_Port, LED3_Pin);
 8003cb4:	2140      	movs	r1, #64	; 0x40
 8003cb6:	48ca      	ldr	r0, [pc, #808]	; (8003fe0 <main+0xb88>)
 8003cb8:	f003 fda6 	bl	8007808 <HAL_GPIO_TogglePin>
	/// Main program /////////////////////////////////////////////////////////////////////////////////
	while (1)
	{
		/// BMP and Gyro /////////////////////////////////////////////////////////////////////////////////
		// Read temperature, pressure and gyro data every second
		if (tick == 0)
 8003cbc:	4bc9      	ldr	r3, [pc, #804]	; (8003fe4 <main+0xb8c>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f040 8226 	bne.w	8004114 <main+0xcbc>
		{
			// Start timer again
			tick = 10;
 8003cc8:	4bc6      	ldr	r3, [pc, #792]	; (8003fe4 <main+0xb8c>)
 8003cca:	220a      	movs	r2, #10
 8003ccc:	701a      	strb	r2, [r3, #0]

			//----------------------------------------------------------------------------------------------------------------------
			// Print current time
			sprintf(system_time_buffer, "\ntime: %.0f s \n", system_time_counter);
 8003cce:	4638      	mov	r0, r7
 8003cd0:	f507 6338 	add.w	r3, r7, #2944	; 0xb80
 8003cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd8:	49c4      	ldr	r1, [pc, #784]	; (8003fec <main+0xb94>)
 8003cda:	f015 fe5f 	bl	801999c <siprintf>
			while (CDC_Transmit_FS (system_time_buffer, strlen(system_time_buffer)) == USBD_BUSY);
 8003cde:	bf00      	nop
 8003ce0:	463b      	mov	r3, r7
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fc fa8c 	bl	8000200 <strlen>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	463b      	mov	r3, r7
 8003cee:	4611      	mov	r1, r2
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f014 fb73 	bl	80183dc <CDC_Transmit_FS>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d0f1      	beq.n	8003ce0 <main+0x888>
			//write current time to SD
			if (sd_status == FR_OK){
 8003cfc:	f897 3b66 	ldrb.w	r3, [r7, #2918]	; 0xb66
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10f      	bne.n	8003d24 <main+0x8cc>
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003d04:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7fc fa79 	bl	8000200 <strlen>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8003d14:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8003d18:	48b5      	ldr	r0, [pc, #724]	; (8003ff0 <main+0xb98>)
 8003d1a:	f013 fbec 	bl	80174f6 <f_write>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
			}
			// Send current time to LORA
			if (lora_res == LORA_OK) {
 8003d24:	f897 3b7d 	ldrb.w	r3, [r7, #2941]	; 0xb7d
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d106      	bne.n	8003d3a <main+0x8e2>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003d2c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003d30:	2204      	movs	r2, #4
 8003d32:	49b0      	ldr	r1, [pc, #704]	; (8003ff4 <main+0xb9c>)
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff fb10 	bl	800335a <lora_send_packet>
			}
			system_time_counter++;
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	4bae      	ldr	r3, [pc, #696]	; (8003ff8 <main+0xba0>)
 8003d40:	f507 6138 	add.w	r1, r7, #2944	; 0xb80
 8003d44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d48:	f7fc fab8 	bl	80002bc <__adddf3>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	f507 6138 	add.w	r1, r7, #2944	; 0xb80
 8003d54:	e9c1 2300 	strd	r2, r3, [r1]

			// Toggle LED on board to indicate succesful timer management
			HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
 8003d58:	2110      	movs	r1, #16
 8003d5a:	48a1      	ldr	r0, [pc, #644]	; (8003fe0 <main+0xb88>)
 8003d5c:	f003 fd54 	bl	8007808 <HAL_GPIO_TogglePin>

			//----------------------------------------------------------------------------------------------------------------------
			// bmp needed to be forced for this kind of data reading, as now FIFO buffers or dready interrupts are being used
			bmp_settings.op_mode = BMP3_MODE_FORCED;
 8003d60:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003d64:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 8003d68:	2201      	movs	r2, #1
 8003d6a:	701a      	strb	r2, [r3, #0]
			bmp_result = bmp3_set_op_mode(&bmp_settings, &bmp_device);
 8003d6c:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8003d70:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8003d74:	4611      	mov	r1, r2
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fd fb2b 	bl	80013d2 <bmp3_set_op_mode>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
			bmp3_check_rslt("bmp3_set_op_mode", bmp_result);
 8003d82:	f997 3b77 	ldrsb.w	r3, [r7, #2935]	; 0xb77
 8003d86:	4619      	mov	r1, r3
 8003d88:	489c      	ldr	r0, [pc, #624]	; (8003ffc <main+0xba4>)
 8003d8a:	f7fe fd99 	bl	80028c0 <bmp3_check_rslt>
			 * BMP3_TEMP       : To read only temperature data
			 * BMP3_PRESS      : To read only pressure data
			 */

			// Check sensor measurements
			bmp_result = bmp3_get_sensor_data(BMP3_PRESS_TEMP, &bmp_data, &bmp_device);
 8003d8e:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8003d92:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8003d96:	4619      	mov	r1, r3
 8003d98:	2003      	movs	r0, #3
 8003d9a:	f7fd fb8e 	bl	80014ba <bmp3_get_sensor_data>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
			bmp3_check_rslt("bmp3_get_sensor_data", bmp_result);
 8003da4:	f997 3b77 	ldrsb.w	r3, [r7, #2935]	; 0xb77
 8003da8:	4619      	mov	r1, r3
 8003daa:	4895      	ldr	r0, [pc, #596]	; (8004000 <main+0xba8>)
 8003dac:	f7fe fd88 	bl	80028c0 <bmp3_check_rslt>

			// NOTE : Read status register again to clear data ready interrupt status
			bmp_result = bmp3_get_status(&bmp_status, &bmp_device);
 8003db0:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8003db4:	f507 7301 	add.w	r3, r7, #516	; 0x204
 8003db8:	4611      	mov	r1, r2
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fd fa94 	bl	80012e8 <bmp3_get_status>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
			bmp3_check_rslt("bmp3_get_status", bmp_result);
 8003dc6:	f997 3b77 	ldrsb.w	r3, [r7, #2935]	; 0xb77
 8003dca:	4619      	mov	r1, r3
 8003dcc:	488d      	ldr	r0, [pc, #564]	; (8004004 <main+0xbac>)
 8003dce:	f7fe fd77 	bl	80028c0 <bmp3_check_rslt>


			// Print bmp measurements
			sprintf(bmp_temperature_buffer, "%.2f\n", bmp_data.temperature);
 8003dd2:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003dd6:	f6a3 1368 	subw	r3, r3, #2408	; 0x968
 8003dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dde:	f507 70f4 	add.w	r0, r7, #488	; 0x1e8
 8003de2:	4989      	ldr	r1, [pc, #548]	; (8004008 <main+0xbb0>)
 8003de4:	f015 fdda 	bl	801999c <siprintf>
			sprintf(bmp_pressure_buffer, "%.2f\n", bmp_data.pressure);
 8003de8:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003dec:	f6a3 1368 	subw	r3, r3, #2408	; 0x968
 8003df0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003df4:	f507 70e6 	add.w	r0, r7, #460	; 0x1cc
 8003df8:	4983      	ldr	r1, [pc, #524]	; (8004008 <main+0xbb0>)
 8003dfa:	f015 fdcf 	bl	801999c <siprintf>

			while (CDC_Transmit_FS ("\nBMP390 END\n", 12) == USBD_BUSY);
 8003dfe:	bf00      	nop
 8003e00:	210c      	movs	r1, #12
 8003e02:	4882      	ldr	r0, [pc, #520]	; (800400c <main+0xbb4>)
 8003e04:	f014 faea 	bl	80183dc <CDC_Transmit_FS>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d0f8      	beq.n	8003e00 <main+0x9a8>
			while (CDC_Transmit_FS (bmp_temperature_buffer, strlen(bmp_temperature_buffer)) == USBD_BUSY);
 8003e0e:	bf00      	nop
 8003e10:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7fc f9f3 	bl	8000200 <strlen>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8003e22:	4611      	mov	r1, r2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f014 fad9 	bl	80183dc <CDC_Transmit_FS>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d0ef      	beq.n	8003e10 <main+0x9b8>
			while (CDC_Transmit_FS (bmp_pressure_buffer, strlen(bmp_pressure_buffer)) == USBD_BUSY);
 8003e30:	bf00      	nop
 8003e32:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7fc f9e2 	bl	8000200 <strlen>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8003e44:	4611      	mov	r1, r2
 8003e46:	4618      	mov	r0, r3
 8003e48:	f014 fac8 	bl	80183dc <CDC_Transmit_FS>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d0ef      	beq.n	8003e32 <main+0x9da>
			while (CDC_Transmit_FS ("BMP390 END\n\n", 12) == USBD_BUSY);
 8003e52:	bf00      	nop
 8003e54:	210c      	movs	r1, #12
 8003e56:	486e      	ldr	r0, [pc, #440]	; (8004010 <main+0xbb8>)
 8003e58:	f014 fac0 	bl	80183dc <CDC_Transmit_FS>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d0f8      	beq.n	8003e54 <main+0x9fc>

			// Write bmp to SD
			if (sd_status == FR_OK){
 8003e62:	f897 3b66 	ldrb.w	r3, [r7, #2918]	; 0xb66
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d13f      	bne.n	8003eea <main+0xa92>
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003e6a:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fc f9c6 	bl	8000200 <strlen>
 8003e74:	4602      	mov	r2, r0
 8003e76:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8003e7a:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8003e7e:	485c      	ldr	r0, [pc, #368]	; (8003ff0 <main+0xb98>)
 8003e80:	f013 fb39 	bl	80174f6 <f_write>
 8003e84:	4603      	mov	r3, r0
 8003e86:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003e8a:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fc f9b6 	bl	8000200 <strlen>
 8003e94:	4602      	mov	r2, r0
 8003e96:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8003e9a:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8003e9e:	4854      	ldr	r0, [pc, #336]	; (8003ff0 <main+0xb98>)
 8003ea0:	f013 fb29 	bl	80174f6 <f_write>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003eaa:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fc f9a6 	bl	8000200 <strlen>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8003eba:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8003ebe:	484c      	ldr	r0, [pc, #304]	; (8003ff0 <main+0xb98>)
 8003ec0:	f013 fb19 	bl	80174f6 <f_write>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003eca:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fc f996 	bl	8000200 <strlen>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8003eda:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8003ede:	4844      	ldr	r0, [pc, #272]	; (8003ff0 <main+0xb98>)
 8003ee0:	f013 fb09 	bl	80174f6 <f_write>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
			}

			// Send bmp data to LORA
			if (lora_res == LORA_OK) {
 8003eea:	f897 3b7d 	ldrb.w	r3, [r7, #2941]	; 0xb7d
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d11b      	bne.n	8003f2a <main+0xad2>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003ef2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003ef6:	2204      	movs	r2, #4
 8003ef8:	493e      	ldr	r1, [pc, #248]	; (8003ff4 <main+0xb9c>)
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff fa2d 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003f00:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003f04:	2204      	movs	r2, #4
 8003f06:	493b      	ldr	r1, [pc, #236]	; (8003ff4 <main+0xb9c>)
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff fa26 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003f0e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003f12:	2204      	movs	r2, #4
 8003f14:	4937      	ldr	r1, [pc, #220]	; (8003ff4 <main+0xb9c>)
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff fa1f 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003f1c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003f20:	2204      	movs	r2, #4
 8003f22:	4934      	ldr	r1, [pc, #208]	; (8003ff4 <main+0xb9c>)
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff fa18 	bl	800335a <lora_send_packet>
			}
			//----------------------------------------------------------------------------------------------------------------------
			// Read gyro acceleration and angular velocity data
			gyro_result_acceleration = LSM6DSO_ACC_GetAxes (&gyro_device, &gyro_acceleration_object);
 8003f2a:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8003f2e:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8003f32:	4611      	mov	r1, r2
 8003f34:	4618      	mov	r0, r3
 8003f36:	f001 fb2d 	bl	8005594 <LSM6DSO_ACC_GetAxes>
 8003f3a:	f8c7 0b60 	str.w	r0, [r7, #2912]	; 0xb60
			gyro_result_angularvel = LSM6DSO_GYRO_GetAxes (&gyro_device, &gyro_angularvel_object);
 8003f3e:	f507 729a 	add.w	r2, r7, #308	; 0x134
 8003f42:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8003f46:	4611      	mov	r1, r2
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f001 fcc7 	bl	80058dc <LSM6DSO_GYRO_GetAxes>
 8003f4e:	f8c7 0b5c 	str.w	r0, [r7, #2908]	; 0xb5c

			sprintf(gyro_acceleration_buffer, "%"PRId32"   %"PRId32"   %"PRId32"\n", gyro_acceleration_object.x, gyro_acceleration_object.y, gyro_acceleration_object.z);
 8003f52:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003f56:	f5a3 6322 	sub.w	r3, r3, #2592	; 0xa20
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003f60:	f5a3 6322 	sub.w	r3, r3, #2592	; 0xa20
 8003f64:	6859      	ldr	r1, [r3, #4]
 8003f66:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003f6a:	f5a3 6322 	sub.w	r3, r3, #2592	; 0xa20
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	460b      	mov	r3, r1
 8003f78:	4926      	ldr	r1, [pc, #152]	; (8004014 <main+0xbbc>)
 8003f7a:	f015 fd0f 	bl	801999c <siprintf>
			sprintf(gyro_angularvel_buffer, "%"PRId32"   %"PRId32"   %"PRId32"\n", gyro_angularvel_object.x, gyro_angularvel_object.y, gyro_angularvel_object.z);
 8003f7e:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003f82:	f6a3 2354 	subw	r3, r3, #2644	; 0xa54
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003f8c:	f6a3 2354 	subw	r3, r3, #2644	; 0xa54
 8003f90:	6859      	ldr	r1, [r3, #4]
 8003f92:	f607 3388 	addw	r3, r7, #2952	; 0xb88
 8003f96:	f6a3 2354 	subw	r3, r3, #2644	; 0xa54
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f507 7086 	add.w	r0, r7, #268	; 0x10c
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	491b      	ldr	r1, [pc, #108]	; (8004014 <main+0xbbc>)
 8003fa6:	f015 fcf9 	bl	801999c <siprintf>

			// Print gyro measurements
			while (CDC_Transmit_FS ("GYRO START\n", 11) == USBD_BUSY);
 8003faa:	bf00      	nop
 8003fac:	210b      	movs	r1, #11
 8003fae:	481a      	ldr	r0, [pc, #104]	; (8004018 <main+0xbc0>)
 8003fb0:	f014 fa14 	bl	80183dc <CDC_Transmit_FS>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d0f8      	beq.n	8003fac <main+0xb54>
			while (CDC_Transmit_FS (gyro_acceleration_buffer, strlen(gyro_acceleration_buffer)) == USBD_BUSY);
 8003fba:	bf00      	nop
 8003fbc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7fc f91d 	bl	8000200 <strlen>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8003fce:	4611      	mov	r1, r2
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f014 fa03 	bl	80183dc <CDC_Transmit_FS>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d0ef      	beq.n	8003fbc <main+0xb64>
			while (CDC_Transmit_FS (gyro_angularvel_buffer, strlen(gyro_angularvel_buffer)) == USBD_BUSY);
 8003fdc:	bf00      	nop
 8003fde:	e01d      	b.n	800401c <main+0xbc4>
 8003fe0:	48000c00 	.word	0x48000c00
 8003fe4:	20000f88 	.word	0x20000f88
 8003fe8:	20000f89 	.word	0x20000f89
 8003fec:	0801bf70 	.word	0x0801bf70
 8003ff0:	200011c8 	.word	0x200011c8
 8003ff4:	0801bf80 	.word	0x0801bf80
 8003ff8:	3ff00000 	.word	0x3ff00000
 8003ffc:	0801bf88 	.word	0x0801bf88
 8004000:	0801bf9c 	.word	0x0801bf9c
 8004004:	0801bfb4 	.word	0x0801bfb4
 8004008:	0801bfc4 	.word	0x0801bfc4
 800400c:	0801bfcc 	.word	0x0801bfcc
 8004010:	0801bfdc 	.word	0x0801bfdc
 8004014:	0801bfec 	.word	0x0801bfec
 8004018:	0801c000 	.word	0x0801c000
 800401c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8004020:	4618      	mov	r0, r3
 8004022:	f7fc f8ed 	bl	8000200 <strlen>
 8004026:	4603      	mov	r3, r0
 8004028:	b29a      	uxth	r2, r3
 800402a:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 800402e:	4611      	mov	r1, r2
 8004030:	4618      	mov	r0, r3
 8004032:	f014 f9d3 	bl	80183dc <CDC_Transmit_FS>
 8004036:	4603      	mov	r3, r0
 8004038:	2b01      	cmp	r3, #1
 800403a:	d0ef      	beq.n	800401c <main+0xbc4>
			while (CDC_Transmit_FS ("GYRO END\n\n", 10) == USBD_BUSY);
 800403c:	bf00      	nop
 800403e:	210a      	movs	r1, #10
 8004040:	486e      	ldr	r0, [pc, #440]	; (80041fc <main+0xda4>)
 8004042:	f014 f9cb 	bl	80183dc <CDC_Transmit_FS>
 8004046:	4603      	mov	r3, r0
 8004048:	2b01      	cmp	r3, #1
 800404a:	d0f8      	beq.n	800403e <main+0xbe6>

			// Write gyro to SD
			if (sd_status == FR_OK){
 800404c:	f897 3b66 	ldrb.w	r3, [r7, #2918]	; 0xb66
 8004050:	2b00      	cmp	r3, #0
 8004052:	d13f      	bne.n	80040d4 <main+0xc7c>
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8004054:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8004058:	4618      	mov	r0, r3
 800405a:	f7fc f8d1 	bl	8000200 <strlen>
 800405e:	4602      	mov	r2, r0
 8004060:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8004064:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8004068:	4865      	ldr	r0, [pc, #404]	; (8004200 <main+0xda8>)
 800406a:	f013 fa44 	bl	80174f6 <f_write>
 800406e:	4603      	mov	r3, r0
 8004070:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8004074:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8004078:	4618      	mov	r0, r3
 800407a:	f7fc f8c1 	bl	8000200 <strlen>
 800407e:	4602      	mov	r2, r0
 8004080:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8004084:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8004088:	485d      	ldr	r0, [pc, #372]	; (8004200 <main+0xda8>)
 800408a:	f013 fa34 	bl	80174f6 <f_write>
 800408e:	4603      	mov	r3, r0
 8004090:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8004094:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8004098:	4618      	mov	r0, r3
 800409a:	f7fc f8b1 	bl	8000200 <strlen>
 800409e:	4602      	mov	r2, r0
 80040a0:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 80040a4:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 80040a8:	4855      	ldr	r0, [pc, #340]	; (8004200 <main+0xda8>)
 80040aa:	f013 fa24 	bl	80174f6 <f_write>
 80040ae:	4603      	mov	r3, r0
 80040b0:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 80040b4:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7fc f8a1 	bl	8000200 <strlen>
 80040be:	4602      	mov	r2, r0
 80040c0:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 80040c4:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 80040c8:	484d      	ldr	r0, [pc, #308]	; (8004200 <main+0xda8>)
 80040ca:	f013 fa14 	bl	80174f6 <f_write>
 80040ce:	4603      	mov	r3, r0
 80040d0:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
			}

			// Send gyro data to LORA
			if (lora_res == LORA_OK) {
 80040d4:	f897 3b7d 	ldrb.w	r3, [r7, #2941]	; 0xb7d
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d11b      	bne.n	8004114 <main+0xcbc>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 80040dc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80040e0:	2204      	movs	r2, #4
 80040e2:	4948      	ldr	r1, [pc, #288]	; (8004204 <main+0xdac>)
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff f938 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 80040ea:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80040ee:	2204      	movs	r2, #4
 80040f0:	4944      	ldr	r1, [pc, #272]	; (8004204 <main+0xdac>)
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff f931 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 80040f8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80040fc:	2204      	movs	r2, #4
 80040fe:	4941      	ldr	r1, [pc, #260]	; (8004204 <main+0xdac>)
 8004100:	4618      	mov	r0, r3
 8004102:	f7ff f92a 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8004106:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800410a:	2204      	movs	r2, #4
 800410c:	493d      	ldr	r1, [pc, #244]	; (8004204 <main+0xdac>)
 800410e:	4618      	mov	r0, r3
 8004110:	f7ff f923 	bl	800335a <lora_send_packet>

		}

		/// GPS /////////////////////////////////////////////////////////////////////////////////
		// Read GPS data whenever UART interrupt raises gps_data_ready flag
		if (gps_data_ready)
 8004114:	4b3c      	ldr	r3, [pc, #240]	; (8004208 <main+0xdb0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	f43f adcf 	beq.w	8003cbc <main+0x864>
		{
			// Toggle LED on board whenever printing data
			HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
 800411e:	2108      	movs	r1, #8
 8004120:	483a      	ldr	r0, [pc, #232]	; (800420c <main+0xdb4>)
 8004122:	f003 fb71 	bl	8007808 <HAL_GPIO_TogglePin>
			//while (CDC_Transmit_FS ("GPS START\n", 10) == USBD_BUSY);

			// Choose the buffer from the two data buffers that is nit currently being written into
			if (gps_rxBuffer == gps_rxBuffer1)
 8004126:	4b3a      	ldr	r3, [pc, #232]	; (8004210 <main+0xdb8>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a3a      	ldr	r2, [pc, #232]	; (8004214 <main+0xdbc>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d12c      	bne.n	800418a <main+0xd32>
			{
				// print gps data
				while (CDC_Transmit_FS (gps_rxBuffer2, strlen(gps_rxBuffer2)) == USBD_BUSY);
 8004130:	bf00      	nop
 8004132:	4839      	ldr	r0, [pc, #228]	; (8004218 <main+0xdc0>)
 8004134:	f7fc f864 	bl	8000200 <strlen>
 8004138:	4603      	mov	r3, r0
 800413a:	b29b      	uxth	r3, r3
 800413c:	4619      	mov	r1, r3
 800413e:	4836      	ldr	r0, [pc, #216]	; (8004218 <main+0xdc0>)
 8004140:	f014 f94c 	bl	80183dc <CDC_Transmit_FS>
 8004144:	4603      	mov	r3, r0
 8004146:	2b01      	cmp	r3, #1
 8004148:	d0f3      	beq.n	8004132 <main+0xcda>
				//write gps data to SD
				if (sd_status == FR_OK){
 800414a:	f897 3b66 	ldrb.w	r3, [r7, #2918]	; 0xb66
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10f      	bne.n	8004172 <main+0xd1a>
					sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8004152:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 8004156:	4618      	mov	r0, r3
 8004158:	f7fc f852 	bl	8000200 <strlen>
 800415c:	4602      	mov	r2, r0
 800415e:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 8004162:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 8004166:	4826      	ldr	r0, [pc, #152]	; (8004200 <main+0xda8>)
 8004168:	f013 f9c5 	bl	80174f6 <f_write>
 800416c:	4603      	mov	r3, r0
 800416e:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				}
				// Sendgps data to LORA
				if (lora_res == LORA_OK) {
 8004172:	f897 3b7d 	ldrb.w	r3, [r7, #2941]	; 0xb7d
 8004176:	2b00      	cmp	r3, #0
 8004178:	d133      	bne.n	80041e2 <main+0xd8a>
					lora_send_packet(&lora, (uint8_t *)"test", 4);
 800417a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800417e:	2204      	movs	r2, #4
 8004180:	4920      	ldr	r1, [pc, #128]	; (8004204 <main+0xdac>)
 8004182:	4618      	mov	r0, r3
 8004184:	f7ff f8e9 	bl	800335a <lora_send_packet>
 8004188:	e02b      	b.n	80041e2 <main+0xd8a>

			}
			else
			{
				// print gps data
				while (CDC_Transmit_FS (gps_rxBuffer1, strlen(gps_rxBuffer1)) == USBD_BUSY);
 800418a:	bf00      	nop
 800418c:	4821      	ldr	r0, [pc, #132]	; (8004214 <main+0xdbc>)
 800418e:	f7fc f837 	bl	8000200 <strlen>
 8004192:	4603      	mov	r3, r0
 8004194:	b29b      	uxth	r3, r3
 8004196:	4619      	mov	r1, r3
 8004198:	481e      	ldr	r0, [pc, #120]	; (8004214 <main+0xdbc>)
 800419a:	f014 f91f 	bl	80183dc <CDC_Transmit_FS>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d0f3      	beq.n	800418c <main+0xd34>
				//write gps data to SD
				if (sd_status == FR_OK){
 80041a4:	f897 3b66 	ldrb.w	r3, [r7, #2918]	; 0xb66
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10f      	bne.n	80041cc <main+0xd74>
					sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 80041ac:	f507 632e 	add.w	r3, r7, #2784	; 0xae0
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7fc f825 	bl	8000200 <strlen>
 80041b6:	4602      	mov	r2, r0
 80041b8:	f607 3318 	addw	r3, r7, #2840	; 0xb18
 80041bc:	f507 612e 	add.w	r1, r7, #2784	; 0xae0
 80041c0:	480f      	ldr	r0, [pc, #60]	; (8004200 <main+0xda8>)
 80041c2:	f013 f998 	bl	80174f6 <f_write>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f887 3b67 	strb.w	r3, [r7, #2919]	; 0xb67
				}
				// Sendgps data to LORA
				if (lora_res == LORA_OK) {
 80041cc:	f897 3b7d 	ldrb.w	r3, [r7, #2941]	; 0xb7d
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d106      	bne.n	80041e2 <main+0xd8a>
					lora_send_packet(&lora, (uint8_t *)"test", 4);
 80041d4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80041d8:	2204      	movs	r2, #4
 80041da:	490a      	ldr	r1, [pc, #40]	; (8004204 <main+0xdac>)
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff f8bc 	bl	800335a <lora_send_packet>
				}

			}

			// Toggle flags to allow for buffer swapping and next data batch sending
			gps_data_ready ^= 1;
 80041e2:	4b09      	ldr	r3, [pc, #36]	; (8004208 <main+0xdb0>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f083 0301 	eor.w	r3, r3, #1
 80041ea:	4a07      	ldr	r2, [pc, #28]	; (8004208 <main+0xdb0>)
 80041ec:	6013      	str	r3, [r2, #0]
			gps_send_ready |= 1;
 80041ee:	4b0b      	ldr	r3, [pc, #44]	; (800421c <main+0xdc4>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f043 0301 	orr.w	r3, r3, #1
 80041f6:	4a09      	ldr	r2, [pc, #36]	; (800421c <main+0xdc4>)
 80041f8:	6013      	str	r3, [r2, #0]
		if (tick == 0)
 80041fa:	e55f      	b.n	8003cbc <main+0x864>
 80041fc:	0801c00c 	.word	0x0801c00c
 8004200:	200011c8 	.word	0x200011c8
 8004204:	0801bf80 	.word	0x0801bf80
 8004208:	20000f84 	.word	0x20000f84
 800420c:	48000c00 	.word	0x48000c00
 8004210:	20000f7c 	.word	0x20000f7c
 8004214:	2000093c 	.word	0x2000093c
 8004218:	20000c5c 	.word	0x20000c5c
 800421c:	2000000c 	.word	0x2000000c

08004220 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b096      	sub	sp, #88	; 0x58
 8004224:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004226:	f107 0314 	add.w	r3, r7, #20
 800422a:	2244      	movs	r2, #68	; 0x44
 800422c:	2100      	movs	r1, #0
 800422e:	4618      	mov	r0, r3
 8004230:	f014 fe3a 	bl	8018ea8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004234:	463b      	mov	r3, r7
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	605a      	str	r2, [r3, #4]
 800423c:	609a      	str	r2, [r3, #8]
 800423e:	60da      	str	r2, [r3, #12]
 8004240:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8004242:	2000      	movs	r0, #0
 8004244:	f005 fe94 	bl	8009f70 <HAL_PWREx_ControlVoltageScaling>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <SystemClock_Config+0x32>
	{
		Error_Handler();
 800424e:	f000 fb0b 	bl	8004868 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8004252:	2321      	movs	r3, #33	; 0x21
 8004254:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004256:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800425a:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800425c:	2301      	movs	r3, #1
 800425e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004260:	2302      	movs	r3, #2
 8004262:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004264:	2303      	movs	r3, #3
 8004266:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8004268:	2301      	movs	r3, #1
 800426a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 30;
 800426c:	231e      	movs	r3, #30
 800426e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004270:	2302      	movs	r3, #2
 8004272:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004274:	2302      	movs	r3, #2
 8004276:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004278:	2302      	movs	r3, #2
 800427a:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800427c:	f107 0314 	add.w	r3, r7, #20
 8004280:	4618      	mov	r0, r3
 8004282:	f005 ff29 	bl	800a0d8 <HAL_RCC_OscConfig>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <SystemClock_Config+0x70>
	{
		Error_Handler();
 800428c:	f000 faec 	bl	8004868 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004290:	230f      	movs	r3, #15
 8004292:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004294:	2303      	movs	r3, #3
 8004296:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004298:	2300      	movs	r3, #0
 800429a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800429c:	2300      	movs	r3, #0
 800429e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80042a0:	2300      	movs	r3, #0
 80042a2:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80042a4:	463b      	mov	r3, r7
 80042a6:	2105      	movs	r1, #5
 80042a8:	4618      	mov	r0, r3
 80042aa:	f006 fb2f 	bl	800a90c <HAL_RCC_ClockConfig>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d001      	beq.n	80042b8 <SystemClock_Config+0x98>
	{
		Error_Handler();
 80042b4:	f000 fad8 	bl	8004868 <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 80042b8:	f006 fd26 	bl	800ad08 <HAL_RCC_EnableCSS>
}
 80042bc:	bf00      	nop
 80042be:	3758      	adds	r7, #88	; 0x58
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	af00      	add	r7, sp, #0
	/* TIM1_TRG_COM_TIM17_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80042c8:	2200      	movs	r2, #0
 80042ca:	2100      	movs	r1, #0
 80042cc:	201a      	movs	r0, #26
 80042ce:	f002 fc82 	bl	8006bd6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80042d2:	201a      	movs	r0, #26
 80042d4:	f002 fc9b 	bl	8006c0e <HAL_NVIC_EnableIRQ>
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80042d8:	2200      	movs	r2, #0
 80042da:	2100      	movs	r1, #0
 80042dc:	2026      	movs	r0, #38	; 0x26
 80042de:	f002 fc7a 	bl	8006bd6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80042e2:	2026      	movs	r0, #38	; 0x26
 80042e4:	f002 fc93 	bl	8006c0e <HAL_NVIC_EnableIRQ>
	/* USART1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80042e8:	2200      	movs	r2, #0
 80042ea:	2100      	movs	r1, #0
 80042ec:	2025      	movs	r0, #37	; 0x25
 80042ee:	f002 fc72 	bl	8006bd6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 80042f2:	2025      	movs	r0, #37	; 0x25
 80042f4:	f002 fc8b 	bl	8006c0e <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80042f8:	2200      	movs	r2, #0
 80042fa:	2100      	movs	r1, #0
 80042fc:	200b      	movs	r0, #11
 80042fe:	f002 fc6a 	bl	8006bd6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004302:	200b      	movs	r0, #11
 8004304:	f002 fc83 	bl	8006c0e <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004308:	2200      	movs	r2, #0
 800430a:	2100      	movs	r1, #0
 800430c:	200c      	movs	r0, #12
 800430e:	f002 fc62 	bl	8006bd6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004312:	200c      	movs	r0, #12
 8004314:	f002 fc7b 	bl	8006c0e <HAL_NVIC_EnableIRQ>
}
 8004318:	bf00      	nop
 800431a:	bd80      	pop	{r7, pc}

0800431c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8004320:	4b1b      	ldr	r3, [pc, #108]	; (8004390 <MX_I2C1_Init+0x74>)
 8004322:	4a1c      	ldr	r2, [pc, #112]	; (8004394 <MX_I2C1_Init+0x78>)
 8004324:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x307075B1;
 8004326:	4b1a      	ldr	r3, [pc, #104]	; (8004390 <MX_I2C1_Init+0x74>)
 8004328:	4a1b      	ldr	r2, [pc, #108]	; (8004398 <MX_I2C1_Init+0x7c>)
 800432a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800432c:	4b18      	ldr	r3, [pc, #96]	; (8004390 <MX_I2C1_Init+0x74>)
 800432e:	2200      	movs	r2, #0
 8004330:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004332:	4b17      	ldr	r3, [pc, #92]	; (8004390 <MX_I2C1_Init+0x74>)
 8004334:	2201      	movs	r2, #1
 8004336:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004338:	4b15      	ldr	r3, [pc, #84]	; (8004390 <MX_I2C1_Init+0x74>)
 800433a:	2200      	movs	r2, #0
 800433c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800433e:	4b14      	ldr	r3, [pc, #80]	; (8004390 <MX_I2C1_Init+0x74>)
 8004340:	2200      	movs	r2, #0
 8004342:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004344:	4b12      	ldr	r3, [pc, #72]	; (8004390 <MX_I2C1_Init+0x74>)
 8004346:	2200      	movs	r2, #0
 8004348:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800434a:	4b11      	ldr	r3, [pc, #68]	; (8004390 <MX_I2C1_Init+0x74>)
 800434c:	2200      	movs	r2, #0
 800434e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004350:	4b0f      	ldr	r3, [pc, #60]	; (8004390 <MX_I2C1_Init+0x74>)
 8004352:	2200      	movs	r2, #0
 8004354:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004356:	480e      	ldr	r0, [pc, #56]	; (8004390 <MX_I2C1_Init+0x74>)
 8004358:	f003 fa70 	bl	800783c <HAL_I2C_Init>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 8004362:	f000 fa81 	bl	8004868 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004366:	2100      	movs	r1, #0
 8004368:	4809      	ldr	r0, [pc, #36]	; (8004390 <MX_I2C1_Init+0x74>)
 800436a:	f004 fb7f 	bl	8008a6c <HAL_I2CEx_ConfigAnalogFilter>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 8004374:	f000 fa78 	bl	8004868 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004378:	2100      	movs	r1, #0
 800437a:	4805      	ldr	r0, [pc, #20]	; (8004390 <MX_I2C1_Init+0x74>)
 800437c:	f004 fbc1 	bl	8008b02 <HAL_I2CEx_ConfigDigitalFilter>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 8004386:	f000 fa6f 	bl	8004868 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800438a:	bf00      	nop
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	200005d8 	.word	0x200005d8
 8004394:	40005400 	.word	0x40005400
 8004398:	307075b1 	.word	0x307075b1

0800439c <MX_SDMMC1_SD_Init>:
 * @brief SDMMC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC1_SD_Init(void)
{
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC1_Init 0 */

	/* USER CODE BEGIN SDMMC1_Init 1 */

	/* USER CODE END SDMMC1_Init 1 */
	hsd1.Instance = SDMMC1;
 80043a0:	4b0d      	ldr	r3, [pc, #52]	; (80043d8 <MX_SDMMC1_SD_Init+0x3c>)
 80043a2:	4a0e      	ldr	r2, [pc, #56]	; (80043dc <MX_SDMMC1_SD_Init+0x40>)
 80043a4:	601a      	str	r2, [r3, #0]
	hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80043a6:	4b0c      	ldr	r3, [pc, #48]	; (80043d8 <MX_SDMMC1_SD_Init+0x3c>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	605a      	str	r2, [r3, #4]
	hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80043ac:	4b0a      	ldr	r3, [pc, #40]	; (80043d8 <MX_SDMMC1_SD_Init+0x3c>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	609a      	str	r2, [r3, #8]
	hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80043b2:	4b09      	ldr	r3, [pc, #36]	; (80043d8 <MX_SDMMC1_SD_Init+0x3c>)
 80043b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80043b8:	60da      	str	r2, [r3, #12]
	hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80043ba:	4b07      	ldr	r3, [pc, #28]	; (80043d8 <MX_SDMMC1_SD_Init+0x3c>)
 80043bc:	2200      	movs	r2, #0
 80043be:	611a      	str	r2, [r3, #16]
	hsd1.Init.ClockDiv = 0;
 80043c0:	4b05      	ldr	r3, [pc, #20]	; (80043d8 <MX_SDMMC1_SD_Init+0x3c>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	615a      	str	r2, [r3, #20]
	hsd1.Init.Transceiver = SDMMC_TRANSCEIVER_DISABLE;
 80043c6:	4b04      	ldr	r3, [pc, #16]	; (80043d8 <MX_SDMMC1_SD_Init+0x3c>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDMMC1_Init 2 */

	/* USER CODE END SDMMC1_Init 2 */

}
 80043cc:	bf00      	nop
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	2000062c 	.word	0x2000062c
 80043dc:	50062400 	.word	0x50062400

080043e0 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80043e4:	4b1b      	ldr	r3, [pc, #108]	; (8004454 <MX_SPI1_Init+0x74>)
 80043e6:	4a1c      	ldr	r2, [pc, #112]	; (8004458 <MX_SPI1_Init+0x78>)
 80043e8:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80043ea:	4b1a      	ldr	r3, [pc, #104]	; (8004454 <MX_SPI1_Init+0x74>)
 80043ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80043f0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80043f2:	4b18      	ldr	r3, [pc, #96]	; (8004454 <MX_SPI1_Init+0x74>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80043f8:	4b16      	ldr	r3, [pc, #88]	; (8004454 <MX_SPI1_Init+0x74>)
 80043fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80043fe:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004400:	4b14      	ldr	r3, [pc, #80]	; (8004454 <MX_SPI1_Init+0x74>)
 8004402:	2200      	movs	r2, #0
 8004404:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004406:	4b13      	ldr	r3, [pc, #76]	; (8004454 <MX_SPI1_Init+0x74>)
 8004408:	2200      	movs	r2, #0
 800440a:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800440c:	4b11      	ldr	r3, [pc, #68]	; (8004454 <MX_SPI1_Init+0x74>)
 800440e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004412:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004414:	4b0f      	ldr	r3, [pc, #60]	; (8004454 <MX_SPI1_Init+0x74>)
 8004416:	2228      	movs	r2, #40	; 0x28
 8004418:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800441a:	4b0e      	ldr	r3, [pc, #56]	; (8004454 <MX_SPI1_Init+0x74>)
 800441c:	2200      	movs	r2, #0
 800441e:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004420:	4b0c      	ldr	r3, [pc, #48]	; (8004454 <MX_SPI1_Init+0x74>)
 8004422:	2200      	movs	r2, #0
 8004424:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004426:	4b0b      	ldr	r3, [pc, #44]	; (8004454 <MX_SPI1_Init+0x74>)
 8004428:	2200      	movs	r2, #0
 800442a:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 800442c:	4b09      	ldr	r3, [pc, #36]	; (8004454 <MX_SPI1_Init+0x74>)
 800442e:	2207      	movs	r2, #7
 8004430:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004432:	4b08      	ldr	r3, [pc, #32]	; (8004454 <MX_SPI1_Init+0x74>)
 8004434:	2200      	movs	r2, #0
 8004436:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004438:	4b06      	ldr	r3, [pc, #24]	; (8004454 <MX_SPI1_Init+0x74>)
 800443a:	2208      	movs	r2, #8
 800443c:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800443e:	4805      	ldr	r0, [pc, #20]	; (8004454 <MX_SPI1_Init+0x74>)
 8004440:	f009 fed9 	bl	800e1f6 <HAL_SPI_Init>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <MX_SPI1_Init+0x6e>
	{
		Error_Handler();
 800444a:	f000 fa0d 	bl	8004868 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800444e:	bf00      	nop
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	200006ac 	.word	0x200006ac
 8004458:	40013000 	.word	0x40013000

0800445c <MX_TIM17_Init>:
 * @brief TIM17 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM17_Init(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b092      	sub	sp, #72	; 0x48
 8004460:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM17_Init 0 */

	/* USER CODE END TIM17_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = {0};
 8004462:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004466:	2200      	movs	r2, #0
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	605a      	str	r2, [r3, #4]
 800446c:	609a      	str	r2, [r3, #8]
 800446e:	60da      	str	r2, [r3, #12]
 8004470:	611a      	str	r2, [r3, #16]
 8004472:	615a      	str	r2, [r3, #20]
 8004474:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004476:	463b      	mov	r3, r7
 8004478:	222c      	movs	r2, #44	; 0x2c
 800447a:	2100      	movs	r1, #0
 800447c:	4618      	mov	r0, r3
 800447e:	f014 fd13 	bl	8018ea8 <memset>

	/* USER CODE BEGIN TIM17_Init 1 */

	/* USER CODE END TIM17_Init 1 */
	htim17.Instance = TIM17;
 8004482:	4b2f      	ldr	r3, [pc, #188]	; (8004540 <MX_TIM17_Init+0xe4>)
 8004484:	4a2f      	ldr	r2, [pc, #188]	; (8004544 <MX_TIM17_Init+0xe8>)
 8004486:	601a      	str	r2, [r3, #0]
	htim17.Init.Prescaler = 999;
 8004488:	4b2d      	ldr	r3, [pc, #180]	; (8004540 <MX_TIM17_Init+0xe4>)
 800448a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800448e:	605a      	str	r2, [r3, #4]
	htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004490:	4b2b      	ldr	r3, [pc, #172]	; (8004540 <MX_TIM17_Init+0xe4>)
 8004492:	2200      	movs	r2, #0
 8004494:	609a      	str	r2, [r3, #8]
	htim17.Init.Period = 11999;
 8004496:	4b2a      	ldr	r3, [pc, #168]	; (8004540 <MX_TIM17_Init+0xe4>)
 8004498:	f642 62df 	movw	r2, #11999	; 0x2edf
 800449c:	60da      	str	r2, [r3, #12]
	htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800449e:	4b28      	ldr	r3, [pc, #160]	; (8004540 <MX_TIM17_Init+0xe4>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	611a      	str	r2, [r3, #16]
	htim17.Init.RepetitionCounter = 0;
 80044a4:	4b26      	ldr	r3, [pc, #152]	; (8004540 <MX_TIM17_Init+0xe4>)
 80044a6:	2200      	movs	r2, #0
 80044a8:	615a      	str	r2, [r3, #20]
	htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80044aa:	4b25      	ldr	r3, [pc, #148]	; (8004540 <MX_TIM17_Init+0xe4>)
 80044ac:	2280      	movs	r2, #128	; 0x80
 80044ae:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80044b0:	4823      	ldr	r0, [pc, #140]	; (8004540 <MX_TIM17_Init+0xe4>)
 80044b2:	f00a ff45 	bl	800f340 <HAL_TIM_Base_Init>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <MX_TIM17_Init+0x64>
	{
		Error_Handler();
 80044bc:	f000 f9d4 	bl	8004868 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 80044c0:	481f      	ldr	r0, [pc, #124]	; (8004540 <MX_TIM17_Init+0xe4>)
 80044c2:	f00b f805 	bl	800f4d0 <HAL_TIM_OC_Init>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <MX_TIM17_Init+0x74>
	{
		Error_Handler();
 80044cc:	f000 f9cc 	bl	8004868 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80044d0:	2300      	movs	r3, #0
 80044d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.Pulse = 0;
 80044d4:	2300      	movs	r3, #0
 80044d6:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80044d8:	2300      	movs	r3, #0
 80044da:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80044dc:	2300      	movs	r3, #0
 80044de:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80044e0:	2300      	movs	r3, #0
 80044e2:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80044e4:	2300      	movs	r3, #0
 80044e6:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80044e8:	2300      	movs	r3, #0
 80044ea:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80044ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80044f0:	2200      	movs	r2, #0
 80044f2:	4619      	mov	r1, r3
 80044f4:	4812      	ldr	r0, [pc, #72]	; (8004540 <MX_TIM17_Init+0xe4>)
 80044f6:	f00b f96b 	bl	800f7d0 <HAL_TIM_OC_ConfigChannel>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d001      	beq.n	8004504 <MX_TIM17_Init+0xa8>
	{
		Error_Handler();
 8004500:	f000 f9b2 	bl	8004868 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004504:	2300      	movs	r3, #0
 8004506:	603b      	str	r3, [r7, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004508:	2300      	movs	r3, #0
 800450a:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800450c:	2300      	movs	r3, #0
 800450e:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8004510:	2300      	movs	r3, #0
 8004512:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004514:	2300      	movs	r3, #0
 8004516:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004518:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800451c:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800451e:	2300      	movs	r3, #0
 8004520:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8004522:	463b      	mov	r3, r7
 8004524:	4619      	mov	r1, r3
 8004526:	4806      	ldr	r0, [pc, #24]	; (8004540 <MX_TIM17_Init+0xe4>)
 8004528:	f00b fd6e 	bl	8010008 <HAL_TIMEx_ConfigBreakDeadTime>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <MX_TIM17_Init+0xda>
	{
		Error_Handler();
 8004532:	f000 f999 	bl	8004868 <Error_Handler>
	}
	/* USER CODE BEGIN TIM17_Init 2 */

	/* USER CODE END TIM17_Init 2 */

}
 8004536:	bf00      	nop
 8004538:	3748      	adds	r7, #72	; 0x48
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	20000710 	.word	0x20000710
 8004544:	40014800 	.word	0x40014800

08004548 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800454c:	4b22      	ldr	r3, [pc, #136]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 800454e:	4a23      	ldr	r2, [pc, #140]	; (80045dc <MX_USART1_UART_Init+0x94>)
 8004550:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8004552:	4b21      	ldr	r3, [pc, #132]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 8004554:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004558:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800455a:	4b1f      	ldr	r3, [pc, #124]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 800455c:	2200      	movs	r2, #0
 800455e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8004560:	4b1d      	ldr	r3, [pc, #116]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 8004562:	2200      	movs	r2, #0
 8004564:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8004566:	4b1c      	ldr	r3, [pc, #112]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 8004568:	2200      	movs	r2, #0
 800456a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800456c:	4b1a      	ldr	r3, [pc, #104]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 800456e:	220c      	movs	r2, #12
 8004570:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004572:	4b19      	ldr	r3, [pc, #100]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 8004574:	2200      	movs	r2, #0
 8004576:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004578:	4b17      	ldr	r3, [pc, #92]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 800457a:	2200      	movs	r2, #0
 800457c:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800457e:	4b16      	ldr	r3, [pc, #88]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 8004580:	2200      	movs	r2, #0
 8004582:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004584:	4b14      	ldr	r3, [pc, #80]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 8004586:	2200      	movs	r2, #0
 8004588:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800458a:	4b13      	ldr	r3, [pc, #76]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 800458c:	2200      	movs	r2, #0
 800458e:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8004590:	4811      	ldr	r0, [pc, #68]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 8004592:	f00b fdd5 	bl	8010140 <HAL_UART_Init>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 800459c:	f000 f964 	bl	8004868 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80045a0:	2100      	movs	r1, #0
 80045a2:	480d      	ldr	r0, [pc, #52]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 80045a4:	f00c ff03 	bl	80113ae <HAL_UARTEx_SetTxFifoThreshold>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 80045ae:	f000 f95b 	bl	8004868 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80045b2:	2100      	movs	r1, #0
 80045b4:	4808      	ldr	r0, [pc, #32]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 80045b6:	f00c ff38 	bl	801142a <HAL_UARTEx_SetRxFifoThreshold>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d001      	beq.n	80045c4 <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 80045c0:	f000 f952 	bl	8004868 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80045c4:	4804      	ldr	r0, [pc, #16]	; (80045d8 <MX_USART1_UART_Init+0x90>)
 80045c6:	f00c feb9 	bl	801133c <HAL_UARTEx_DisableFifoMode>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d001      	beq.n	80045d4 <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 80045d0:	f000 f94a 	bl	8004868 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80045d4:	bf00      	nop
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	2000075c 	.word	0x2000075c
 80045dc:	40013800 	.word	0x40013800

080045e0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80045e4:	4b24      	ldr	r3, [pc, #144]	; (8004678 <MX_USART2_UART_Init+0x98>)
 80045e6:	4a25      	ldr	r2, [pc, #148]	; (800467c <MX_USART2_UART_Init+0x9c>)
 80045e8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 80045ea:	4b23      	ldr	r3, [pc, #140]	; (8004678 <MX_USART2_UART_Init+0x98>)
 80045ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80045f0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80045f2:	4b21      	ldr	r3, [pc, #132]	; (8004678 <MX_USART2_UART_Init+0x98>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80045f8:	4b1f      	ldr	r3, [pc, #124]	; (8004678 <MX_USART2_UART_Init+0x98>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80045fe:	4b1e      	ldr	r3, [pc, #120]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004600:	2200      	movs	r2, #0
 8004602:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8004604:	4b1c      	ldr	r3, [pc, #112]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004606:	220c      	movs	r2, #12
 8004608:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800460a:	4b1b      	ldr	r3, [pc, #108]	; (8004678 <MX_USART2_UART_Init+0x98>)
 800460c:	2200      	movs	r2, #0
 800460e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004610:	4b19      	ldr	r3, [pc, #100]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004612:	2200      	movs	r2, #0
 8004614:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004616:	4b18      	ldr	r3, [pc, #96]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004618:	2200      	movs	r2, #0
 800461a:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800461c:	4b16      	ldr	r3, [pc, #88]	; (8004678 <MX_USART2_UART_Init+0x98>)
 800461e:	2200      	movs	r2, #0
 8004620:	625a      	str	r2, [r3, #36]	; 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8004622:	4b15      	ldr	r3, [pc, #84]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004624:	2210      	movs	r2, #16
 8004626:	629a      	str	r2, [r3, #40]	; 0x28
	huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8004628:	4b13      	ldr	r3, [pc, #76]	; (8004678 <MX_USART2_UART_Init+0x98>)
 800462a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800462e:	63da      	str	r2, [r3, #60]	; 0x3c
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8004630:	4811      	ldr	r0, [pc, #68]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004632:	f00b fd85 	bl	8010140 <HAL_UART_Init>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <MX_USART2_UART_Init+0x60>
	{
		Error_Handler();
 800463c:	f000 f914 	bl	8004868 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004640:	2100      	movs	r1, #0
 8004642:	480d      	ldr	r0, [pc, #52]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004644:	f00c feb3 	bl	80113ae <HAL_UARTEx_SetTxFifoThreshold>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <MX_USART2_UART_Init+0x72>
	{
		Error_Handler();
 800464e:	f000 f90b 	bl	8004868 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004652:	2100      	movs	r1, #0
 8004654:	4808      	ldr	r0, [pc, #32]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004656:	f00c fee8 	bl	801142a <HAL_UARTEx_SetRxFifoThreshold>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d001      	beq.n	8004664 <MX_USART2_UART_Init+0x84>
	{
		Error_Handler();
 8004660:	f000 f902 	bl	8004868 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004664:	4804      	ldr	r0, [pc, #16]	; (8004678 <MX_USART2_UART_Init+0x98>)
 8004666:	f00c fe69 	bl	801133c <HAL_UARTEx_DisableFifoMode>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <MX_USART2_UART_Init+0x94>
	{
		Error_Handler();
 8004670:	f000 f8fa 	bl	8004868 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8004674:	bf00      	nop
 8004676:	bd80      	pop	{r7, pc}
 8004678:	200007ec 	.word	0x200007ec
 800467c:	40004400 	.word	0x40004400

08004680 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004686:	4b0f      	ldr	r3, [pc, #60]	; (80046c4 <MX_DMA_Init+0x44>)
 8004688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800468a:	4a0e      	ldr	r2, [pc, #56]	; (80046c4 <MX_DMA_Init+0x44>)
 800468c:	f043 0304 	orr.w	r3, r3, #4
 8004690:	6493      	str	r3, [r2, #72]	; 0x48
 8004692:	4b0c      	ldr	r3, [pc, #48]	; (80046c4 <MX_DMA_Init+0x44>)
 8004694:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004696:	f003 0304 	and.w	r3, r3, #4
 800469a:	607b      	str	r3, [r7, #4]
 800469c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800469e:	4b09      	ldr	r3, [pc, #36]	; (80046c4 <MX_DMA_Init+0x44>)
 80046a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046a2:	4a08      	ldr	r2, [pc, #32]	; (80046c4 <MX_DMA_Init+0x44>)
 80046a4:	f043 0301 	orr.w	r3, r3, #1
 80046a8:	6493      	str	r3, [r2, #72]	; 0x48
 80046aa:	4b06      	ldr	r3, [pc, #24]	; (80046c4 <MX_DMA_Init+0x44>)
 80046ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	603b      	str	r3, [r7, #0]
 80046b4:	683b      	ldr	r3, [r7, #0]

}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	40021000 	.word	0x40021000

080046c8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08c      	sub	sp, #48	; 0x30
 80046cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046ce:	f107 031c 	add.w	r3, r7, #28
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	605a      	str	r2, [r3, #4]
 80046d8:	609a      	str	r2, [r3, #8]
 80046da:	60da      	str	r2, [r3, #12]
 80046dc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80046de:	4b5d      	ldr	r3, [pc, #372]	; (8004854 <MX_GPIO_Init+0x18c>)
 80046e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046e2:	4a5c      	ldr	r2, [pc, #368]	; (8004854 <MX_GPIO_Init+0x18c>)
 80046e4:	f043 0310 	orr.w	r3, r3, #16
 80046e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80046ea:	4b5a      	ldr	r3, [pc, #360]	; (8004854 <MX_GPIO_Init+0x18c>)
 80046ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046ee:	f003 0310 	and.w	r3, r3, #16
 80046f2:	61bb      	str	r3, [r7, #24]
 80046f4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80046f6:	4b57      	ldr	r3, [pc, #348]	; (8004854 <MX_GPIO_Init+0x18c>)
 80046f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046fa:	4a56      	ldr	r2, [pc, #344]	; (8004854 <MX_GPIO_Init+0x18c>)
 80046fc:	f043 0304 	orr.w	r3, r3, #4
 8004700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004702:	4b54      	ldr	r3, [pc, #336]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004706:	f003 0304 	and.w	r3, r3, #4
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800470e:	4b51      	ldr	r3, [pc, #324]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004712:	4a50      	ldr	r2, [pc, #320]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004718:	64d3      	str	r3, [r2, #76]	; 0x4c
 800471a:	4b4e      	ldr	r3, [pc, #312]	; (8004854 <MX_GPIO_Init+0x18c>)
 800471c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800471e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004722:	613b      	str	r3, [r7, #16]
 8004724:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004726:	4b4b      	ldr	r3, [pc, #300]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800472a:	4a4a      	ldr	r2, [pc, #296]	; (8004854 <MX_GPIO_Init+0x18c>)
 800472c:	f043 0301 	orr.w	r3, r3, #1
 8004730:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004732:	4b48      	ldr	r3, [pc, #288]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	60fb      	str	r3, [r7, #12]
 800473c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800473e:	4b45      	ldr	r3, [pc, #276]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004742:	4a44      	ldr	r2, [pc, #272]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004744:	f043 0302 	orr.w	r3, r3, #2
 8004748:	64d3      	str	r3, [r2, #76]	; 0x4c
 800474a:	4b42      	ldr	r3, [pc, #264]	; (8004854 <MX_GPIO_Init+0x18c>)
 800474c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	60bb      	str	r3, [r7, #8]
 8004754:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004756:	4b3f      	ldr	r3, [pc, #252]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800475a:	4a3e      	ldr	r2, [pc, #248]	; (8004854 <MX_GPIO_Init+0x18c>)
 800475c:	f043 0308 	orr.w	r3, r3, #8
 8004760:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004762:	4b3c      	ldr	r3, [pc, #240]	; (8004854 <MX_GPIO_Init+0x18c>)
 8004764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004766:	f003 0308 	and.w	r3, r3, #8
 800476a:	607b      	str	r3, [r7, #4]
 800476c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, RX_EN_2_Pin|TX_EN_2_Pin|RX_EN_1_Pin|TX_EN_1_Pin
 800476e:	2200      	movs	r2, #0
 8004770:	f641 013c 	movw	r1, #6204	; 0x183c
 8004774:	4838      	ldr	r0, [pc, #224]	; (8004858 <MX_GPIO_Init+0x190>)
 8004776:	f003 f82f 	bl	80077d8 <HAL_GPIO_WritePin>
			|MIRA_EN_PWR_Pin|OCPEN_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LORA_RST_Pin|LORA_NSS_Pin, GPIO_PIN_SET);
 800477a:	2201      	movs	r2, #1
 800477c:	2130      	movs	r1, #48	; 0x30
 800477e:	4837      	ldr	r0, [pc, #220]	; (800485c <MX_GPIO_Init+0x194>)
 8004780:	f003 f82a 	bl	80077d8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8004784:	2200      	movs	r2, #0
 8004786:	2178      	movs	r1, #120	; 0x78
 8004788:	4835      	ldr	r0, [pc, #212]	; (8004860 <MX_GPIO_Init+0x198>)
 800478a:	f003 f825 	bl	80077d8 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : RX_EN_2_Pin TX_EN_2_Pin RX_EN_1_Pin TX_EN_1_Pin
                           MIRA_EN_PWR_Pin OCPEN_Pin */
	GPIO_InitStruct.Pin = RX_EN_2_Pin|TX_EN_2_Pin|RX_EN_1_Pin|TX_EN_1_Pin
 800478e:	f641 033c 	movw	r3, #6204	; 0x183c
 8004792:	61fb      	str	r3, [r7, #28]
			|MIRA_EN_PWR_Pin|OCPEN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004794:	2301      	movs	r3, #1
 8004796:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004798:	2300      	movs	r3, #0
 800479a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800479c:	2300      	movs	r3, #0
 800479e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047a0:	f107 031c 	add.w	r3, r7, #28
 80047a4:	4619      	mov	r1, r3
 80047a6:	482c      	ldr	r0, [pc, #176]	; (8004858 <MX_GPIO_Init+0x190>)
 80047a8:	f002 fd7a 	bl	80072a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : CHG_INT_Pin */
	GPIO_InitStruct.Pin = CHG_INT_Pin;
 80047ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047b0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047b2:	2300      	movs	r3, #0
 80047b4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b6:	2300      	movs	r3, #0
 80047b8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CHG_INT_GPIO_Port, &GPIO_InitStruct);
 80047ba:	f107 031c 	add.w	r3, r7, #28
 80047be:	4619      	mov	r1, r3
 80047c0:	4826      	ldr	r0, [pc, #152]	; (800485c <MX_GPIO_Init+0x194>)
 80047c2:	f002 fd6d 	bl	80072a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LORA_DIG0_Pin CARD_DETECT_Pin */
	GPIO_InitStruct.Pin = LORA_DIG0_Pin|CARD_DETECT_Pin;
 80047c6:	f248 0302 	movw	r3, #32770	; 0x8002
 80047ca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047cc:	2300      	movs	r3, #0
 80047ce:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d0:	2300      	movs	r3, #0
 80047d2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047d4:	f107 031c 	add.w	r3, r7, #28
 80047d8:	4619      	mov	r1, r3
 80047da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047de:	f002 fd5f 	bl	80072a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LORA_RST_Pin LORA_NSS_Pin */
	GPIO_InitStruct.Pin = LORA_RST_Pin|LORA_NSS_Pin;
 80047e2:	2330      	movs	r3, #48	; 0x30
 80047e4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047e6:	2301      	movs	r3, #1
 80047e8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ea:	2300      	movs	r3, #0
 80047ec:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ee:	2300      	movs	r3, #0
 80047f0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047f2:	f107 031c 	add.w	r3, r7, #28
 80047f6:	4619      	mov	r1, r3
 80047f8:	4818      	ldr	r0, [pc, #96]	; (800485c <MX_GPIO_Init+0x194>)
 80047fa:	f002 fd51 	bl	80072a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : OCPFAULT_Pin */
	GPIO_InitStruct.Pin = OCPFAULT_Pin;
 80047fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004802:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004804:	2300      	movs	r3, #0
 8004806:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004808:	2301      	movs	r3, #1
 800480a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OCPFAULT_GPIO_Port, &GPIO_InitStruct);
 800480c:	f107 031c 	add.w	r3, r7, #28
 8004810:	4619      	mov	r1, r3
 8004812:	4811      	ldr	r0, [pc, #68]	; (8004858 <MX_GPIO_Init+0x190>)
 8004814:	f002 fd44 	bl	80072a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin */
	GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8004818:	2378      	movs	r3, #120	; 0x78
 800481a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800481c:	2301      	movs	r3, #1
 800481e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004820:	2300      	movs	r3, #0
 8004822:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004824:	2300      	movs	r3, #0
 8004826:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004828:	f107 031c 	add.w	r3, r7, #28
 800482c:	4619      	mov	r1, r3
 800482e:	480c      	ldr	r0, [pc, #48]	; (8004860 <MX_GPIO_Init+0x198>)
 8004830:	f002 fd36 	bl	80072a0 <HAL_GPIO_Init>

	/*Configure GPIO pin : POWERGOOD_Pin */
	GPIO_InitStruct.Pin = POWERGOOD_Pin;
 8004834:	2320      	movs	r3, #32
 8004836:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004838:	2300      	movs	r3, #0
 800483a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483c:	2300      	movs	r3, #0
 800483e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(POWERGOOD_GPIO_Port, &GPIO_InitStruct);
 8004840:	f107 031c 	add.w	r3, r7, #28
 8004844:	4619      	mov	r1, r3
 8004846:	4807      	ldr	r0, [pc, #28]	; (8004864 <MX_GPIO_Init+0x19c>)
 8004848:	f002 fd2a 	bl	80072a0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800484c:	bf00      	nop
 800484e:	3730      	adds	r7, #48	; 0x30
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	40021000 	.word	0x40021000
 8004858:	48001000 	.word	0x48001000
 800485c:	48000800 	.word	0x48000800
 8004860:	48000c00 	.word	0x48000c00
 8004864:	48000400 	.word	0x48000400

08004868 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800486c:	b672      	cpsid	i
}
 800486e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	printf("Error_Handler() called");
 8004870:	4801      	ldr	r0, [pc, #4]	; (8004878 <Error_Handler+0x10>)
 8004872:	f015 f86b 	bl	801994c <iprintf>
	while (1)
 8004876:	e7fe      	b.n	8004876 <Error_Handler+0xe>
 8004878:	0801c04c 	.word	0x0801c04c

0800487c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004882:	4b0f      	ldr	r3, [pc, #60]	; (80048c0 <HAL_MspInit+0x44>)
 8004884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004886:	4a0e      	ldr	r2, [pc, #56]	; (80048c0 <HAL_MspInit+0x44>)
 8004888:	f043 0301 	orr.w	r3, r3, #1
 800488c:	6613      	str	r3, [r2, #96]	; 0x60
 800488e:	4b0c      	ldr	r3, [pc, #48]	; (80048c0 <HAL_MspInit+0x44>)
 8004890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	607b      	str	r3, [r7, #4]
 8004898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800489a:	4b09      	ldr	r3, [pc, #36]	; (80048c0 <HAL_MspInit+0x44>)
 800489c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489e:	4a08      	ldr	r2, [pc, #32]	; (80048c0 <HAL_MspInit+0x44>)
 80048a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a4:	6593      	str	r3, [r2, #88]	; 0x58
 80048a6:	4b06      	ldr	r3, [pc, #24]	; (80048c0 <HAL_MspInit+0x44>)
 80048a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ae:	603b      	str	r3, [r7, #0]
 80048b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048b2:	bf00      	nop
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	40021000 	.word	0x40021000

080048c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b0ae      	sub	sp, #184	; 0xb8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80048d0:	2200      	movs	r2, #0
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	605a      	str	r2, [r3, #4]
 80048d6:	609a      	str	r2, [r3, #8]
 80048d8:	60da      	str	r2, [r3, #12]
 80048da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048dc:	f107 0310 	add.w	r3, r7, #16
 80048e0:	2294      	movs	r2, #148	; 0x94
 80048e2:	2100      	movs	r1, #0
 80048e4:	4618      	mov	r0, r3
 80048e6:	f014 fadf 	bl	8018ea8 <memset>
  if(hi2c->Instance==I2C1)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a21      	ldr	r2, [pc, #132]	; (8004974 <HAL_I2C_MspInit+0xb0>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d13a      	bne.n	800496a <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80048f4:	2340      	movs	r3, #64	; 0x40
 80048f6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80048f8:	2300      	movs	r3, #0
 80048fa:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048fc:	f107 0310 	add.w	r3, r7, #16
 8004900:	4618      	mov	r0, r3
 8004902:	f006 faed 	bl	800aee0 <HAL_RCCEx_PeriphCLKConfig>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800490c:	f7ff ffac 	bl	8004868 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004910:	4b19      	ldr	r3, [pc, #100]	; (8004978 <HAL_I2C_MspInit+0xb4>)
 8004912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004914:	4a18      	ldr	r2, [pc, #96]	; (8004978 <HAL_I2C_MspInit+0xb4>)
 8004916:	f043 0302 	orr.w	r3, r3, #2
 800491a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800491c:	4b16      	ldr	r3, [pc, #88]	; (8004978 <HAL_I2C_MspInit+0xb4>)
 800491e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004928:	23c0      	movs	r3, #192	; 0xc0
 800492a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800492e:	2312      	movs	r3, #18
 8004930:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004934:	2300      	movs	r3, #0
 8004936:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800493a:	2303      	movs	r3, #3
 800493c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004940:	2304      	movs	r3, #4
 8004942:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004946:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800494a:	4619      	mov	r1, r3
 800494c:	480b      	ldr	r0, [pc, #44]	; (800497c <HAL_I2C_MspInit+0xb8>)
 800494e:	f002 fca7 	bl	80072a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004952:	4b09      	ldr	r3, [pc, #36]	; (8004978 <HAL_I2C_MspInit+0xb4>)
 8004954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004956:	4a08      	ldr	r2, [pc, #32]	; (8004978 <HAL_I2C_MspInit+0xb4>)
 8004958:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800495c:	6593      	str	r3, [r2, #88]	; 0x58
 800495e:	4b06      	ldr	r3, [pc, #24]	; (8004978 <HAL_I2C_MspInit+0xb4>)
 8004960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004962:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004966:	60bb      	str	r3, [r7, #8]
 8004968:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800496a:	bf00      	nop
 800496c:	37b8      	adds	r7, #184	; 0xb8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40005400 	.word	0x40005400
 8004978:	40021000 	.word	0x40021000
 800497c:	48000400 	.word	0x48000400

08004980 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a0a      	ldr	r2, [pc, #40]	; (80049b8 <HAL_I2C_MspDeInit+0x38>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d10d      	bne.n	80049ae <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8004992:	4b0a      	ldr	r3, [pc, #40]	; (80049bc <HAL_I2C_MspDeInit+0x3c>)
 8004994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004996:	4a09      	ldr	r2, [pc, #36]	; (80049bc <HAL_I2C_MspDeInit+0x3c>)
 8004998:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800499c:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800499e:	2140      	movs	r1, #64	; 0x40
 80049a0:	4807      	ldr	r0, [pc, #28]	; (80049c0 <HAL_I2C_MspDeInit+0x40>)
 80049a2:	f002 fe0f 	bl	80075c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80049a6:	2180      	movs	r1, #128	; 0x80
 80049a8:	4805      	ldr	r0, [pc, #20]	; (80049c0 <HAL_I2C_MspDeInit+0x40>)
 80049aa:	f002 fe0b 	bl	80075c4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80049ae:	bf00      	nop
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	40005400 	.word	0x40005400
 80049bc:	40021000 	.word	0x40021000
 80049c0:	48000400 	.word	0x48000400

080049c4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b0b0      	sub	sp, #192	; 0xc0
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049cc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80049d0:	2200      	movs	r2, #0
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	605a      	str	r2, [r3, #4]
 80049d6:	609a      	str	r2, [r3, #8]
 80049d8:	60da      	str	r2, [r3, #12]
 80049da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049dc:	f107 0318 	add.w	r3, r7, #24
 80049e0:	2294      	movs	r2, #148	; 0x94
 80049e2:	2100      	movs	r1, #0
 80049e4:	4618      	mov	r0, r3
 80049e6:	f014 fa5f 	bl	8018ea8 <memset>
  if(hsd->Instance==SDMMC1)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a33      	ldr	r2, [pc, #204]	; (8004abc <HAL_SD_MspInit+0xf8>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d15e      	bne.n	8004ab2 <HAL_SD_MspInit+0xee>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 80049f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80049f8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_HSI48;
 80049fa:	2300      	movs	r3, #0
 80049fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a00:	f107 0318 	add.w	r3, r7, #24
 8004a04:	4618      	mov	r0, r3
 8004a06:	f006 fa6b 	bl	800aee0 <HAL_RCCEx_PeriphCLKConfig>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d001      	beq.n	8004a14 <HAL_SD_MspInit+0x50>
    {
      Error_Handler();
 8004a10:	f7ff ff2a 	bl	8004868 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004a14:	4b2a      	ldr	r3, [pc, #168]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a18:	4a29      	ldr	r2, [pc, #164]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a1a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a20:	4b27      	ldr	r3, [pc, #156]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a28:	617b      	str	r3, [r7, #20]
 8004a2a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a2c:	4b24      	ldr	r3, [pc, #144]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a30:	4a23      	ldr	r2, [pc, #140]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a32:	f043 0304 	orr.w	r3, r3, #4
 8004a36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a38:	4b21      	ldr	r3, [pc, #132]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a3c:	f003 0304 	and.w	r3, r3, #4
 8004a40:	613b      	str	r3, [r7, #16]
 8004a42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004a44:	4b1e      	ldr	r3, [pc, #120]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a48:	4a1d      	ldr	r2, [pc, #116]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a4a:	f043 0308 	orr.w	r3, r3, #8
 8004a4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a50:	4b1b      	ldr	r3, [pc, #108]	; (8004ac0 <HAL_SD_MspInit+0xfc>)
 8004a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a54:	f003 0308 	and.w	r3, r3, #8
 8004a58:	60fb      	str	r3, [r7, #12]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004a5c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004a60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a64:	2302      	movs	r3, #2
 8004a66:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a70:	2303      	movs	r3, #3
 8004a72:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004a76:	230c      	movs	r3, #12
 8004a78:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a7c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004a80:	4619      	mov	r1, r3
 8004a82:	4810      	ldr	r0, [pc, #64]	; (8004ac4 <HAL_SD_MspInit+0x100>)
 8004a84:	f002 fc0c 	bl	80072a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a88:	2304      	movs	r3, #4
 8004a8a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a8e:	2302      	movs	r3, #2
 8004a90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a94:	2300      	movs	r3, #0
 8004a96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004aa0:	230c      	movs	r3, #12
 8004aa2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004aa6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004aaa:	4619      	mov	r1, r3
 8004aac:	4806      	ldr	r0, [pc, #24]	; (8004ac8 <HAL_SD_MspInit+0x104>)
 8004aae:	f002 fbf7 	bl	80072a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8004ab2:	bf00      	nop
 8004ab4:	37c0      	adds	r7, #192	; 0xc0
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	50062400 	.word	0x50062400
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	48000800 	.word	0x48000800
 8004ac8:	48000c00 	.word	0x48000c00

08004acc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b08a      	sub	sp, #40	; 0x28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad4:	f107 0314 	add.w	r3, r7, #20
 8004ad8:	2200      	movs	r2, #0
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	605a      	str	r2, [r3, #4]
 8004ade:	609a      	str	r2, [r3, #8]
 8004ae0:	60da      	str	r2, [r3, #12]
 8004ae2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a17      	ldr	r2, [pc, #92]	; (8004b48 <HAL_SPI_MspInit+0x7c>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d128      	bne.n	8004b40 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004aee:	4b17      	ldr	r3, [pc, #92]	; (8004b4c <HAL_SPI_MspInit+0x80>)
 8004af0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af2:	4a16      	ldr	r2, [pc, #88]	; (8004b4c <HAL_SPI_MspInit+0x80>)
 8004af4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004af8:	6613      	str	r3, [r2, #96]	; 0x60
 8004afa:	4b14      	ldr	r3, [pc, #80]	; (8004b4c <HAL_SPI_MspInit+0x80>)
 8004afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004afe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b02:	613b      	str	r3, [r7, #16]
 8004b04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b06:	4b11      	ldr	r3, [pc, #68]	; (8004b4c <HAL_SPI_MspInit+0x80>)
 8004b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0a:	4a10      	ldr	r2, [pc, #64]	; (8004b4c <HAL_SPI_MspInit+0x80>)
 8004b0c:	f043 0301 	orr.w	r3, r3, #1
 8004b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b12:	4b0e      	ldr	r3, [pc, #56]	; (8004b4c <HAL_SPI_MspInit+0x80>)
 8004b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	60fb      	str	r3, [r7, #12]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|LORA0_SCK_Pin|LORA0_MISO_Pin|LORA0_MOSI_Pin;
 8004b1e:	23f0      	movs	r3, #240	; 0xf0
 8004b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b22:	2302      	movs	r3, #2
 8004b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b26:	2300      	movs	r3, #0
 8004b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004b2e:	2305      	movs	r3, #5
 8004b30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b32:	f107 0314 	add.w	r3, r7, #20
 8004b36:	4619      	mov	r1, r3
 8004b38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b3c:	f002 fbb0 	bl	80072a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004b40:	bf00      	nop
 8004b42:	3728      	adds	r7, #40	; 0x28
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	40013000 	.word	0x40013000
 8004b4c:	40021000 	.word	0x40021000

08004b50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a0a      	ldr	r2, [pc, #40]	; (8004b88 <HAL_TIM_Base_MspInit+0x38>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d10b      	bne.n	8004b7a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004b62:	4b0a      	ldr	r3, [pc, #40]	; (8004b8c <HAL_TIM_Base_MspInit+0x3c>)
 8004b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b66:	4a09      	ldr	r2, [pc, #36]	; (8004b8c <HAL_TIM_Base_MspInit+0x3c>)
 8004b68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b6c:	6613      	str	r3, [r2, #96]	; 0x60
 8004b6e:	4b07      	ldr	r3, [pc, #28]	; (8004b8c <HAL_TIM_Base_MspInit+0x3c>)
 8004b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8004b7a:	bf00      	nop
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40014800 	.word	0x40014800
 8004b8c:	40021000 	.word	0x40021000

08004b90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b0b0      	sub	sp, #192	; 0xc0
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b98:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	605a      	str	r2, [r3, #4]
 8004ba2:	609a      	str	r2, [r3, #8]
 8004ba4:	60da      	str	r2, [r3, #12]
 8004ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ba8:	f107 0318 	add.w	r3, r7, #24
 8004bac:	2294      	movs	r2, #148	; 0x94
 8004bae:	2100      	movs	r1, #0
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f014 f979 	bl	8018ea8 <memset>
  if(huart->Instance==USART1)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a6c      	ldr	r2, [pc, #432]	; (8004d6c <HAL_UART_MspInit+0x1dc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	f040 8090 	bne.w	8004ce2 <HAL_UART_MspInit+0x152>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bca:	f107 0318 	add.w	r3, r7, #24
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f006 f986 	bl	800aee0 <HAL_RCCEx_PeriphCLKConfig>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d001      	beq.n	8004bde <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004bda:	f7ff fe45 	bl	8004868 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004bde:	4b64      	ldr	r3, [pc, #400]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004be2:	4a63      	ldr	r2, [pc, #396]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004be4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004be8:	6613      	str	r3, [r2, #96]	; 0x60
 8004bea:	4b61      	ldr	r3, [pc, #388]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bf2:	617b      	str	r3, [r7, #20]
 8004bf4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bf6:	4b5e      	ldr	r3, [pc, #376]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bfa:	4a5d      	ldr	r2, [pc, #372]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c02:	4b5b      	ldr	r3, [pc, #364]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	613b      	str	r3, [r7, #16]
 8004c0c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8004c0e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004c12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c16:	2302      	movs	r3, #2
 8004c18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c22:	2303      	movs	r3, #3
 8004c24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c28:	2307      	movs	r3, #7
 8004c2a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c2e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004c32:	4619      	mov	r1, r3
 8004c34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c38:	f002 fb32 	bl	80072a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004c3c:	4b4d      	ldr	r3, [pc, #308]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c3e:	4a4e      	ldr	r2, [pc, #312]	; (8004d78 <HAL_UART_MspInit+0x1e8>)
 8004c40:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004c42:	4b4c      	ldr	r3, [pc, #304]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c44:	2218      	movs	r2, #24
 8004c46:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c48:	4b4a      	ldr	r3, [pc, #296]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c4e:	4b49      	ldr	r3, [pc, #292]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c54:	4b47      	ldr	r3, [pc, #284]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c56:	2280      	movs	r2, #128	; 0x80
 8004c58:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c5a:	4b46      	ldr	r3, [pc, #280]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c60:	4b44      	ldr	r3, [pc, #272]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004c66:	4b43      	ldr	r3, [pc, #268]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004c6c:	4b41      	ldr	r3, [pc, #260]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004c72:	4840      	ldr	r0, [pc, #256]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c74:	f001 ffe6 	bl	8006c44 <HAL_DMA_Init>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8004c7e:	f7ff fdf3 	bl	8004868 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a3b      	ldr	r2, [pc, #236]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c86:	67da      	str	r2, [r3, #124]	; 0x7c
 8004c88:	4a3a      	ldr	r2, [pc, #232]	; (8004d74 <HAL_UART_MspInit+0x1e4>)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004c8e:	4b3b      	ldr	r3, [pc, #236]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004c90:	4a3b      	ldr	r2, [pc, #236]	; (8004d80 <HAL_UART_MspInit+0x1f0>)
 8004c92:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004c94:	4b39      	ldr	r3, [pc, #228]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004c96:	2219      	movs	r2, #25
 8004c98:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c9a:	4b38      	ldr	r3, [pc, #224]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004c9c:	2210      	movs	r2, #16
 8004c9e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ca0:	4b36      	ldr	r3, [pc, #216]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ca6:	4b35      	ldr	r3, [pc, #212]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004ca8:	2280      	movs	r2, #128	; 0x80
 8004caa:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cac:	4b33      	ldr	r3, [pc, #204]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cb2:	4b32      	ldr	r3, [pc, #200]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004cb8:	4b30      	ldr	r3, [pc, #192]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004cbe:	4b2f      	ldr	r3, [pc, #188]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004cc4:	482d      	ldr	r0, [pc, #180]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004cc6:	f001 ffbd 	bl	8006c44 <HAL_DMA_Init>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <HAL_UART_MspInit+0x144>
    {
      Error_Handler();
 8004cd0:	f7ff fdca 	bl	8004868 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a29      	ldr	r2, [pc, #164]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004cd8:	679a      	str	r2, [r3, #120]	; 0x78
 8004cda:	4a28      	ldr	r2, [pc, #160]	; (8004d7c <HAL_UART_MspInit+0x1ec>)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004ce0:	e040      	b.n	8004d64 <HAL_UART_MspInit+0x1d4>
  else if(huart->Instance==USART2)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a27      	ldr	r2, [pc, #156]	; (8004d84 <HAL_UART_MspInit+0x1f4>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d13b      	bne.n	8004d64 <HAL_UART_MspInit+0x1d4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004cec:	2302      	movs	r3, #2
 8004cee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004cf4:	f107 0318 	add.w	r3, r7, #24
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f006 f8f1 	bl	800aee0 <HAL_RCCEx_PeriphCLKConfig>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_UART_MspInit+0x178>
      Error_Handler();
 8004d04:	f7ff fdb0 	bl	8004868 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d08:	4b19      	ldr	r3, [pc, #100]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d0c:	4a18      	ldr	r2, [pc, #96]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004d0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d12:	6593      	str	r3, [r2, #88]	; 0x58
 8004d14:	4b16      	ldr	r3, [pc, #88]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d1c:	60fb      	str	r3, [r7, #12]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d20:	4b13      	ldr	r3, [pc, #76]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d24:	4a12      	ldr	r2, [pc, #72]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004d26:	f043 0301 	orr.w	r3, r3, #1
 8004d2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d2c:	4b10      	ldr	r3, [pc, #64]	; (8004d70 <HAL_UART_MspInit+0x1e0>)
 8004d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	60bb      	str	r3, [r7, #8]
 8004d36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8004d38:	230c      	movs	r3, #12
 8004d3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d3e:	2302      	movs	r3, #2
 8004d40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d44:	2300      	movs	r3, #0
 8004d46:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004d50:	2307      	movs	r3, #7
 8004d52:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d56:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d60:	f002 fa9e 	bl	80072a0 <HAL_GPIO_Init>
}
 8004d64:	bf00      	nop
 8004d66:	37c0      	adds	r7, #192	; 0xc0
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	40013800 	.word	0x40013800
 8004d70:	40021000 	.word	0x40021000
 8004d74:	2000087c 	.word	0x2000087c
 8004d78:	40020008 	.word	0x40020008
 8004d7c:	200008dc 	.word	0x200008dc
 8004d80:	4002001c 	.word	0x4002001c
 8004d84:	40004400 	.word	0x40004400

08004d88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8004d8c:	f005 ffcc 	bl	800ad28 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8004d90:	e7fe      	b.n	8004d90 <NMI_Handler+0x8>

08004d92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d92:	b480      	push	{r7}
 8004d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d96:	e7fe      	b.n	8004d96 <HardFault_Handler+0x4>

08004d98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d9c:	e7fe      	b.n	8004d9c <MemManage_Handler+0x4>

08004d9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004da2:	e7fe      	b.n	8004da2 <BusFault_Handler+0x4>

08004da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004da4:	b480      	push	{r7}
 8004da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004da8:	e7fe      	b.n	8004da8 <UsageFault_Handler+0x4>

08004daa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004daa:	b480      	push	{r7}
 8004dac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004dae:	bf00      	nop
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004db8:	b480      	push	{r7}
 8004dba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004dbc:	bf00      	nop
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr

08004dc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004dca:	bf00      	nop
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004dd8:	f001 fdde 	bl	8006998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ddc:	bf00      	nop
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004de4:	4802      	ldr	r0, [pc, #8]	; (8004df0 <DMA1_Channel1_IRQHandler+0x10>)
 8004de6:	f002 f90b 	bl	8007000 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004dea:	bf00      	nop
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	2000087c 	.word	0x2000087c

08004df4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004df8:	4802      	ldr	r0, [pc, #8]	; (8004e04 <DMA1_Channel2_IRQHandler+0x10>)
 8004dfa:	f002 f901 	bl	8007000 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004dfe:	bf00      	nop
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	200008dc 	.word	0x200008dc

08004e08 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	if (tick) {tick--;}
 8004e0c:	4b0e      	ldr	r3, [pc, #56]	; (8004e48 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d006      	beq.n	8004e24 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>
 8004e16:	4b0c      	ldr	r3, [pc, #48]	; (8004e48 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	4b09      	ldr	r3, [pc, #36]	; (8004e48 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 8004e22:	701a      	strb	r2, [r3, #0]
	if (tickGPS) {tickGPS--;}
 8004e24:	4b09      	ldr	r3, [pc, #36]	; (8004e4c <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d006      	beq.n	8004e3c <TIM1_TRG_COM_TIM17_IRQHandler+0x34>
 8004e2e:	4b07      	ldr	r3, [pc, #28]	; (8004e4c <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	3b01      	subs	r3, #1
 8004e36:	b2da      	uxtb	r2, r3
 8004e38:	4b04      	ldr	r3, [pc, #16]	; (8004e4c <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 8004e3a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8004e3c:	4804      	ldr	r0, [pc, #16]	; (8004e50 <TIM1_TRG_COM_TIM17_IRQHandler+0x48>)
 8004e3e:	f00a fba8 	bl	800f592 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8004e42:	bf00      	nop
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	20000f88 	.word	0x20000f88
 8004e4c:	20000f89 	.word	0x20000f89
 8004e50:	20000710 	.word	0x20000710

08004e54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
//		if (mira_rxBuffer == mira_rxBuffer1) {mira_rxBuffer = mira_rxBuffer2;}
//		else {mira_rxBuffer = mira_rxBuffer1;}
//		HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
//	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004e58:	4802      	ldr	r0, [pc, #8]	; (8004e64 <USART1_IRQHandler+0x10>)
 8004e5a:	f00b f9c1 	bl	80101e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004e5e:	bf00      	nop
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	2000075c 	.word	0x2000075c

08004e68 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	char c = huart2.Instance->RDR;
 8004e6e:	4b22      	ldr	r3, [pc, #136]	; (8004ef8 <USART2_IRQHandler+0x90>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	71fb      	strb	r3, [r7, #7]
	if (gps_rxBufferPos < gps_RXBUFSIZE - 1)
 8004e78:	4b20      	ldr	r3, [pc, #128]	; (8004efc <USART2_IRQHandler+0x94>)
 8004e7a:	781b      	ldrb	r3, [r3, #0]
	{ gps_rxBuffer[gps_rxBufferPos++] = (uint8_t) c; }
 8004e7c:	4b20      	ldr	r3, [pc, #128]	; (8004f00 <USART2_IRQHandler+0x98>)
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	4b1e      	ldr	r3, [pc, #120]	; (8004efc <USART2_IRQHandler+0x94>)
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	1c59      	adds	r1, r3, #1
 8004e88:	b2c8      	uxtb	r0, r1
 8004e8a:	491c      	ldr	r1, [pc, #112]	; (8004efc <USART2_IRQHandler+0x94>)
 8004e8c:	7008      	strb	r0, [r1, #0]
 8004e8e:	4413      	add	r3, r2
 8004e90:	79fa      	ldrb	r2, [r7, #7]
 8004e92:	701a      	strb	r2, [r3, #0]

	if ((c == '\n') && (gps_send_ready))// && (tickGPS == 0))// && (tickGPS == 0)) //(c == '\r') ||
 8004e94:	79fb      	ldrb	r3, [r7, #7]
 8004e96:	2b0a      	cmp	r3, #10
 8004e98:	d126      	bne.n	8004ee8 <USART2_IRQHandler+0x80>
 8004e9a:	4b1a      	ldr	r3, [pc, #104]	; (8004f04 <USART2_IRQHandler+0x9c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d022      	beq.n	8004ee8 <USART2_IRQHandler+0x80>
	{
		//tickGPS = 1;
		gps_rxBuffer[gps_rxBufferPos] = 0;
 8004ea2:	4b17      	ldr	r3, [pc, #92]	; (8004f00 <USART2_IRQHandler+0x98>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a15      	ldr	r2, [pc, #84]	; (8004efc <USART2_IRQHandler+0x94>)
 8004ea8:	7812      	ldrb	r2, [r2, #0]
 8004eaa:	b2d2      	uxtb	r2, r2
 8004eac:	4413      	add	r3, r2
 8004eae:	2200      	movs	r2, #0
 8004eb0:	701a      	strb	r2, [r3, #0]
		gps_data_ready |= 1;
 8004eb2:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <USART2_IRQHandler+0xa0>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f043 0301 	orr.w	r3, r3, #1
 8004eba:	4a13      	ldr	r2, [pc, #76]	; (8004f08 <USART2_IRQHandler+0xa0>)
 8004ebc:	6013      	str	r3, [r2, #0]
		gps_send_ready ^= 1;
 8004ebe:	4b11      	ldr	r3, [pc, #68]	; (8004f04 <USART2_IRQHandler+0x9c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f083 0301 	eor.w	r3, r3, #1
 8004ec6:	4a0f      	ldr	r2, [pc, #60]	; (8004f04 <USART2_IRQHandler+0x9c>)
 8004ec8:	6013      	str	r3, [r2, #0]
		gps_rxBufferPos = 0;
 8004eca:	4b0c      	ldr	r3, [pc, #48]	; (8004efc <USART2_IRQHandler+0x94>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	701a      	strb	r2, [r3, #0]
		if (gps_rxBuffer == gps_rxBuffer1) {gps_rxBuffer = gps_rxBuffer2;}
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	; (8004f00 <USART2_IRQHandler+0x98>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a0d      	ldr	r2, [pc, #52]	; (8004f0c <USART2_IRQHandler+0xa4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d103      	bne.n	8004ee2 <USART2_IRQHandler+0x7a>
 8004eda:	4b09      	ldr	r3, [pc, #36]	; (8004f00 <USART2_IRQHandler+0x98>)
 8004edc:	4a0c      	ldr	r2, [pc, #48]	; (8004f10 <USART2_IRQHandler+0xa8>)
 8004ede:	601a      	str	r2, [r3, #0]
 8004ee0:	e002      	b.n	8004ee8 <USART2_IRQHandler+0x80>
		else {gps_rxBuffer = gps_rxBuffer1;}
 8004ee2:	4b07      	ldr	r3, [pc, #28]	; (8004f00 <USART2_IRQHandler+0x98>)
 8004ee4:	4a09      	ldr	r2, [pc, #36]	; (8004f0c <USART2_IRQHandler+0xa4>)
 8004ee6:	601a      	str	r2, [r3, #0]

	//HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
	//rchar = huart2.Instance->RDR;

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004ee8:	4803      	ldr	r0, [pc, #12]	; (8004ef8 <USART2_IRQHandler+0x90>)
 8004eea:	f00b f979 	bl	80101e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
	//ATOMIC_SET_BIT(huart2.Instance->CR3, USART_CR3_EIE);
  /* USER CODE END USART2_IRQn 1 */
}
 8004eee:	bf00      	nop
 8004ef0:	3708      	adds	r7, #8
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	200007ec 	.word	0x200007ec
 8004efc:	20000f80 	.word	0x20000f80
 8004f00:	20000f7c 	.word	0x20000f7c
 8004f04:	2000000c 	.word	0x2000000c
 8004f08:	20000f84 	.word	0x20000f84
 8004f0c:	2000093c 	.word	0x2000093c
 8004f10:	20000c5c 	.word	0x20000c5c

08004f14 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004f18:	4802      	ldr	r0, [pc, #8]	; (8004f24 <OTG_FS_IRQHandler+0x10>)
 8004f1a:	f003 ff91 	bl	8008e40 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004f1e:	bf00      	nop
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	20002904 	.word	0x20002904

08004f28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004f2c:	4b06      	ldr	r3, [pc, #24]	; (8004f48 <SystemInit+0x20>)
 8004f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f32:	4a05      	ldr	r2, [pc, #20]	; (8004f48 <SystemInit+0x20>)
 8004f34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004f3c:	bf00      	nop
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	e000ed00 	.word	0xe000ed00

08004f4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004f4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004f50:	f7ff ffea 	bl	8004f28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f54:	480c      	ldr	r0, [pc, #48]	; (8004f88 <LoopForever+0x6>)
  ldr r1, =_edata
 8004f56:	490d      	ldr	r1, [pc, #52]	; (8004f8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f58:	4a0d      	ldr	r2, [pc, #52]	; (8004f90 <LoopForever+0xe>)
  movs r3, #0
 8004f5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f5c:	e002      	b.n	8004f64 <LoopCopyDataInit>

08004f5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f62:	3304      	adds	r3, #4

08004f64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f68:	d3f9      	bcc.n	8004f5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f6a:	4a0a      	ldr	r2, [pc, #40]	; (8004f94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f6c:	4c0a      	ldr	r4, [pc, #40]	; (8004f98 <LoopForever+0x16>)
  movs r3, #0
 8004f6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f70:	e001      	b.n	8004f76 <LoopFillZerobss>

08004f72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f74:	3204      	adds	r2, #4

08004f76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f78:	d3fb      	bcc.n	8004f72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004f7a:	f013 ff5b 	bl	8018e34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f7e:	f7fe fa6b 	bl	8003458 <main>

08004f82 <LoopForever>:

LoopForever:
    b LoopForever
 8004f82:	e7fe      	b.n	8004f82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004f84:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8004f88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f8c:	20000360 	.word	0x20000360
  ldr r2, =_sidata
 8004f90:	0801c608 	.word	0x0801c608
  ldr r2, =_sbss
 8004f94:	20000360 	.word	0x20000360
  ldr r4, =_ebss
 8004f98:	20003044 	.word	0x20003044

08004f9c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004f9c:	e7fe      	b.n	8004f9c <ADC1_IRQHandler>
	...

08004fa0 <LSM6DSO_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_RegisterBusIO(LSM6DSO_Object_t *pObj, LSM6DSO_IO_t *pIO)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004faa:	2300      	movs	r3, #0
 8004fac:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d103      	bne.n	8004fbc <LSM6DSO_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO_ERROR;
 8004fb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004fb8:	60fb      	str	r3, [r7, #12]
 8004fba:	e051      	b.n	8005060 <LSM6DSO_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685a      	ldr	r2, [r3, #4]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	7b1a      	ldrb	r2, [r3, #12]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	691a      	ldr	r2, [r3, #16]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	695a      	ldr	r2, [r3, #20]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	699a      	ldr	r2, [r3, #24]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a1d      	ldr	r2, [pc, #116]	; (800506c <LSM6DSO_RegisterBusIO+0xcc>)
 8004ff8:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a1c      	ldr	r2, [pc, #112]	; (8005070 <LSM6DSO_RegisterBusIO+0xd0>)
 8004ffe:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	69da      	ldr	r2, [r3, #28]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d103      	bne.n	800501e <LSM6DSO_RegisterBusIO+0x7e>
    {
      ret = LSM6DSO_ERROR;
 8005016:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800501a:	60fb      	str	r3, [r7, #12]
 800501c:	e020      	b.n	8005060 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSO_OK)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4798      	blx	r3
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <LSM6DSO_RegisterBusIO+0x92>
    {
      ret = LSM6DSO_ERROR;
 800502a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800502e:	60fb      	str	r3, [r7, #12]
 8005030:	e016      	b.n	8005060 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	2b02      	cmp	r3, #2
 8005038:	d112      	bne.n	8005060 <LSM6DSO_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10d      	bne.n	8005060 <LSM6DSO_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8005044:	230c      	movs	r3, #12
 8005046:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO_Write_Reg(pObj, LSM6DSO_CTRL3_C, data) != LSM6DSO_OK)
 8005048:	7afb      	ldrb	r3, [r7, #11]
 800504a:	461a      	mov	r2, r3
 800504c:	2112      	movs	r1, #18
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 fc98 	bl	8005984 <LSM6DSO_Write_Reg>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d002      	beq.n	8005060 <LSM6DSO_RegisterBusIO+0xc0>
          {
            ret = LSM6DSO_ERROR;
 800505a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800505e:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8005060:	68fb      	ldr	r3, [r7, #12]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	08005e29 	.word	0x08005e29
 8005070:	08005e5f 	.word	0x08005e5f

08005074 <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3320      	adds	r3, #32
 8005080:	2180      	movs	r1, #128	; 0x80
 8005082:	4618      	mov	r0, r3
 8005084:	f001 fb5e 	bl	8006744 <lsm6dso_i3c_disable_set>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d002      	beq.n	8005094 <LSM6DSO_Init+0x20>
  {
    return LSM6DSO_ERROR;
 800508e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005092:	e060      	b.n	8005156 <LSM6DSO_Init+0xe2>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	3320      	adds	r3, #32
 8005098:	2101      	movs	r1, #1
 800509a:	4618      	mov	r0, r3
 800509c:	f001 fb2c 	bl	80066f8 <lsm6dso_auto_increment_set>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d002      	beq.n	80050ac <LSM6DSO_Init+0x38>
  {
    return LSM6DSO_ERROR;
 80050a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050aa:	e054      	b.n	8005156 <LSM6DSO_Init+0xe2>
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	3320      	adds	r3, #32
 80050b0:	2101      	movs	r1, #1
 80050b2:	4618      	mov	r0, r3
 80050b4:	f001 fa3e 	bl	8006534 <lsm6dso_block_data_update_set>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d002      	beq.n	80050c4 <LSM6DSO_Init+0x50>
  {
    return LSM6DSO_ERROR;
 80050be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050c2:	e048      	b.n	8005156 <LSM6DSO_Init+0xe2>
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3320      	adds	r3, #32
 80050c8:	2100      	movs	r1, #0
 80050ca:	4618      	mov	r0, r3
 80050cc:	f001 fb80 	bl	80067d0 <lsm6dso_fifo_mode_set>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <LSM6DSO_Init+0x68>
  {
    return LSM6DSO_ERROR;
 80050d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050da:	e03c      	b.n	8005156 <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2204      	movs	r2, #4
 80050e0:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	3320      	adds	r3, #32
 80050e8:	2100      	movs	r1, #0
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 ff60 	bl	8005fb0 <lsm6dso_xl_data_rate_set>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d002      	beq.n	80050fc <LSM6DSO_Init+0x88>
  {
    return LSM6DSO_ERROR;
 80050f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050fa:	e02c      	b.n	8005156 <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	3320      	adds	r3, #32
 8005100:	2100      	movs	r1, #0
 8005102:	4618      	mov	r0, r3
 8005104:	f000 fef6 	bl	8005ef4 <lsm6dso_xl_full_scale_set>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d002      	beq.n	8005114 <LSM6DSO_Init+0xa0>
  {
    return LSM6DSO_ERROR;
 800510e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005112:	e020      	b.n	8005156 <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2204      	movs	r2, #4
 8005118:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3320      	adds	r3, #32
 8005120:	2100      	movs	r1, #0
 8005122:	4618      	mov	r0, r3
 8005124:	f001 f8a8 	bl	8006278 <lsm6dso_gy_data_rate_set>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d002      	beq.n	8005134 <LSM6DSO_Init+0xc0>
  {
    return LSM6DSO_ERROR;
 800512e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005132:	e010      	b.n	8005156 <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3320      	adds	r3, #32
 8005138:	2106      	movs	r1, #6
 800513a:	4618      	mov	r0, r3
 800513c:	f001 f834 	bl	80061a8 <lsm6dso_gy_full_scale_set>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d002      	beq.n	800514c <LSM6DSO_Init+0xd8>
  {
    return LSM6DSO_ERROR;
 8005146:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800514a:	e004      	b.n	8005156 <LSM6DSO_Init+0xe2>
  }

  pObj->is_initialized = 1;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <LSM6DSO_ACC_Enable>:
  * @brief  Enable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Enable(LSM6DSO_Object_t *pObj)
{
 800515e:	b580      	push	{r7, lr}
 8005160:	b082      	sub	sp, #8
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800516c:	2b01      	cmp	r3, #1
 800516e:	d101      	bne.n	8005174 <LSM6DSO_ACC_Enable+0x16>
  {
    return LSM6DSO_OK;
 8005170:	2300      	movs	r3, #0
 8005172:	e014      	b.n	800519e <LSM6DSO_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO_OK)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f103 0220 	add.w	r2, r3, #32
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8005180:	4619      	mov	r1, r3
 8005182:	4610      	mov	r0, r2
 8005184:	f000 ff14 	bl	8005fb0 <lsm6dso_xl_data_rate_set>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d002      	beq.n	8005194 <LSM6DSO_ACC_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 800518e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005192:	e004      	b.n	800519e <LSM6DSO_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3708      	adds	r7, #8
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
	...

080051a8 <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 80051b2:	2300      	movs	r3, #0
 80051b4:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	3320      	adds	r3, #32
 80051ba:	f107 020b 	add.w	r2, r7, #11
 80051be:	4611      	mov	r1, r2
 80051c0:	4618      	mov	r0, r3
 80051c2:	f000 febd 	bl	8005f40 <lsm6dso_xl_full_scale_get>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d002      	beq.n	80051d2 <LSM6DSO_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 80051cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051d0:	e023      	b.n	800521a <LSM6DSO_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 80051d2:	7afb      	ldrb	r3, [r7, #11]
 80051d4:	2b03      	cmp	r3, #3
 80051d6:	d81b      	bhi.n	8005210 <LSM6DSO_ACC_GetSensitivity+0x68>
 80051d8:	a201      	add	r2, pc, #4	; (adr r2, 80051e0 <LSM6DSO_ACC_GetSensitivity+0x38>)
 80051da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051de:	bf00      	nop
 80051e0:	080051f1 	.word	0x080051f1
 80051e4:	08005209 	.word	0x08005209
 80051e8:	080051f9 	.word	0x080051f9
 80051ec:	08005201 	.word	0x08005201
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	4a0c      	ldr	r2, [pc, #48]	; (8005224 <LSM6DSO_ACC_GetSensitivity+0x7c>)
 80051f4:	601a      	str	r2, [r3, #0]
      break;
 80051f6:	e00f      	b.n	8005218 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_4g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	4a0b      	ldr	r2, [pc, #44]	; (8005228 <LSM6DSO_ACC_GetSensitivity+0x80>)
 80051fc:	601a      	str	r2, [r3, #0]
      break;
 80051fe:	e00b      	b.n	8005218 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_8g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	4a0a      	ldr	r2, [pc, #40]	; (800522c <LSM6DSO_ACC_GetSensitivity+0x84>)
 8005204:	601a      	str	r2, [r3, #0]
      break;
 8005206:	e007      	b.n	8005218 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_16g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	4a09      	ldr	r2, [pc, #36]	; (8005230 <LSM6DSO_ACC_GetSensitivity+0x88>)
 800520c:	601a      	str	r2, [r3, #0]
      break;
 800520e:	e003      	b.n	8005218 <LSM6DSO_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8005210:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005214:	60fb      	str	r3, [r7, #12]
      break;
 8005216:	bf00      	nop
  }

  return ret;
 8005218:	68fb      	ldr	r3, [r7, #12]
}
 800521a:	4618      	mov	r0, r3
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	3d79db23 	.word	0x3d79db23
 8005228:	3df9db23 	.word	0x3df9db23
 800522c:	3e79db23 	.word	0x3e79db23
 8005230:	3ef9db23 	.word	0x3ef9db23

08005234 <LSM6DSO_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_ACC_HIGH_PERFORMANCE_MODE);
 8005240:	2100      	movs	r1, #0
 8005242:	ed97 0a00 	vldr	s0, [r7]
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f000 f806 	bl	8005258 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>
 800524c:	4603      	mov	r3, r0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3708      	adds	r7, #8
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
	...

08005258 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>:
  * @param  Mode the accelerometer operating mode
  * @note   This function switches off the gyroscope if Ultra Low Power Mode is set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr, LSM6DSO_ACC_Operating_Mode_t Mode)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b08c      	sub	sp, #48	; 0x30
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	ed87 0a02 	vstr	s0, [r7, #8]
 8005264:	460b      	mov	r3, r1
 8005266:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8005268:	2300      	movs	r3, #0
 800526a:	62fb      	str	r3, [r7, #44]	; 0x2c
  float_t newOdr = Odr;
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	62bb      	str	r3, [r7, #40]	; 0x28

  switch (Mode)
 8005270:	79fb      	ldrb	r3, [r7, #7]
 8005272:	2b02      	cmp	r3, #2
 8005274:	f000 80ea 	beq.w	800544c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1f4>
 8005278:	2b02      	cmp	r3, #2
 800527a:	f300 8163 	bgt.w	8005544 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
 800527e:	2b00      	cmp	r3, #0
 8005280:	d002      	beq.n	8005288 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x30>
 8005282:	2b01      	cmp	r3, #1
 8005284:	d074      	beq.n	8005370 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x118>
 8005286:	e15d      	b.n	8005544 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
    {
      /* We must uncheck Low Power and Ultra Low Power bits if they are enabled */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f103 0020 	add.w	r0, r3, #32
 800528e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8005292:	2301      	movs	r3, #1
 8005294:	2114      	movs	r1, #20
 8005296:	f000 fdfd 	bl	8005e94 <lsm6dso_read_reg>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d002      	beq.n	80052a6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x4e>
      {
        return LSM6DSO_ERROR;
 80052a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052a4:	e16c      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 80052a6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80052aa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d025      	beq.n	8005300 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d10b      	bne.n	80052d6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	3320      	adds	r3, #32
 80052c2:	2100      	movs	r1, #0
 80052c4:	4618      	mov	r0, r3
 80052c6:	f000 fe73 	bl	8005fb0 <lsm6dso_xl_data_rate_set>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d002      	beq.n	80052d6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
          {
            return LSM6DSO_ERROR;
 80052d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052d4:	e154      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 80052d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80052da:	f36f 13c7 	bfc	r3, #7, #1
 80052de:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f103 0020 	add.w	r0, r3, #32
 80052e8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80052ec:	2301      	movs	r3, #1
 80052ee:	2114      	movs	r1, #20
 80052f0:	f000 fde8 	bl	8005ec4 <lsm6dso_write_reg>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d002      	beq.n	8005300 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
        {
          return LSM6DSO_ERROR;
 80052fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052fe:	e13f      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f103 0020 	add.w	r0, r3, #32
 8005306:	f107 0220 	add.w	r2, r7, #32
 800530a:	2301      	movs	r3, #1
 800530c:	2115      	movs	r1, #21
 800530e:	f000 fdc1 	bl	8005e94 <lsm6dso_read_reg>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d002      	beq.n	800531e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xc6>
      {
        return LSM6DSO_ERROR;
 8005318:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800531c:	e130      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 800531e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005322:	f003 0310 	and.w	r3, r3, #16
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b00      	cmp	r3, #0
 800532a:	d014      	beq.n	8005356 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
      {
        val2.xl_hm_mode = 0U;
 800532c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005330:	f36f 1304 	bfc	r3, #4, #1
 8005334:	f887 3020 	strb.w	r3, [r7, #32]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f103 0020 	add.w	r0, r3, #32
 800533e:	f107 0220 	add.w	r2, r7, #32
 8005342:	2301      	movs	r3, #1
 8005344:	2115      	movs	r1, #21
 8005346:	f000 fdbd 	bl	8005ec4 <lsm6dso_write_reg>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d002      	beq.n	8005356 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
        {
          return LSM6DSO_ERROR;
 8005350:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005354:	e114      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* ODR should be at least 12.5Hz */
      if (newOdr < 12.5f)
 8005356:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800535a:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800535e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005366:	d400      	bmi.n	800536a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x112>
      {
        newOdr = 12.5f;
      }
      break;
 8005368:	e0f0      	b.n	800554c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 12.5f;
 800536a:	4b87      	ldr	r3, [pc, #540]	; (8005588 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x330>)
 800536c:	62bb      	str	r3, [r7, #40]	; 0x28
 800536e:	e0ed      	b.n	800554c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* We must uncheck Ultra Low Power bit if it is enabled */
      /* and check the Low Power bit if it is unchecked       */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f103 0020 	add.w	r0, r3, #32
 8005376:	f107 021c 	add.w	r2, r7, #28
 800537a:	2301      	movs	r3, #1
 800537c:	2114      	movs	r1, #20
 800537e:	f000 fd89 	bl	8005e94 <lsm6dso_read_reg>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d002      	beq.n	800538e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x136>
      {
        return LSM6DSO_ERROR;
 8005388:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800538c:	e0f8      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 800538e:	7f3b      	ldrb	r3, [r7, #28]
 8005390:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d023      	beq.n	80053e2 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d10b      	bne.n	80053bc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	3320      	adds	r3, #32
 80053a8:	2100      	movs	r1, #0
 80053aa:	4618      	mov	r0, r3
 80053ac:	f000 fe00 	bl	8005fb0 <lsm6dso_xl_data_rate_set>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d002      	beq.n	80053bc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
          {
            return LSM6DSO_ERROR;
 80053b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053ba:	e0e1      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 80053bc:	7f3b      	ldrb	r3, [r7, #28]
 80053be:	f36f 13c7 	bfc	r3, #7, #1
 80053c2:	773b      	strb	r3, [r7, #28]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f103 0020 	add.w	r0, r3, #32
 80053ca:	f107 021c 	add.w	r2, r7, #28
 80053ce:	2301      	movs	r3, #1
 80053d0:	2114      	movs	r1, #20
 80053d2:	f000 fd77 	bl	8005ec4 <lsm6dso_write_reg>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d002      	beq.n	80053e2 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
        {
          return LSM6DSO_ERROR;
 80053dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053e0:	e0ce      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f103 0020 	add.w	r0, r3, #32
 80053e8:	f107 0218 	add.w	r2, r7, #24
 80053ec:	2301      	movs	r3, #1
 80053ee:	2115      	movs	r1, #21
 80053f0:	f000 fd50 	bl	8005e94 <lsm6dso_read_reg>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d002      	beq.n	8005400 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1a8>
      {
        return LSM6DSO_ERROR;
 80053fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053fe:	e0bf      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode == 0U)
 8005400:	7e3b      	ldrb	r3, [r7, #24]
 8005402:	f003 0310 	and.w	r3, r3, #16
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b00      	cmp	r3, #0
 800540a:	d112      	bne.n	8005432 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
      {
        val2.xl_hm_mode = 1U;
 800540c:	7e3b      	ldrb	r3, [r7, #24]
 800540e:	f043 0310 	orr.w	r3, r3, #16
 8005412:	763b      	strb	r3, [r7, #24]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f103 0020 	add.w	r0, r3, #32
 800541a:	f107 0218 	add.w	r2, r7, #24
 800541e:	2301      	movs	r3, #1
 8005420:	2115      	movs	r1, #21
 8005422:	f000 fd4f 	bl	8005ec4 <lsm6dso_write_reg>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d002      	beq.n	8005432 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
        {
          return LSM6DSO_ERROR;
 800542c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005430:	e0a6      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8005432:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005436:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800558c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 800543a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800543e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005442:	dc00      	bgt.n	8005446 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1ee>
      {
        newOdr = 208.0f;
      }
      break;
 8005444:	e082      	b.n	800554c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 8005446:	4b52      	ldr	r3, [pc, #328]	; (8005590 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8005448:	62bb      	str	r3, [r7, #40]	; 0x28
 800544a:	e07f      	b.n	800554c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* and check the Ultra Low Power bit if it is unchecked             */
      /* We must switch off gyro otherwise Ultra Low Power does not work  */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f103 0020 	add.w	r0, r3, #32
 8005452:	f107 0210 	add.w	r2, r7, #16
 8005456:	2301      	movs	r3, #1
 8005458:	2115      	movs	r1, #21
 800545a:	f000 fd1b 	bl	8005e94 <lsm6dso_read_reg>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d002      	beq.n	800546a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x212>
      {
        return LSM6DSO_ERROR;
 8005464:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005468:	e08a      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 800546a:	7c3b      	ldrb	r3, [r7, #16]
 800546c:	f003 0310 	and.w	r3, r3, #16
 8005470:	b2db      	uxtb	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	d012      	beq.n	800549c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
      {
        val2.xl_hm_mode = 0U;
 8005476:	7c3b      	ldrb	r3, [r7, #16]
 8005478:	f36f 1304 	bfc	r3, #4, #1
 800547c:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f103 0020 	add.w	r0, r3, #32
 8005484:	f107 0210 	add.w	r2, r7, #16
 8005488:	2301      	movs	r3, #1
 800548a:	2115      	movs	r1, #21
 800548c:	f000 fd1a 	bl	8005ec4 <lsm6dso_write_reg>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d002      	beq.n	800549c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
        {
          return LSM6DSO_ERROR;
 8005496:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800549a:	e071      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Disable Gyro */
      if (pObj->gyro_is_enabled == 1U)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d108      	bne.n	80054b8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
      {
        if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 f8ef 	bl	800568a <LSM6DSO_GYRO_Disable>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d002      	beq.n	80054b8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
        {
          return LSM6DSO_ERROR;
 80054b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054b6:	e063      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f103 0020 	add.w	r0, r3, #32
 80054be:	f107 0214 	add.w	r2, r7, #20
 80054c2:	2301      	movs	r3, #1
 80054c4:	2114      	movs	r1, #20
 80054c6:	f000 fce5 	bl	8005e94 <lsm6dso_read_reg>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d002      	beq.n	80054d6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x27e>
      {
        return LSM6DSO_ERROR;
 80054d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054d4:	e054      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en == 0U)
 80054d6:	7d3b      	ldrb	r3, [r7, #20]
 80054d8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d123      	bne.n	800552a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d10b      	bne.n	8005504 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	3320      	adds	r3, #32
 80054f0:	2100      	movs	r1, #0
 80054f2:	4618      	mov	r0, r3
 80054f4:	f000 fd5c 	bl	8005fb0 <lsm6dso_xl_data_rate_set>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d002      	beq.n	8005504 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
          {
            return LSM6DSO_ERROR;
 80054fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005502:	e03d      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 1U;
 8005504:	7d3b      	ldrb	r3, [r7, #20]
 8005506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800550a:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f103 0020 	add.w	r0, r3, #32
 8005512:	f107 0214 	add.w	r2, r7, #20
 8005516:	2301      	movs	r3, #1
 8005518:	2114      	movs	r1, #20
 800551a:	f000 fcd3 	bl	8005ec4 <lsm6dso_write_reg>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
        {
          return LSM6DSO_ERROR;
 8005524:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005528:	e02a      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 800552a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800552e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800558c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 8005532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800553a:	dc00      	bgt.n	800553e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2e6>
      {
        newOdr = 208.0f;
      }
      break;
 800553c:	e006      	b.n	800554c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 800553e:	4b14      	ldr	r3, [pc, #80]	; (8005590 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8005540:	62bb      	str	r3, [r7, #40]	; 0x28
 8005542:	e003      	b.n	800554c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
    }
    default:
      ret = LSM6DSO_ERROR;
 8005544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005548:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 800554a:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 800554c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800554e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005552:	d102      	bne.n	800555a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x302>
  {
    return LSM6DSO_ERROR;
 8005554:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005558:	e012      	b.n	8005580 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
  }

  if (pObj->acc_is_enabled == 1U)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005560:	2b01      	cmp	r3, #1
 8005562:	d106      	bne.n	8005572 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x31a>
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Enabled(pObj, newOdr);
 8005564:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 fa27 	bl	80059bc <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>
 800556e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005570:	e005      	b.n	800557e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x326>
  }
  else
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Disabled(pObj, newOdr);
 8005572:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8005576:	68f8      	ldr	r0, [r7, #12]
 8005578:	f000 fab8 	bl	8005aec <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>
 800557c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  return ret;
 800557e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005580:	4618      	mov	r0, r3
 8005582:	3730      	adds	r7, #48	; 0x30
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	41480000 	.word	0x41480000
 800558c:	43500000 	.word	0x43500000
 8005590:	43500000 	.word	0x43500000

08005594 <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 800559e:	f04f 0300 	mov.w	r3, #0
 80055a2:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	3320      	adds	r3, #32
 80055a8:	f107 0210 	add.w	r2, r7, #16
 80055ac:	4611      	mov	r1, r2
 80055ae:	4618      	mov	r0, r3
 80055b0:	f001 f831 	bl	8006616 <lsm6dso_acceleration_raw_get>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <LSM6DSO_ACC_GetAxes+0x2c>
  {
    return LSM6DSO_ERROR;
 80055ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055be:	e03c      	b.n	800563a <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 80055c0:	f107 030c 	add.w	r3, r7, #12
 80055c4:	4619      	mov	r1, r3
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f7ff fdee 	bl	80051a8 <LSM6DSO_ACC_GetSensitivity>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d002      	beq.n	80055d8 <LSM6DSO_ACC_GetAxes+0x44>
  {
    return LSM6DSO_ERROR;
 80055d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055d6:	e030      	b.n	800563a <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 80055d8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80055dc:	ee07 3a90 	vmov	s15, r3
 80055e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80055e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80055e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055f0:	ee17 2a90 	vmov	r2, s15
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 80055f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80055fc:	ee07 3a90 	vmov	s15, r3
 8005600:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005604:	edd7 7a03 	vldr	s15, [r7, #12]
 8005608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800560c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005610:	ee17 2a90 	vmov	r2, s15
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8005618:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800561c:	ee07 3a90 	vmov	s15, r3
 8005620:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005624:	edd7 7a03 	vldr	s15, [r7, #12]
 8005628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800562c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005630:	ee17 2a90 	vmov	r2, s15
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3718      	adds	r7, #24
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <LSM6DSO_GYRO_Enable>:
  * @brief  Enable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Enable(LSM6DSO_Object_t *pObj)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b082      	sub	sp, #8
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005650:	2b01      	cmp	r3, #1
 8005652:	d101      	bne.n	8005658 <LSM6DSO_GYRO_Enable+0x16>
  {
    return LSM6DSO_OK;
 8005654:	2300      	movs	r3, #0
 8005656:	e014      	b.n	8005682 <LSM6DSO_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO_OK)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f103 0220 	add.w	r2, r3, #32
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005664:	4619      	mov	r1, r3
 8005666:	4610      	mov	r0, r2
 8005668:	f000 fe06 	bl	8006278 <lsm6dso_gy_data_rate_set>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d002      	beq.n	8005678 <LSM6DSO_GYRO_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8005672:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005676:	e004      	b.n	8005682 <LSM6DSO_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3708      	adds	r7, #8
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <LSM6DSO_GYRO_Disable>:
  * @brief  Disable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Disable(LSM6DSO_Object_t *pObj)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b082      	sub	sp, #8
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <LSM6DSO_GYRO_Disable+0x16>
  {
    return LSM6DSO_OK;
 800569c:	2300      	movs	r3, #0
 800569e:	e01f      	b.n	80056e0 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSO_OK)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f103 0220 	add.w	r2, r3, #32
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	3334      	adds	r3, #52	; 0x34
 80056aa:	4619      	mov	r1, r3
 80056ac:	4610      	mov	r0, r2
 80056ae:	f000 fedf 	bl	8006470 <lsm6dso_gy_data_rate_get>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d002      	beq.n	80056be <LSM6DSO_GYRO_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 80056b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056bc:	e010      	b.n	80056e0 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	3320      	adds	r3, #32
 80056c2:	2100      	movs	r1, #0
 80056c4:	4618      	mov	r0, r3
 80056c6:	f000 fdd7 	bl	8006278 <lsm6dso_gy_data_rate_set>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d002      	beq.n	80056d6 <LSM6DSO_GYRO_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 80056d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056d4:	e004      	b.n	80056e0 <LSM6DSO_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3708      	adds	r7, #8
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <LSM6DSO_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3320      	adds	r3, #32
 80056fa:	f107 020b 	add.w	r2, r7, #11
 80056fe:	4611      	mov	r1, r2
 8005700:	4618      	mov	r0, r3
 8005702:	f000 fd77 	bl	80061f4 <lsm6dso_gy_full_scale_get>
 8005706:	4603      	mov	r3, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d002      	beq.n	8005712 <LSM6DSO_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 800570c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005710:	e02d      	b.n	800576e <LSM6DSO_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8005712:	7afb      	ldrb	r3, [r7, #11]
 8005714:	2b06      	cmp	r3, #6
 8005716:	d825      	bhi.n	8005764 <LSM6DSO_GYRO_GetSensitivity+0x7c>
 8005718:	a201      	add	r2, pc, #4	; (adr r2, 8005720 <LSM6DSO_GYRO_GetSensitivity+0x38>)
 800571a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800571e:	bf00      	nop
 8005720:	08005745 	.word	0x08005745
 8005724:	0800573d 	.word	0x0800573d
 8005728:	0800574d 	.word	0x0800574d
 800572c:	08005765 	.word	0x08005765
 8005730:	08005755 	.word	0x08005755
 8005734:	08005765 	.word	0x08005765
 8005738:	0800575d 	.word	0x0800575d
  {
    case LSM6DSO_125dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_125DPS;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	4a0e      	ldr	r2, [pc, #56]	; (8005778 <LSM6DSO_GYRO_GetSensitivity+0x90>)
 8005740:	601a      	str	r2, [r3, #0]
      break;
 8005742:	e013      	b.n	800576c <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_250dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_250DPS;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	4a0d      	ldr	r2, [pc, #52]	; (800577c <LSM6DSO_GYRO_GetSensitivity+0x94>)
 8005748:	601a      	str	r2, [r3, #0]
      break;
 800574a:	e00f      	b.n	800576c <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_500dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_500DPS;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	4a0c      	ldr	r2, [pc, #48]	; (8005780 <LSM6DSO_GYRO_GetSensitivity+0x98>)
 8005750:	601a      	str	r2, [r3, #0]
      break;
 8005752:	e00b      	b.n	800576c <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_1000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_1000DPS;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	4a0b      	ldr	r2, [pc, #44]	; (8005784 <LSM6DSO_GYRO_GetSensitivity+0x9c>)
 8005758:	601a      	str	r2, [r3, #0]
      break;
 800575a:	e007      	b.n	800576c <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_2000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_2000DPS;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	4a0a      	ldr	r2, [pc, #40]	; (8005788 <LSM6DSO_GYRO_GetSensitivity+0xa0>)
 8005760:	601a      	str	r2, [r3, #0]
      break;
 8005762:	e003      	b.n	800576c <LSM6DSO_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSO_ERROR;
 8005764:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005768:	60fb      	str	r3, [r7, #12]
      break;
 800576a:	bf00      	nop
  }

  return ret;
 800576c:	68fb      	ldr	r3, [r7, #12]
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	408c0000 	.word	0x408c0000
 800577c:	410c0000 	.word	0x410c0000
 8005780:	418c0000 	.word	0x418c0000
 8005784:	420c0000 	.word	0x420c0000
 8005788:	428c0000 	.word	0x428c0000

0800578c <LSM6DSO_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_GYRO_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE);
 8005798:	2100      	movs	r1, #0
 800579a:	ed97 0a00 	vldr	s0, [r7]
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f806 	bl	80057b0 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>
 80057a4:	4603      	mov	r3, r0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
	...

080057b0 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>:
  * @param  Mode the gyroscope operating mode
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr,
                                                 LSM6DSO_GYRO_Operating_Mode_t Mode)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b088      	sub	sp, #32
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80057bc:	460b      	mov	r3, r1
 80057be:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 80057c0:	2300      	movs	r3, #0
 80057c2:	61fb      	str	r3, [r7, #28]
  float_t newOdr = Odr;
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	61bb      	str	r3, [r7, #24]

  switch (Mode)
 80057c8:	79fb      	ldrb	r3, [r7, #7]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d002      	beq.n	80057d4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x24>
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d028      	beq.n	8005824 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x74>
 80057d2:	e05c      	b.n	800588e <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xde>
    case LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE:
    {
      /* We must uncheck Low Power bit if it is enabled */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f103 0020 	add.w	r0, r3, #32
 80057da:	f107 0214 	add.w	r2, r7, #20
 80057de:	2301      	movs	r3, #1
 80057e0:	2116      	movs	r1, #22
 80057e2:	f000 fb57 	bl	8005e94 <lsm6dso_read_reg>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d002      	beq.n	80057f2 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x42>
      {
        return LSM6DSO_ERROR;
 80057ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057f0:	e06c      	b.n	80058cc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode != 0U)
 80057f2:	7d3b      	ldrb	r3, [r7, #20]
 80057f4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d04b      	beq.n	8005896 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
      {
        val1.g_hm_mode = 0U;
 80057fe:	7d3b      	ldrb	r3, [r7, #20]
 8005800:	f36f 13c7 	bfc	r3, #7, #1
 8005804:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f103 0020 	add.w	r0, r3, #32
 800580c:	f107 0214 	add.w	r2, r7, #20
 8005810:	2301      	movs	r3, #1
 8005812:	2116      	movs	r1, #22
 8005814:	f000 fb56 	bl	8005ec4 <lsm6dso_write_reg>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d03b      	beq.n	8005896 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
        {
          return LSM6DSO_ERROR;
 800581e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005822:	e053      	b.n	80058cc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
    case LSM6DSO_GYRO_LOW_POWER_NORMAL_MODE:
    {
      /* We must check the Low Power bit if it is unchecked */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f103 0020 	add.w	r0, r3, #32
 800582a:	f107 0210 	add.w	r2, r7, #16
 800582e:	2301      	movs	r3, #1
 8005830:	2116      	movs	r1, #22
 8005832:	f000 fb2f 	bl	8005e94 <lsm6dso_read_reg>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d002      	beq.n	8005842 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x92>
      {
        return LSM6DSO_ERROR;
 800583c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005840:	e044      	b.n	80058cc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode == 0U)
 8005842:	7c3b      	ldrb	r3, [r7, #16]
 8005844:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d112      	bne.n	8005874 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
      {
        val1.g_hm_mode = 1U;
 800584e:	7c3b      	ldrb	r3, [r7, #16]
 8005850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005854:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f103 0020 	add.w	r0, r3, #32
 800585c:	f107 0210 	add.w	r2, r7, #16
 8005860:	2301      	movs	r3, #1
 8005862:	2116      	movs	r1, #22
 8005864:	f000 fb2e 	bl	8005ec4 <lsm6dso_write_reg>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d002      	beq.n	8005874 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
        {
          return LSM6DSO_ERROR;
 800586e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005872:	e02b      	b.n	80058cc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8005874:	edd7 7a06 	vldr	s15, [r7, #24]
 8005878:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80058d4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x124>
 800587c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005884:	dc00      	bgt.n	8005888 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xd8>
      {
        newOdr = 208.0f;
      }
      break;
 8005886:	e007      	b.n	8005898 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
        newOdr = 208.0f;
 8005888:	4b13      	ldr	r3, [pc, #76]	; (80058d8 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x128>)
 800588a:	61bb      	str	r3, [r7, #24]
 800588c:	e004      	b.n	8005898 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
    }
    default:
      ret = LSM6DSO_ERROR;
 800588e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005892:	61fb      	str	r3, [r7, #28]
      break;
 8005894:	e000      	b.n	8005898 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
      break;
 8005896:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800589e:	d102      	bne.n	80058a6 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xf6>
  {
    return LSM6DSO_ERROR;
 80058a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058a4:	e012      	b.n	80058cc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
  }

  if (pObj->gyro_is_enabled == 1U)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d106      	bne.n	80058be <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x10e>
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(pObj, newOdr);
 80058b0:	ed97 0a06 	vldr	s0, [r7, #24]
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 f9a9 	bl	8005c0c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>
 80058ba:	61f8      	str	r0, [r7, #28]
 80058bc:	e005      	b.n	80058ca <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11a>
  }
  else
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(pObj, newOdr);
 80058be:	ed97 0a06 	vldr	s0, [r7, #24]
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 fa2e 	bl	8005d24 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>
 80058c8:	61f8      	str	r0, [r7, #28]
  }

  return ret;
 80058ca:	69fb      	ldr	r3, [r7, #28]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3720      	adds	r7, #32
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	43500000 	.word	0x43500000
 80058d8:	43500000 	.word	0x43500000

080058dc <LSM6DSO_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *AngularRate)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b086      	sub	sp, #24
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	3320      	adds	r3, #32
 80058ea:	f107 0210 	add.w	r2, r7, #16
 80058ee:	4611      	mov	r1, r2
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 fe45 	bl	8006580 <lsm6dso_angular_rate_raw_get>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d002      	beq.n	8005902 <LSM6DSO_GYRO_GetAxes+0x26>
  {
    return LSM6DSO_ERROR;
 80058fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005900:	e03c      	b.n	800597c <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8005902:	f107 030c 	add.w	r3, r7, #12
 8005906:	4619      	mov	r1, r3
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f7ff feed 	bl	80056e8 <LSM6DSO_GYRO_GetSensitivity>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <LSM6DSO_GYRO_GetAxes+0x3e>
  {
    return LSM6DSO_ERROR;
 8005914:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005918:	e030      	b.n	800597c <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 800591a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800591e:	ee07 3a90 	vmov	s15, r3
 8005922:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005926:	edd7 7a03 	vldr	s15, [r7, #12]
 800592a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800592e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005932:	ee17 2a90 	vmov	r2, s15
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 800593a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800593e:	ee07 3a90 	vmov	s15, r3
 8005942:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005946:	edd7 7a03 	vldr	s15, [r7, #12]
 800594a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800594e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005952:	ee17 2a90 	vmov	r2, s15
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 800595a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800595e:	ee07 3a90 	vmov	s15, r3
 8005962:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005966:	edd7 7a03 	vldr	s15, [r7, #12]
 800596a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800596e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005972:	ee17 2a90 	vmov	r2, s15
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3718      	adds	r7, #24
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <LSM6DSO_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Write_Reg(LSM6DSO_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	70fb      	strb	r3, [r7, #3]
 8005990:	4613      	mov	r3, r2
 8005992:	70bb      	strb	r3, [r7, #2]
  if (lsm6dso_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO_OK)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f103 0020 	add.w	r0, r3, #32
 800599a:	1cba      	adds	r2, r7, #2
 800599c:	78f9      	ldrb	r1, [r7, #3]
 800599e:	2301      	movs	r3, #1
 80059a0:	f000 fa90 	bl	8005ec4 <lsm6dso_write_reg>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <LSM6DSO_Write_Reg+0x2c>
  {
    return LSM6DSO_ERROR;
 80059aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059ae:	e000      	b.n	80059b2 <LSM6DSO_Write_Reg+0x2e>
  }

  return LSM6DSO_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3708      	adds	r7, #8
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_xl_t new_odr;

  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
            : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 80059c8:	edd7 7a00 	vldr	s15, [r7]
 80059cc:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8005acc <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x110>
 80059d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059d8:	d801      	bhi.n	80059de <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x22>
 80059da:	230b      	movs	r3, #11
 80059dc:	e063      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80059de:	edd7 7a00 	vldr	s15, [r7]
 80059e2:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80059e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ee:	d801      	bhi.n	80059f4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x38>
 80059f0:	2301      	movs	r3, #1
 80059f2:	e058      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80059f4:	edd7 7a00 	vldr	s15, [r7]
 80059f8:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80059fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a04:	d801      	bhi.n	8005a0a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8005a06:	2302      	movs	r3, #2
 8005a08:	e04d      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005a0a:	edd7 7a00 	vldr	s15, [r7]
 8005a0e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005ad0 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x114>
 8005a12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a1a:	d801      	bhi.n	8005a20 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x64>
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e042      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005a20:	edd7 7a00 	vldr	s15, [r7]
 8005a24:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005ad4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x118>
 8005a28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a30:	d801      	bhi.n	8005a36 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8005a32:	2304      	movs	r3, #4
 8005a34:	e037      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005a36:	edd7 7a00 	vldr	s15, [r7]
 8005a3a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005ad8 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x11c>
 8005a3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a46:	d801      	bhi.n	8005a4c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x90>
 8005a48:	2305      	movs	r3, #5
 8005a4a:	e02c      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005a4c:	edd7 7a00 	vldr	s15, [r7]
 8005a50:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005adc <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x120>
 8005a54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a5c:	d801      	bhi.n	8005a62 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xa6>
 8005a5e:	2306      	movs	r3, #6
 8005a60:	e021      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005a62:	edd7 7a00 	vldr	s15, [r7]
 8005a66:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005ae0 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x124>
 8005a6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a72:	d801      	bhi.n	8005a78 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8005a74:	2307      	movs	r3, #7
 8005a76:	e016      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005a78:	edd7 7a00 	vldr	s15, [r7]
 8005a7c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005ae4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x128>
 8005a80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a88:	d801      	bhi.n	8005a8e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8005a8a:	2308      	movs	r3, #8
 8005a8c:	e00b      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005a8e:	edd7 7a00 	vldr	s15, [r7]
 8005a92:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005ae8 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x12c>
 8005a96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a9e:	d801      	bhi.n	8005aa4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xe8>
 8005aa0:	2309      	movs	r3, #9
 8005aa2:	e000      	b.n	8005aa6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005aa4:	230a      	movs	r3, #10
  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 8005aa6:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
            :                    LSM6DSO_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	3320      	adds	r3, #32
 8005aac:	7bfa      	ldrb	r2, [r7, #15]
 8005aae:	4611      	mov	r1, r2
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f000 fa7d 	bl	8005fb0 <lsm6dso_xl_data_rate_set>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x106>
  {
    return LSM6DSO_ERROR;
 8005abc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ac0:	e000      	b.n	8005ac4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x108>
  }

  return LSM6DSO_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3710      	adds	r7, #16
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	3fcccccd 	.word	0x3fcccccd
 8005ad0:	42500000 	.word	0x42500000
 8005ad4:	42d00000 	.word	0x42d00000
 8005ad8:	43500000 	.word	0x43500000
 8005adc:	43d08000 	.word	0x43d08000
 8005ae0:	44504000 	.word	0x44504000
 8005ae4:	44d06000 	.word	0x44d06000
 8005ae8:	45505000 	.word	0x45505000

08005aec <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
                  : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 8005af8:	edd7 7a00 	vldr	s15, [r7]
 8005afc:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8005bec <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x100>
 8005b00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b08:	d801      	bhi.n	8005b0e <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x22>
 8005b0a:	230b      	movs	r3, #11
 8005b0c:	e063      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005b0e:	edd7 7a00 	vldr	s15, [r7]
 8005b12:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005b16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b1e:	d801      	bhi.n	8005b24 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x38>
 8005b20:	2301      	movs	r3, #1
 8005b22:	e058      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005b24:	edd7 7a00 	vldr	s15, [r7]
 8005b28:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005b2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b34:	d801      	bhi.n	8005b3a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8005b36:	2302      	movs	r3, #2
 8005b38:	e04d      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005b3a:	edd7 7a00 	vldr	s15, [r7]
 8005b3e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8005bf0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x104>
 8005b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b4a:	d801      	bhi.n	8005b50 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x64>
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e042      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005b50:	edd7 7a00 	vldr	s15, [r7]
 8005b54:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005bf4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x108>
 8005b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b60:	d801      	bhi.n	8005b66 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8005b62:	2304      	movs	r3, #4
 8005b64:	e037      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005b66:	edd7 7a00 	vldr	s15, [r7]
 8005b6a:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8005bf8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x10c>
 8005b6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b76:	d801      	bhi.n	8005b7c <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x90>
 8005b78:	2305      	movs	r3, #5
 8005b7a:	e02c      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005b7c:	edd7 7a00 	vldr	s15, [r7]
 8005b80:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005bfc <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x110>
 8005b84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8c:	d801      	bhi.n	8005b92 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8005b8e:	2306      	movs	r3, #6
 8005b90:	e021      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005b92:	edd7 7a00 	vldr	s15, [r7]
 8005b96:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8005c00 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x114>
 8005b9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba2:	d801      	bhi.n	8005ba8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005ba4:	2307      	movs	r3, #7
 8005ba6:	e016      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005ba8:	edd7 7a00 	vldr	s15, [r7]
 8005bac:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005c04 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x118>
 8005bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bb8:	d801      	bhi.n	8005bbe <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8005bba:	2308      	movs	r3, #8
 8005bbc:	e00b      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005bbe:	edd7 7a00 	vldr	s15, [r7]
 8005bc2:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8005c08 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x11c>
 8005bc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bce:	d801      	bhi.n	8005bd4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8005bd0:	2309      	movs	r3, #9
 8005bd2:	e000      	b.n	8005bd6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005bd4:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	f882 3033 	strb.w	r3, [r2, #51]	; 0x33
                  : (Odr <=  833.0f) ? LSM6DSO_XL_ODR_833Hz
                  : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
                  : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
                  :                    LSM6DSO_XL_ODR_6667Hz;

  return LSM6DSO_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	370c      	adds	r7, #12
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	3fcccccd 	.word	0x3fcccccd
 8005bf0:	42500000 	.word	0x42500000
 8005bf4:	42d00000 	.word	0x42d00000
 8005bf8:	43500000 	.word	0x43500000
 8005bfc:	43d08000 	.word	0x43d08000
 8005c00:	44504000 	.word	0x44504000
 8005c04:	44d06000 	.word	0x44d06000
 8005c08:	45505000 	.word	0x45505000

08005c0c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 8005c18:	edd7 7a00 	vldr	s15, [r7]
 8005c1c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005c20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c28:	d801      	bhi.n	8005c2e <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e058      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005c2e:	edd7 7a00 	vldr	s15, [r7]
 8005c32:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005c36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c3e:	d801      	bhi.n	8005c44 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8005c40:	2302      	movs	r3, #2
 8005c42:	e04d      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005c44:	edd7 7a00 	vldr	s15, [r7]
 8005c48:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005d08 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8005c4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c54:	d801      	bhi.n	8005c5a <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8005c56:	2303      	movs	r3, #3
 8005c58:	e042      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005c5a:	edd7 7a00 	vldr	s15, [r7]
 8005c5e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005d0c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x100>
 8005c62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c6a:	d801      	bhi.n	8005c70 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8005c6c:	2304      	movs	r3, #4
 8005c6e:	e037      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005c70:	edd7 7a00 	vldr	s15, [r7]
 8005c74:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005d10 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8005c78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c80:	d801      	bhi.n	8005c86 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8005c82:	2305      	movs	r3, #5
 8005c84:	e02c      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005c86:	edd7 7a00 	vldr	s15, [r7]
 8005c8a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005d14 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x108>
 8005c8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c96:	d801      	bhi.n	8005c9c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8005c98:	2306      	movs	r3, #6
 8005c9a:	e021      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005c9c:	edd7 7a00 	vldr	s15, [r7]
 8005ca0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005d18 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8005ca4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cac:	d801      	bhi.n	8005cb2 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8005cae:	2307      	movs	r3, #7
 8005cb0:	e016      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005cb2:	edd7 7a00 	vldr	s15, [r7]
 8005cb6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005d1c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8005cba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cc2:	d801      	bhi.n	8005cc8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8005cc4:	2308      	movs	r3, #8
 8005cc6:	e00b      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005cc8:	edd7 7a00 	vldr	s15, [r7]
 8005ccc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005d20 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8005cd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cd8:	d801      	bhi.n	8005cde <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8005cda:	2309      	movs	r3, #9
 8005cdc:	e000      	b.n	8005ce0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005cde:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 8005ce0:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
            :                    LSM6DSO_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	3320      	adds	r3, #32
 8005ce6:	7bfa      	ldrb	r2, [r7, #15]
 8005ce8:	4611      	mov	r1, r2
 8005cea:	4618      	mov	r0, r3
 8005cec:	f000 fac4 	bl	8006278 <lsm6dso_gy_data_rate_set>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSO_ERROR;
 8005cf6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cfa:	e000      	b.n	8005cfe <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSO_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	42500000 	.word	0x42500000
 8005d0c:	42d00000 	.word	0x42d00000
 8005d10:	43500000 	.word	0x43500000
 8005d14:	43d08000 	.word	0x43d08000
 8005d18:	44504000 	.word	0x44504000
 8005d1c:	44d06000 	.word	0x44d06000
 8005d20:	45505000 	.word	0x45505000

08005d24 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 8005d30:	edd7 7a00 	vldr	s15, [r7]
 8005d34:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005d38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d40:	d801      	bhi.n	8005d46 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e058      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005d46:	edd7 7a00 	vldr	s15, [r7]
 8005d4a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005d4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d56:	d801      	bhi.n	8005d5c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	e04d      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005d5c:	edd7 7a00 	vldr	s15, [r7]
 8005d60:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005e0c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8005d64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d6c:	d801      	bhi.n	8005d72 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e042      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005d72:	edd7 7a00 	vldr	s15, [r7]
 8005d76:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005e10 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8005d7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d82:	d801      	bhi.n	8005d88 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8005d84:	2304      	movs	r3, #4
 8005d86:	e037      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005d88:	edd7 7a00 	vldr	s15, [r7]
 8005d8c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005e14 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8005d90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d98:	d801      	bhi.n	8005d9e <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8005d9a:	2305      	movs	r3, #5
 8005d9c:	e02c      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005d9e:	edd7 7a00 	vldr	s15, [r7]
 8005da2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005e18 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8005da6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dae:	d801      	bhi.n	8005db4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8005db0:	2306      	movs	r3, #6
 8005db2:	e021      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005db4:	edd7 7a00 	vldr	s15, [r7]
 8005db8:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005e1c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8005dbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dc4:	d801      	bhi.n	8005dca <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8005dc6:	2307      	movs	r3, #7
 8005dc8:	e016      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005dca:	edd7 7a00 	vldr	s15, [r7]
 8005dce:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005e20 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8005dd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dda:	d801      	bhi.n	8005de0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8005ddc:	2308      	movs	r3, #8
 8005dde:	e00b      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005de0:	edd7 7a00 	vldr	s15, [r7]
 8005de4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005e24 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8005de8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005df0:	d801      	bhi.n	8005df6 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8005df2:	2309      	movs	r3, #9
 8005df4:	e000      	b.n	8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005df6:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
                   : (Odr <=  833.0f) ? LSM6DSO_GY_ODR_833Hz
                   : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
                   : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
                   :                    LSM6DSO_GY_ODR_6667Hz;

  return LSM6DSO_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	42500000 	.word	0x42500000
 8005e10:	42d00000 	.word	0x42d00000
 8005e14:	43500000 	.word	0x43500000
 8005e18:	43d08000 	.word	0x43d08000
 8005e1c:	44504000 	.word	0x44504000
 8005e20:	44d06000 	.word	0x44d06000
 8005e24:	45505000 	.word	0x45505000

08005e28 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005e28:	b590      	push	{r4, r7, lr}
 8005e2a:	b087      	sub	sp, #28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	607a      	str	r2, [r7, #4]
 8005e32:	461a      	mov	r2, r3
 8005e34:	460b      	mov	r3, r1
 8005e36:	72fb      	strb	r3, [r7, #11]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	695c      	ldr	r4, [r3, #20]
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	7b1b      	ldrb	r3, [r3, #12]
 8005e48:	b298      	uxth	r0, r3
 8005e4a:	7afb      	ldrb	r3, [r7, #11]
 8005e4c:	b299      	uxth	r1, r3
 8005e4e:	893b      	ldrh	r3, [r7, #8]
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	47a0      	blx	r4
 8005e54:	4603      	mov	r3, r0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	371c      	adds	r7, #28
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd90      	pop	{r4, r7, pc}

08005e5e <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005e5e:	b590      	push	{r4, r7, lr}
 8005e60:	b087      	sub	sp, #28
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	60f8      	str	r0, [r7, #12]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	461a      	mov	r2, r3
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	72fb      	strb	r3, [r7, #11]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	691c      	ldr	r4, [r3, #16]
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	7b1b      	ldrb	r3, [r3, #12]
 8005e7e:	b298      	uxth	r0, r3
 8005e80:	7afb      	ldrb	r3, [r7, #11]
 8005e82:	b299      	uxth	r1, r3
 8005e84:	893b      	ldrh	r3, [r7, #8]
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	47a0      	blx	r4
 8005e8a:	4603      	mov	r3, r0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	371c      	adds	r7, #28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd90      	pop	{r4, r7, pc}

08005e94 <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8005e94:	b590      	push	{r4, r7, lr}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	607a      	str	r2, [r7, #4]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	72fb      	strb	r3, [r7, #11]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	685c      	ldr	r4, [r3, #4]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	68d8      	ldr	r0, [r3, #12]
 8005eb0:	893b      	ldrh	r3, [r7, #8]
 8005eb2:	7af9      	ldrb	r1, [r7, #11]
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	47a0      	blx	r4
 8005eb8:	6178      	str	r0, [r7, #20]

  return ret;
 8005eba:	697b      	ldr	r3, [r7, #20]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	371c      	adds	r7, #28
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd90      	pop	{r4, r7, pc}

08005ec4 <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8005ec4:	b590      	push	{r4, r7, lr}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	607a      	str	r2, [r7, #4]
 8005ece:	461a      	mov	r2, r3
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	72fb      	strb	r3, [r7, #11]
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681c      	ldr	r4, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	68d8      	ldr	r0, [r3, #12]
 8005ee0:	893b      	ldrh	r3, [r7, #8]
 8005ee2:	7af9      	ldrb	r1, [r7, #11]
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	47a0      	blx	r4
 8005ee8:	6178      	str	r0, [r7, #20]

  return ret;
 8005eea:	697b      	ldr	r3, [r7, #20]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	371c      	adds	r7, #28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd90      	pop	{r4, r7, pc}

08005ef4 <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b084      	sub	sp, #16
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	460b      	mov	r3, r1
 8005efe:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005f00:	f107 0208 	add.w	r2, r7, #8
 8005f04:	2301      	movs	r3, #1
 8005f06:	2110      	movs	r1, #16
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f7ff ffc3 	bl	8005e94 <lsm6dso_read_reg>
 8005f0e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d10f      	bne.n	8005f36 <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8005f16:	78fb      	ldrb	r3, [r7, #3]
 8005f18:	f003 0303 	and.w	r3, r3, #3
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	7a3b      	ldrb	r3, [r7, #8]
 8005f20:	f362 0383 	bfi	r3, r2, #2, #2
 8005f24:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005f26:	f107 0208 	add.w	r2, r7, #8
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	2110      	movs	r1, #16
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f7ff ffc8 	bl	8005ec4 <lsm6dso_write_reg>
 8005f34:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005f36:	68fb      	ldr	r3, [r7, #12]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005f4a:	f107 0208 	add.w	r2, r7, #8
 8005f4e:	2301      	movs	r3, #1
 8005f50:	2110      	movs	r1, #16
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7ff ff9e 	bl	8005e94 <lsm6dso_read_reg>
 8005f58:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_xl)
 8005f5a:	7a3b      	ldrb	r3, [r7, #8]
 8005f5c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	2b03      	cmp	r3, #3
 8005f64:	d81a      	bhi.n	8005f9c <lsm6dso_xl_full_scale_get+0x5c>
 8005f66:	a201      	add	r2, pc, #4	; (adr r2, 8005f6c <lsm6dso_xl_full_scale_get+0x2c>)
 8005f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f6c:	08005f7d 	.word	0x08005f7d
 8005f70:	08005f85 	.word	0x08005f85
 8005f74:	08005f8d 	.word	0x08005f8d
 8005f78:	08005f95 	.word	0x08005f95
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	701a      	strb	r2, [r3, #0]
      break;
 8005f82:	e00f      	b.n	8005fa4 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_16g:
      *val = LSM6DSO_16g;
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	2201      	movs	r2, #1
 8005f88:	701a      	strb	r2, [r3, #0]
      break;
 8005f8a:	e00b      	b.n	8005fa4 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_4g:
      *val = LSM6DSO_4g;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	701a      	strb	r2, [r3, #0]
      break;
 8005f92:	e007      	b.n	8005fa4 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_8g:
      *val = LSM6DSO_8g;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	2203      	movs	r2, #3
 8005f98:	701a      	strb	r2, [r3, #0]
      break;
 8005f9a:	e003      	b.n	8005fa4 <lsm6dso_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO_2g;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	701a      	strb	r2, [r3, #0]
      break;
 8005fa2:	bf00      	nop
  }

  return ret;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop

08005fb0 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b086      	sub	sp, #24
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8005fbc:	78fb      	ldrb	r3, [r7, #3]
 8005fbe:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8005fc0:	f107 030c 	add.w	r3, r7, #12
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fc28 	bl	800681c <lsm6dso_fsm_enable_get>
 8005fcc:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f040 80c4 	bne.w	800615e <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005fd6:	7b3b      	ldrb	r3, [r7, #12]
 8005fd8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005fdc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005fde:	7b3b      	ldrb	r3, [r7, #12]
 8005fe0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005fe4:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005fea:	7b3b      	ldrb	r3, [r7, #12]
 8005fec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005ff0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8005ff6:	7b3b      	ldrb	r3, [r7, #12]
 8005ff8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005ffc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005ffe:	4313      	orrs	r3, r2
 8006000:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006002:	7b3b      	ldrb	r3, [r7, #12]
 8006004:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006008:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800600a:	4313      	orrs	r3, r2
 800600c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800600e:	7b3b      	ldrb	r3, [r7, #12]
 8006010:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006014:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006016:	4313      	orrs	r3, r2
 8006018:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800601a:	7b3b      	ldrb	r3, [r7, #12]
 800601c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006020:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006022:	4313      	orrs	r3, r2
 8006024:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006026:	7b3b      	ldrb	r3, [r7, #12]
 8006028:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800602c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800602e:	4313      	orrs	r3, r2
 8006030:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006032:	7b7b      	ldrb	r3, [r7, #13]
 8006034:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006038:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800603a:	4313      	orrs	r3, r2
 800603c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800603e:	7b7b      	ldrb	r3, [r7, #13]
 8006040:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006044:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006046:	4313      	orrs	r3, r2
 8006048:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800604a:	7b7b      	ldrb	r3, [r7, #13]
 800604c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006050:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006052:	4313      	orrs	r3, r2
 8006054:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006056:	7b7b      	ldrb	r3, [r7, #13]
 8006058:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800605c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800605e:	4313      	orrs	r3, r2
 8006060:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006062:	7b7b      	ldrb	r3, [r7, #13]
 8006064:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006068:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800606a:	4313      	orrs	r3, r2
 800606c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800606e:	7b7b      	ldrb	r3, [r7, #13]
 8006070:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006074:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006076:	4313      	orrs	r3, r2
 8006078:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800607a:	7b7b      	ldrb	r3, [r7, #13]
 800607c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006080:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006082:	4313      	orrs	r3, r2
 8006084:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006086:	7b7b      	ldrb	r3, [r7, #13]
 8006088:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800608c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800608e:	4313      	orrs	r3, r2
 8006090:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006092:	2b01      	cmp	r3, #1
 8006094:	d163      	bne.n	800615e <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8006096:	f107 030b 	add.w	r3, r7, #11
 800609a:	4619      	mov	r1, r3
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 fbdf 	bl	8006860 <lsm6dso_fsm_data_rate_get>
 80060a2:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d159      	bne.n	800615e <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80060aa:	7afb      	ldrb	r3, [r7, #11]
 80060ac:	2b03      	cmp	r3, #3
 80060ae:	d853      	bhi.n	8006158 <lsm6dso_xl_data_rate_set+0x1a8>
 80060b0:	a201      	add	r2, pc, #4	; (adr r2, 80060b8 <lsm6dso_xl_data_rate_set+0x108>)
 80060b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b6:	bf00      	nop
 80060b8:	080060c9 	.word	0x080060c9
 80060bc:	080060db 	.word	0x080060db
 80060c0:	080060f9 	.word	0x080060f9
 80060c4:	08006123 	.word	0x08006123
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 80060c8:	78fb      	ldrb	r3, [r7, #3]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d102      	bne.n	80060d4 <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 80060ce:	2301      	movs	r3, #1
 80060d0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80060d2:	e045      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80060d4:	78fb      	ldrb	r3, [r7, #3]
 80060d6:	75fb      	strb	r3, [r7, #23]
            break;
 80060d8:	e042      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80060da:	78fb      	ldrb	r3, [r7, #3]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d102      	bne.n	80060e6 <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 80060e0:	2302      	movs	r3, #2
 80060e2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80060e4:	e03c      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 80060e6:	78fb      	ldrb	r3, [r7, #3]
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d102      	bne.n	80060f2 <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 80060ec:	2302      	movs	r3, #2
 80060ee:	75fb      	strb	r3, [r7, #23]
            break;
 80060f0:	e036      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80060f2:	78fb      	ldrb	r3, [r7, #3]
 80060f4:	75fb      	strb	r3, [r7, #23]
            break;
 80060f6:	e033      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80060f8:	78fb      	ldrb	r3, [r7, #3]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d102      	bne.n	8006104 <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80060fe:	2303      	movs	r3, #3
 8006100:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006102:	e02d      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8006104:	78fb      	ldrb	r3, [r7, #3]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d102      	bne.n	8006110 <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 800610a:	2303      	movs	r3, #3
 800610c:	75fb      	strb	r3, [r7, #23]
            break;
 800610e:	e027      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8006110:	78fb      	ldrb	r3, [r7, #3]
 8006112:	2b02      	cmp	r3, #2
 8006114:	d102      	bne.n	800611c <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8006116:	2303      	movs	r3, #3
 8006118:	75fb      	strb	r3, [r7, #23]
            break;
 800611a:	e021      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	75fb      	strb	r3, [r7, #23]
            break;
 8006120:	e01e      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8006122:	78fb      	ldrb	r3, [r7, #3]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d102      	bne.n	800612e <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006128:	2304      	movs	r3, #4
 800612a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800612c:	e018      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 800612e:	78fb      	ldrb	r3, [r7, #3]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d102      	bne.n	800613a <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006134:	2304      	movs	r3, #4
 8006136:	75fb      	strb	r3, [r7, #23]
            break;
 8006138:	e012      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 800613a:	78fb      	ldrb	r3, [r7, #3]
 800613c:	2b02      	cmp	r3, #2
 800613e:	d102      	bne.n	8006146 <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006140:	2304      	movs	r3, #4
 8006142:	75fb      	strb	r3, [r7, #23]
            break;
 8006144:	e00c      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 8006146:	78fb      	ldrb	r3, [r7, #3]
 8006148:	2b03      	cmp	r3, #3
 800614a:	d102      	bne.n	8006152 <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 800614c:	2304      	movs	r3, #4
 800614e:	75fb      	strb	r3, [r7, #23]
            break;
 8006150:	e006      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006152:	78fb      	ldrb	r3, [r7, #3]
 8006154:	75fb      	strb	r3, [r7, #23]
            break;
 8006156:	e003      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8006158:	78fb      	ldrb	r3, [r7, #3]
 800615a:	75fb      	strb	r3, [r7, #23]
            break;
 800615c:	e000      	b.n	8006160 <lsm6dso_xl_data_rate_set+0x1b0>
        }
      }
 800615e:	bf00      	nop
    }
  }

  if (ret == 0)
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d107      	bne.n	8006176 <lsm6dso_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8006166:	f107 0208 	add.w	r2, r7, #8
 800616a:	2301      	movs	r3, #1
 800616c:	2110      	movs	r1, #16
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f7ff fe90 	bl	8005e94 <lsm6dso_read_reg>
 8006174:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10f      	bne.n	800619c <lsm6dso_xl_data_rate_set+0x1ec>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 800617c:	7dfb      	ldrb	r3, [r7, #23]
 800617e:	f003 030f 	and.w	r3, r3, #15
 8006182:	b2da      	uxtb	r2, r3
 8006184:	7a3b      	ldrb	r3, [r7, #8]
 8006186:	f362 1307 	bfi	r3, r2, #4, #4
 800618a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800618c:	f107 0208 	add.w	r2, r7, #8
 8006190:	2301      	movs	r3, #1
 8006192:	2110      	movs	r1, #16
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f7ff fe95 	bl	8005ec4 <lsm6dso_write_reg>
 800619a:	6138      	str	r0, [r7, #16]
  }

  return ret;
 800619c:	693b      	ldr	r3, [r7, #16]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3718      	adds	r7, #24
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop

080061a8 <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	460b      	mov	r3, r1
 80061b2:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80061b4:	f107 0208 	add.w	r2, r7, #8
 80061b8:	2301      	movs	r3, #1
 80061ba:	2111      	movs	r1, #17
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f7ff fe69 	bl	8005e94 <lsm6dso_read_reg>
 80061c2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10f      	bne.n	80061ea <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 80061ca:	78fb      	ldrb	r3, [r7, #3]
 80061cc:	f003 0307 	and.w	r3, r3, #7
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	7a3b      	ldrb	r3, [r7, #8]
 80061d4:	f362 0343 	bfi	r3, r2, #1, #3
 80061d8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80061da:	f107 0208 	add.w	r2, r7, #8
 80061de:	2301      	movs	r3, #1
 80061e0:	2111      	movs	r1, #17
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7ff fe6e 	bl	8005ec4 <lsm6dso_write_reg>
 80061e8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80061ea:	68fb      	ldr	r3, [r7, #12]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <lsm6dso_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t *val)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80061fe:	f107 0208 	add.w	r2, r7, #8
 8006202:	2301      	movs	r3, #1
 8006204:	2111      	movs	r1, #17
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f7ff fe44 	bl	8005e94 <lsm6dso_read_reg>
 800620c:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 800620e:	7a3b      	ldrb	r3, [r7, #8]
 8006210:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b06      	cmp	r3, #6
 8006218:	d824      	bhi.n	8006264 <lsm6dso_gy_full_scale_get+0x70>
 800621a:	a201      	add	r2, pc, #4	; (adr r2, 8006220 <lsm6dso_gy_full_scale_get+0x2c>)
 800621c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006220:	0800623d 	.word	0x0800623d
 8006224:	08006245 	.word	0x08006245
 8006228:	0800624d 	.word	0x0800624d
 800622c:	08006265 	.word	0x08006265
 8006230:	08006255 	.word	0x08006255
 8006234:	08006265 	.word	0x08006265
 8006238:	0800625d 	.word	0x0800625d
  {
    case LSM6DSO_250dps:
      *val = LSM6DSO_250dps;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	2200      	movs	r2, #0
 8006240:	701a      	strb	r2, [r3, #0]
      break;
 8006242:	e013      	b.n	800626c <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_125dps:
      *val = LSM6DSO_125dps;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	2201      	movs	r2, #1
 8006248:	701a      	strb	r2, [r3, #0]
      break;
 800624a:	e00f      	b.n	800626c <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_500dps:
      *val = LSM6DSO_500dps;
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	2202      	movs	r2, #2
 8006250:	701a      	strb	r2, [r3, #0]
      break;
 8006252:	e00b      	b.n	800626c <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_1000dps:
      *val = LSM6DSO_1000dps;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	2204      	movs	r2, #4
 8006258:	701a      	strb	r2, [r3, #0]
      break;
 800625a:	e007      	b.n	800626c <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_2000dps:
      *val = LSM6DSO_2000dps;
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	2206      	movs	r2, #6
 8006260:	701a      	strb	r2, [r3, #0]
      break;
 8006262:	e003      	b.n	800626c <lsm6dso_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSO_250dps;
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	2200      	movs	r2, #0
 8006268:	701a      	strb	r2, [r3, #0]
      break;
 800626a:	bf00      	nop
  }

  return ret;
 800626c:	68fb      	ldr	r3, [r7, #12]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3710      	adds	r7, #16
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop

08006278 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	460b      	mov	r3, r1
 8006282:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 8006284:	78fb      	ldrb	r3, [r7, #3]
 8006286:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8006288:	f107 030c 	add.w	r3, r7, #12
 800628c:	4619      	mov	r1, r3
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 fac4 	bl	800681c <lsm6dso_fsm_enable_get>
 8006294:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	2b00      	cmp	r3, #0
 800629a:	f040 80c4 	bne.w	8006426 <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800629e:	7b3b      	ldrb	r3, [r7, #12]
 80062a0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80062a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80062a6:	7b3b      	ldrb	r3, [r7, #12]
 80062a8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80062ac:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80062ae:	4313      	orrs	r3, r2
 80062b0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80062b2:	7b3b      	ldrb	r3, [r7, #12]
 80062b4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80062b8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80062ba:	4313      	orrs	r3, r2
 80062bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80062be:	7b3b      	ldrb	r3, [r7, #12]
 80062c0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80062c4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80062c6:	4313      	orrs	r3, r2
 80062c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80062ca:	7b3b      	ldrb	r3, [r7, #12]
 80062cc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80062d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80062d2:	4313      	orrs	r3, r2
 80062d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80062d6:	7b3b      	ldrb	r3, [r7, #12]
 80062d8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80062dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80062de:	4313      	orrs	r3, r2
 80062e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80062e2:	7b3b      	ldrb	r3, [r7, #12]
 80062e4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80062e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80062ea:	4313      	orrs	r3, r2
 80062ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80062ee:	7b3b      	ldrb	r3, [r7, #12]
 80062f0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80062f4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80062f6:	4313      	orrs	r3, r2
 80062f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80062fa:	7b7b      	ldrb	r3, [r7, #13]
 80062fc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006300:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006302:	4313      	orrs	r3, r2
 8006304:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006306:	7b7b      	ldrb	r3, [r7, #13]
 8006308:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800630c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800630e:	4313      	orrs	r3, r2
 8006310:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006312:	7b7b      	ldrb	r3, [r7, #13]
 8006314:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006318:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800631a:	4313      	orrs	r3, r2
 800631c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800631e:	7b7b      	ldrb	r3, [r7, #13]
 8006320:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006324:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006326:	4313      	orrs	r3, r2
 8006328:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800632a:	7b7b      	ldrb	r3, [r7, #13]
 800632c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006330:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006332:	4313      	orrs	r3, r2
 8006334:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006336:	7b7b      	ldrb	r3, [r7, #13]
 8006338:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800633c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800633e:	4313      	orrs	r3, r2
 8006340:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006342:	7b7b      	ldrb	r3, [r7, #13]
 8006344:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006348:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800634a:	4313      	orrs	r3, r2
 800634c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800634e:	7b7b      	ldrb	r3, [r7, #13]
 8006350:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006354:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006356:	4313      	orrs	r3, r2
 8006358:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800635a:	2b01      	cmp	r3, #1
 800635c:	d163      	bne.n	8006426 <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 800635e:	f107 030b 	add.w	r3, r7, #11
 8006362:	4619      	mov	r1, r3
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 fa7b 	bl	8006860 <lsm6dso_fsm_data_rate_get>
 800636a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d159      	bne.n	8006426 <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006372:	7afb      	ldrb	r3, [r7, #11]
 8006374:	2b03      	cmp	r3, #3
 8006376:	d853      	bhi.n	8006420 <lsm6dso_gy_data_rate_set+0x1a8>
 8006378:	a201      	add	r2, pc, #4	; (adr r2, 8006380 <lsm6dso_gy_data_rate_set+0x108>)
 800637a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637e:	bf00      	nop
 8006380:	08006391 	.word	0x08006391
 8006384:	080063a3 	.word	0x080063a3
 8006388:	080063c1 	.word	0x080063c1
 800638c:	080063eb 	.word	0x080063eb
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8006390:	78fb      	ldrb	r3, [r7, #3]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d102      	bne.n	800639c <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8006396:	2301      	movs	r3, #1
 8006398:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800639a:	e045      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800639c:	78fb      	ldrb	r3, [r7, #3]
 800639e:	75fb      	strb	r3, [r7, #23]
            break;
 80063a0:	e042      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 80063a2:	78fb      	ldrb	r3, [r7, #3]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d102      	bne.n	80063ae <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 80063a8:	2302      	movs	r3, #2
 80063aa:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80063ac:	e03c      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 80063ae:	78fb      	ldrb	r3, [r7, #3]
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d102      	bne.n	80063ba <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 80063b4:	2302      	movs	r3, #2
 80063b6:	75fb      	strb	r3, [r7, #23]
            break;
 80063b8:	e036      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80063ba:	78fb      	ldrb	r3, [r7, #3]
 80063bc:	75fb      	strb	r3, [r7, #23]
            break;
 80063be:	e033      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 80063c0:	78fb      	ldrb	r3, [r7, #3]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d102      	bne.n	80063cc <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 80063c6:	2303      	movs	r3, #3
 80063c8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80063ca:	e02d      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 80063cc:	78fb      	ldrb	r3, [r7, #3]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d102      	bne.n	80063d8 <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 80063d2:	2303      	movs	r3, #3
 80063d4:	75fb      	strb	r3, [r7, #23]
            break;
 80063d6:	e027      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 80063d8:	78fb      	ldrb	r3, [r7, #3]
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d102      	bne.n	80063e4 <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 80063de:	2303      	movs	r3, #3
 80063e0:	75fb      	strb	r3, [r7, #23]
            break;
 80063e2:	e021      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80063e4:	78fb      	ldrb	r3, [r7, #3]
 80063e6:	75fb      	strb	r3, [r7, #23]
            break;
 80063e8:	e01e      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 80063ea:	78fb      	ldrb	r3, [r7, #3]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d102      	bne.n	80063f6 <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80063f0:	2304      	movs	r3, #4
 80063f2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80063f4:	e018      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d102      	bne.n	8006402 <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80063fc:	2304      	movs	r3, #4
 80063fe:	75fb      	strb	r3, [r7, #23]
            break;
 8006400:	e012      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8006402:	78fb      	ldrb	r3, [r7, #3]
 8006404:	2b02      	cmp	r3, #2
 8006406:	d102      	bne.n	800640e <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8006408:	2304      	movs	r3, #4
 800640a:	75fb      	strb	r3, [r7, #23]
            break;
 800640c:	e00c      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 800640e:	78fb      	ldrb	r3, [r7, #3]
 8006410:	2b03      	cmp	r3, #3
 8006412:	d102      	bne.n	800641a <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8006414:	2304      	movs	r3, #4
 8006416:	75fb      	strb	r3, [r7, #23]
            break;
 8006418:	e006      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800641a:	78fb      	ldrb	r3, [r7, #3]
 800641c:	75fb      	strb	r3, [r7, #23]
            break;
 800641e:	e003      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8006420:	78fb      	ldrb	r3, [r7, #3]
 8006422:	75fb      	strb	r3, [r7, #23]
            break;
 8006424:	e000      	b.n	8006428 <lsm6dso_gy_data_rate_set+0x1b0>
        }
      }
 8006426:	bf00      	nop
    }
  }

  if (ret == 0)
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d107      	bne.n	800643e <lsm6dso_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 800642e:	f107 0208 	add.w	r2, r7, #8
 8006432:	2301      	movs	r3, #1
 8006434:	2111      	movs	r1, #17
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f7ff fd2c 	bl	8005e94 <lsm6dso_read_reg>
 800643c:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d10f      	bne.n	8006464 <lsm6dso_gy_data_rate_set+0x1ec>
  {
    reg.odr_g = (uint8_t) odr_gy;
 8006444:	7dfb      	ldrb	r3, [r7, #23]
 8006446:	f003 030f 	and.w	r3, r3, #15
 800644a:	b2da      	uxtb	r2, r3
 800644c:	7a3b      	ldrb	r3, [r7, #8]
 800644e:	f362 1307 	bfi	r3, r2, #4, #4
 8006452:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8006454:	f107 0208 	add.w	r2, r7, #8
 8006458:	2301      	movs	r3, #1
 800645a:	2111      	movs	r1, #17
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f7ff fd31 	bl	8005ec4 <lsm6dso_write_reg>
 8006462:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8006464:	693b      	ldr	r3, [r7, #16]
}
 8006466:	4618      	mov	r0, r3
 8006468:	3718      	adds	r7, #24
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop

08006470 <lsm6dso_gy_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t *val)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 800647a:	f107 0208 	add.w	r2, r7, #8
 800647e:	2301      	movs	r3, #1
 8006480:	2111      	movs	r1, #17
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f7ff fd06 	bl	8005e94 <lsm6dso_read_reg>
 8006488:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_g)
 800648a:	7a3b      	ldrb	r3, [r7, #8]
 800648c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b0a      	cmp	r3, #10
 8006494:	d844      	bhi.n	8006520 <lsm6dso_gy_data_rate_get+0xb0>
 8006496:	a201      	add	r2, pc, #4	; (adr r2, 800649c <lsm6dso_gy_data_rate_get+0x2c>)
 8006498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800649c:	080064c9 	.word	0x080064c9
 80064a0:	080064d1 	.word	0x080064d1
 80064a4:	080064d9 	.word	0x080064d9
 80064a8:	080064e1 	.word	0x080064e1
 80064ac:	080064e9 	.word	0x080064e9
 80064b0:	080064f1 	.word	0x080064f1
 80064b4:	080064f9 	.word	0x080064f9
 80064b8:	08006501 	.word	0x08006501
 80064bc:	08006509 	.word	0x08006509
 80064c0:	08006511 	.word	0x08006511
 80064c4:	08006519 	.word	0x08006519
  {
    case LSM6DSO_GY_ODR_OFF:
      *val = LSM6DSO_GY_ODR_OFF;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	2200      	movs	r2, #0
 80064cc:	701a      	strb	r2, [r3, #0]
      break;
 80064ce:	e02b      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_12Hz5:
      *val = LSM6DSO_GY_ODR_12Hz5;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	2201      	movs	r2, #1
 80064d4:	701a      	strb	r2, [r3, #0]
      break;
 80064d6:	e027      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_26Hz:
      *val = LSM6DSO_GY_ODR_26Hz;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	2202      	movs	r2, #2
 80064dc:	701a      	strb	r2, [r3, #0]
      break;
 80064de:	e023      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_52Hz:
      *val = LSM6DSO_GY_ODR_52Hz;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	2203      	movs	r2, #3
 80064e4:	701a      	strb	r2, [r3, #0]
      break;
 80064e6:	e01f      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_104Hz:
      *val = LSM6DSO_GY_ODR_104Hz;
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	2204      	movs	r2, #4
 80064ec:	701a      	strb	r2, [r3, #0]
      break;
 80064ee:	e01b      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_208Hz:
      *val = LSM6DSO_GY_ODR_208Hz;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2205      	movs	r2, #5
 80064f4:	701a      	strb	r2, [r3, #0]
      break;
 80064f6:	e017      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_417Hz:
      *val = LSM6DSO_GY_ODR_417Hz;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	2206      	movs	r2, #6
 80064fc:	701a      	strb	r2, [r3, #0]
      break;
 80064fe:	e013      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_833Hz:
      *val = LSM6DSO_GY_ODR_833Hz;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	2207      	movs	r2, #7
 8006504:	701a      	strb	r2, [r3, #0]
      break;
 8006506:	e00f      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_1667Hz:
      *val = LSM6DSO_GY_ODR_1667Hz;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	2208      	movs	r2, #8
 800650c:	701a      	strb	r2, [r3, #0]
      break;
 800650e:	e00b      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_3333Hz:
      *val = LSM6DSO_GY_ODR_3333Hz;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	2209      	movs	r2, #9
 8006514:	701a      	strb	r2, [r3, #0]
      break;
 8006516:	e007      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_6667Hz:
      *val = LSM6DSO_GY_ODR_6667Hz;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	220a      	movs	r2, #10
 800651c:	701a      	strb	r2, [r3, #0]
      break;
 800651e:	e003      	b.n	8006528 <lsm6dso_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSO_GY_ODR_OFF;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	2200      	movs	r2, #0
 8006524:	701a      	strb	r2, [r3, #0]
      break;
 8006526:	bf00      	nop
  }

  return ret;
 8006528:	68fb      	ldr	r3, [r7, #12]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop

08006534 <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	460b      	mov	r3, r1
 800653e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8006540:	f107 0208 	add.w	r2, r7, #8
 8006544:	2301      	movs	r3, #1
 8006546:	2112      	movs	r1, #18
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f7ff fca3 	bl	8005e94 <lsm6dso_read_reg>
 800654e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10f      	bne.n	8006576 <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8006556:	78fb      	ldrb	r3, [r7, #3]
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	b2da      	uxtb	r2, r3
 800655e:	7a3b      	ldrb	r3, [r7, #8]
 8006560:	f362 1386 	bfi	r3, r2, #6, #1
 8006564:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8006566:	f107 0208 	add.w	r2, r7, #8
 800656a:	2301      	movs	r3, #1
 800656c:	2112      	movs	r1, #18
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f7ff fca8 	bl	8005ec4 <lsm6dso_write_reg>
 8006574:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006576:	68fb      	ldr	r3, [r7, #12]
}
 8006578:	4618      	mov	r0, r3
 800657a:	3710      	adds	r7, #16
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}

08006580 <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b086      	sub	sp, #24
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 800658a:	f107 020c 	add.w	r2, r7, #12
 800658e:	2306      	movs	r3, #6
 8006590:	2122      	movs	r1, #34	; 0x22
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f7ff fc7e 	bl	8005e94 <lsm6dso_read_reg>
 8006598:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800659a:	7b7b      	ldrb	r3, [r7, #13]
 800659c:	b21a      	sxth	r2, r3
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	021b      	lsls	r3, r3, #8
 80065ac:	b29a      	uxth	r2, r3
 80065ae:	7b3b      	ldrb	r3, [r7, #12]
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	4413      	add	r3, r2
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	b21a      	sxth	r2, r3
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80065bc:	7bfa      	ldrb	r2, [r7, #15]
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	3302      	adds	r3, #2
 80065c2:	b212      	sxth	r2, r2
 80065c4:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	3302      	adds	r3, #2
 80065ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	021b      	lsls	r3, r3, #8
 80065d2:	b29a      	uxth	r2, r3
 80065d4:	7bbb      	ldrb	r3, [r7, #14]
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	4413      	add	r3, r2
 80065da:	b29a      	uxth	r2, r3
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	3302      	adds	r3, #2
 80065e0:	b212      	sxth	r2, r2
 80065e2:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80065e4:	7c7a      	ldrb	r2, [r7, #17]
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	3304      	adds	r3, #4
 80065ea:	b212      	sxth	r2, r2
 80065ec:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	3304      	adds	r3, #4
 80065f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	021b      	lsls	r3, r3, #8
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	7c3b      	ldrb	r3, [r7, #16]
 80065fe:	b29b      	uxth	r3, r3
 8006600:	4413      	add	r3, r2
 8006602:	b29a      	uxth	r2, r3
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	3304      	adds	r3, #4
 8006608:	b212      	sxth	r2, r2
 800660a:	801a      	strh	r2, [r3, #0]

  return ret;
 800660c:	697b      	ldr	r3, [r7, #20]
}
 800660e:	4618      	mov	r0, r3
 8006610:	3718      	adds	r7, #24
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}

08006616 <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006616:	b580      	push	{r7, lr}
 8006618:	b086      	sub	sp, #24
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
 800661e:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8006620:	f107 020c 	add.w	r2, r7, #12
 8006624:	2306      	movs	r3, #6
 8006626:	2128      	movs	r1, #40	; 0x28
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f7ff fc33 	bl	8005e94 <lsm6dso_read_reg>
 800662e:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006630:	7b7b      	ldrb	r3, [r7, #13]
 8006632:	b21a      	sxth	r2, r3
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800663e:	b29b      	uxth	r3, r3
 8006640:	021b      	lsls	r3, r3, #8
 8006642:	b29a      	uxth	r2, r3
 8006644:	7b3b      	ldrb	r3, [r7, #12]
 8006646:	b29b      	uxth	r3, r3
 8006648:	4413      	add	r3, r2
 800664a:	b29b      	uxth	r3, r3
 800664c:	b21a      	sxth	r2, r3
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006652:	7bfa      	ldrb	r2, [r7, #15]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	3302      	adds	r3, #2
 8006658:	b212      	sxth	r2, r2
 800665a:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	3302      	adds	r3, #2
 8006660:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006664:	b29b      	uxth	r3, r3
 8006666:	021b      	lsls	r3, r3, #8
 8006668:	b29a      	uxth	r2, r3
 800666a:	7bbb      	ldrb	r3, [r7, #14]
 800666c:	b29b      	uxth	r3, r3
 800666e:	4413      	add	r3, r2
 8006670:	b29a      	uxth	r2, r3
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	3302      	adds	r3, #2
 8006676:	b212      	sxth	r2, r2
 8006678:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800667a:	7c7a      	ldrb	r2, [r7, #17]
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	3304      	adds	r3, #4
 8006680:	b212      	sxth	r2, r2
 8006682:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	3304      	adds	r3, #4
 8006688:	f9b3 3000 	ldrsh.w	r3, [r3]
 800668c:	b29b      	uxth	r3, r3
 800668e:	021b      	lsls	r3, r3, #8
 8006690:	b29a      	uxth	r2, r3
 8006692:	7c3b      	ldrb	r3, [r7, #16]
 8006694:	b29b      	uxth	r3, r3
 8006696:	4413      	add	r3, r2
 8006698:	b29a      	uxth	r2, r3
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	3304      	adds	r3, #4
 800669e:	b212      	sxth	r2, r2
 80066a0:	801a      	strh	r2, [r3, #0]

  return ret;
 80066a2:	697b      	ldr	r3, [r7, #20]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3718      	adds	r7, #24
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	460b      	mov	r3, r1
 80066b6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 80066b8:	f107 0208 	add.w	r2, r7, #8
 80066bc:	2301      	movs	r3, #1
 80066be:	2101      	movs	r1, #1
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f7ff fbe7 	bl	8005e94 <lsm6dso_read_reg>
 80066c6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d10f      	bne.n	80066ee <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 80066ce:	78fb      	ldrb	r3, [r7, #3]
 80066d0:	f003 0303 	and.w	r3, r3, #3
 80066d4:	b2da      	uxtb	r2, r3
 80066d6:	7a3b      	ldrb	r3, [r7, #8]
 80066d8:	f362 1387 	bfi	r3, r2, #6, #2
 80066dc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 80066de:	f107 0208 	add.w	r2, r7, #8
 80066e2:	2301      	movs	r3, #1
 80066e4:	2101      	movs	r1, #1
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7ff fbec 	bl	8005ec4 <lsm6dso_write_reg>
 80066ec:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80066ee:	68fb      	ldr	r3, [r7, #12]
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3710      	adds	r7, #16
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	460b      	mov	r3, r1
 8006702:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8006704:	f107 0208 	add.w	r2, r7, #8
 8006708:	2301      	movs	r3, #1
 800670a:	2112      	movs	r1, #18
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f7ff fbc1 	bl	8005e94 <lsm6dso_read_reg>
 8006712:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10f      	bne.n	800673a <lsm6dso_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 800671a:	78fb      	ldrb	r3, [r7, #3]
 800671c:	f003 0301 	and.w	r3, r3, #1
 8006720:	b2da      	uxtb	r2, r3
 8006722:	7a3b      	ldrb	r3, [r7, #8]
 8006724:	f362 0382 	bfi	r3, r2, #2, #1
 8006728:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800672a:	f107 0208 	add.w	r2, r7, #8
 800672e:	2301      	movs	r3, #1
 8006730:	2112      	movs	r1, #18
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7ff fbc6 	bl	8005ec4 <lsm6dso_write_reg>
 8006738:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800673a:	68fb      	ldr	r3, [r7, #12]
}
 800673c:	4618      	mov	r0, r3
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	460b      	mov	r3, r1
 800674e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8006750:	f107 020c 	add.w	r2, r7, #12
 8006754:	2301      	movs	r3, #1
 8006756:	2118      	movs	r1, #24
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f7ff fb9b 	bl	8005e94 <lsm6dso_read_reg>
 800675e:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d111      	bne.n	800678a <lsm6dso_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8006766:	78fb      	ldrb	r3, [r7, #3]
 8006768:	09db      	lsrs	r3, r3, #7
 800676a:	b2db      	uxtb	r3, r3
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	b2da      	uxtb	r2, r3
 8006772:	7b3b      	ldrb	r3, [r7, #12]
 8006774:	f362 0341 	bfi	r3, r2, #1, #1
 8006778:	733b      	strb	r3, [r7, #12]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 800677a:	f107 020c 	add.w	r2, r7, #12
 800677e:	2301      	movs	r3, #1
 8006780:	2118      	movs	r1, #24
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f7ff fb9e 	bl	8005ec4 <lsm6dso_write_reg>
 8006788:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d107      	bne.n	80067a0 <lsm6dso_i3c_disable_set+0x5c>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 8006790:	f107 0210 	add.w	r2, r7, #16
 8006794:	2301      	movs	r3, #1
 8006796:	2162      	movs	r1, #98	; 0x62
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f7ff fb7b 	bl	8005e94 <lsm6dso_read_reg>
 800679e:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10f      	bne.n	80067c6 <lsm6dso_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80067a6:	78fb      	ldrb	r3, [r7, #3]
 80067a8:	f003 0303 	and.w	r3, r3, #3
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	7c3b      	ldrb	r3, [r7, #16]
 80067b0:	f362 03c4 	bfi	r3, r2, #3, #2
 80067b4:	743b      	strb	r3, [r7, #16]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 80067b6:	f107 0210 	add.w	r2, r7, #16
 80067ba:	2301      	movs	r3, #1
 80067bc:	2162      	movs	r1, #98	; 0x62
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f7ff fb80 	bl	8005ec4 <lsm6dso_write_reg>
 80067c4:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 80067c6:	697b      	ldr	r3, [r7, #20]
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3718      	adds	r7, #24
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	460b      	mov	r3, r1
 80067da:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 80067dc:	f107 0208 	add.w	r2, r7, #8
 80067e0:	2301      	movs	r3, #1
 80067e2:	210a      	movs	r1, #10
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f7ff fb55 	bl	8005e94 <lsm6dso_read_reg>
 80067ea:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10f      	bne.n	8006812 <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 80067f2:	78fb      	ldrb	r3, [r7, #3]
 80067f4:	f003 0307 	and.w	r3, r3, #7
 80067f8:	b2da      	uxtb	r2, r3
 80067fa:	7a3b      	ldrb	r3, [r7, #8]
 80067fc:	f362 0302 	bfi	r3, r2, #0, #3
 8006800:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8006802:	f107 0208 	add.w	r2, r7, #8
 8006806:	2301      	movs	r3, #1
 8006808:	210a      	movs	r1, #10
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f7ff fb5a 	bl	8005ec4 <lsm6dso_write_reg>
 8006810:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006812:	68fb      	ldr	r3, [r7, #12]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b084      	sub	sp, #16
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8006826:	2102      	movs	r1, #2
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7ff ff3f 	bl	80066ac <lsm6dso_mem_bank_set>
 800682e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d106      	bne.n	8006844 <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 8006836:	2302      	movs	r3, #2
 8006838:	683a      	ldr	r2, [r7, #0]
 800683a:	2146      	movs	r1, #70	; 0x46
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f7ff fb29 	bl	8005e94 <lsm6dso_read_reg>
 8006842:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d104      	bne.n	8006854 <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 800684a:	2100      	movs	r1, #0
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f7ff ff2d 	bl	80066ac <lsm6dso_mem_bank_set>
 8006852:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006854:	68fb      	ldr	r3, [r7, #12]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
	...

08006860 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 800686a:	2102      	movs	r1, #2
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f7ff ff1d 	bl	80066ac <lsm6dso_mem_bank_set>
 8006872:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d107      	bne.n	800688a <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 800687a:	f107 0208 	add.w	r2, r7, #8
 800687e:	2301      	movs	r3, #1
 8006880:	215f      	movs	r1, #95	; 0x5f
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f7ff fb06 	bl	8005e94 <lsm6dso_read_reg>
 8006888:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d12a      	bne.n	80068e6 <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 8006890:	7a3b      	ldrb	r3, [r7, #8]
 8006892:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006896:	b2db      	uxtb	r3, r3
 8006898:	2b03      	cmp	r3, #3
 800689a:	d81b      	bhi.n	80068d4 <lsm6dso_fsm_data_rate_get+0x74>
 800689c:	a201      	add	r2, pc, #4	; (adr r2, 80068a4 <lsm6dso_fsm_data_rate_get+0x44>)
 800689e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068a2:	bf00      	nop
 80068a4:	080068b5 	.word	0x080068b5
 80068a8:	080068bd 	.word	0x080068bd
 80068ac:	080068c5 	.word	0x080068c5
 80068b0:	080068cd 	.word	0x080068cd
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	2200      	movs	r2, #0
 80068b8:	701a      	strb	r2, [r3, #0]
        break;
 80068ba:	e00f      	b.n	80068dc <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	2201      	movs	r2, #1
 80068c0:	701a      	strb	r2, [r3, #0]
        break;
 80068c2:	e00b      	b.n	80068dc <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	2202      	movs	r2, #2
 80068c8:	701a      	strb	r2, [r3, #0]
        break;
 80068ca:	e007      	b.n	80068dc <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	2203      	movs	r2, #3
 80068d0:	701a      	strb	r2, [r3, #0]
        break;
 80068d2:	e003      	b.n	80068dc <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	2200      	movs	r2, #0
 80068d8:	701a      	strb	r2, [r3, #0]
        break;
 80068da:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 80068dc:	2100      	movs	r1, #0
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f7ff fee4 	bl	80066ac <lsm6dso_mem_bank_set>
 80068e4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80068e6:	68fb      	ldr	r3, [r7, #12]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80068f6:	2300      	movs	r3, #0
 80068f8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80068fa:	2003      	movs	r0, #3
 80068fc:	f000 f960 	bl	8006bc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006900:	200f      	movs	r0, #15
 8006902:	f000 f80d 	bl	8006920 <HAL_InitTick>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d002      	beq.n	8006912 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	71fb      	strb	r3, [r7, #7]
 8006910:	e001      	b.n	8006916 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006912:	f7fd ffb3 	bl	800487c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006916:	79fb      	ldrb	r3, [r7, #7]
}
 8006918:	4618      	mov	r0, r3
 800691a:	3708      	adds	r7, #8
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006928:	2300      	movs	r3, #0
 800692a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800692c:	4b17      	ldr	r3, [pc, #92]	; (800698c <HAL_InitTick+0x6c>)
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d023      	beq.n	800697c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006934:	4b16      	ldr	r3, [pc, #88]	; (8006990 <HAL_InitTick+0x70>)
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	4b14      	ldr	r3, [pc, #80]	; (800698c <HAL_InitTick+0x6c>)
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	4619      	mov	r1, r3
 800693e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006942:	fbb3 f3f1 	udiv	r3, r3, r1
 8006946:	fbb2 f3f3 	udiv	r3, r2, r3
 800694a:	4618      	mov	r0, r3
 800694c:	f000 f96d 	bl	8006c2a <HAL_SYSTICK_Config>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d10f      	bne.n	8006976 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b0f      	cmp	r3, #15
 800695a:	d809      	bhi.n	8006970 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800695c:	2200      	movs	r2, #0
 800695e:	6879      	ldr	r1, [r7, #4]
 8006960:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006964:	f000 f937 	bl	8006bd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006968:	4a0a      	ldr	r2, [pc, #40]	; (8006994 <HAL_InitTick+0x74>)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6013      	str	r3, [r2, #0]
 800696e:	e007      	b.n	8006980 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006970:	2301      	movs	r3, #1
 8006972:	73fb      	strb	r3, [r7, #15]
 8006974:	e004      	b.n	8006980 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	73fb      	strb	r3, [r7, #15]
 800697a:	e001      	b.n	8006980 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006980:	7bfb      	ldrb	r3, [r7, #15]
}
 8006982:	4618      	mov	r0, r3
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	20000018 	.word	0x20000018
 8006990:	20000010 	.word	0x20000010
 8006994:	20000014 	.word	0x20000014

08006998 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006998:	b480      	push	{r7}
 800699a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800699c:	4b06      	ldr	r3, [pc, #24]	; (80069b8 <HAL_IncTick+0x20>)
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	461a      	mov	r2, r3
 80069a2:	4b06      	ldr	r3, [pc, #24]	; (80069bc <HAL_IncTick+0x24>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4413      	add	r3, r2
 80069a8:	4a04      	ldr	r2, [pc, #16]	; (80069bc <HAL_IncTick+0x24>)
 80069aa:	6013      	str	r3, [r2, #0]
}
 80069ac:	bf00      	nop
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	20000018 	.word	0x20000018
 80069bc:	20000f8c 	.word	0x20000f8c

080069c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80069c0:	b480      	push	{r7}
 80069c2:	af00      	add	r7, sp, #0
  return uwTick;
 80069c4:	4b03      	ldr	r3, [pc, #12]	; (80069d4 <HAL_GetTick+0x14>)
 80069c6:	681b      	ldr	r3, [r3, #0]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	20000f8c 	.word	0x20000f8c

080069d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80069e0:	f7ff ffee 	bl	80069c0 <HAL_GetTick>
 80069e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069f0:	d005      	beq.n	80069fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80069f2:	4b0a      	ldr	r3, [pc, #40]	; (8006a1c <HAL_Delay+0x44>)
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	461a      	mov	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	4413      	add	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80069fe:	bf00      	nop
 8006a00:	f7ff ffde 	bl	80069c0 <HAL_GetTick>
 8006a04:	4602      	mov	r2, r0
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d8f7      	bhi.n	8006a00 <HAL_Delay+0x28>
  {
  }
}
 8006a10:	bf00      	nop
 8006a12:	bf00      	nop
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20000018 	.word	0x20000018

08006a20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b085      	sub	sp, #20
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f003 0307 	and.w	r3, r3, #7
 8006a2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a30:	4b0c      	ldr	r3, [pc, #48]	; (8006a64 <__NVIC_SetPriorityGrouping+0x44>)
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a36:	68ba      	ldr	r2, [r7, #8]
 8006a38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a52:	4a04      	ldr	r2, [pc, #16]	; (8006a64 <__NVIC_SetPriorityGrouping+0x44>)
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	60d3      	str	r3, [r2, #12]
}
 8006a58:	bf00      	nop
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr
 8006a64:	e000ed00 	.word	0xe000ed00

08006a68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a6c:	4b04      	ldr	r3, [pc, #16]	; (8006a80 <__NVIC_GetPriorityGrouping+0x18>)
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	0a1b      	lsrs	r3, r3, #8
 8006a72:	f003 0307 	and.w	r3, r3, #7
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	e000ed00 	.word	0xe000ed00

08006a84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	db0b      	blt.n	8006aae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a96:	79fb      	ldrb	r3, [r7, #7]
 8006a98:	f003 021f 	and.w	r2, r3, #31
 8006a9c:	4907      	ldr	r1, [pc, #28]	; (8006abc <__NVIC_EnableIRQ+0x38>)
 8006a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aa2:	095b      	lsrs	r3, r3, #5
 8006aa4:	2001      	movs	r0, #1
 8006aa6:	fa00 f202 	lsl.w	r2, r0, r2
 8006aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006aae:	bf00      	nop
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr
 8006aba:	bf00      	nop
 8006abc:	e000e100 	.word	0xe000e100

08006ac0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	6039      	str	r1, [r7, #0]
 8006aca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	db0a      	blt.n	8006aea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	b2da      	uxtb	r2, r3
 8006ad8:	490c      	ldr	r1, [pc, #48]	; (8006b0c <__NVIC_SetPriority+0x4c>)
 8006ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ade:	0112      	lsls	r2, r2, #4
 8006ae0:	b2d2      	uxtb	r2, r2
 8006ae2:	440b      	add	r3, r1
 8006ae4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006ae8:	e00a      	b.n	8006b00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	4908      	ldr	r1, [pc, #32]	; (8006b10 <__NVIC_SetPriority+0x50>)
 8006af0:	79fb      	ldrb	r3, [r7, #7]
 8006af2:	f003 030f 	and.w	r3, r3, #15
 8006af6:	3b04      	subs	r3, #4
 8006af8:	0112      	lsls	r2, r2, #4
 8006afa:	b2d2      	uxtb	r2, r2
 8006afc:	440b      	add	r3, r1
 8006afe:	761a      	strb	r2, [r3, #24]
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr
 8006b0c:	e000e100 	.word	0xe000e100
 8006b10:	e000ed00 	.word	0xe000ed00

08006b14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b089      	sub	sp, #36	; 0x24
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f003 0307 	and.w	r3, r3, #7
 8006b26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	f1c3 0307 	rsb	r3, r3, #7
 8006b2e:	2b04      	cmp	r3, #4
 8006b30:	bf28      	it	cs
 8006b32:	2304      	movcs	r3, #4
 8006b34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	3304      	adds	r3, #4
 8006b3a:	2b06      	cmp	r3, #6
 8006b3c:	d902      	bls.n	8006b44 <NVIC_EncodePriority+0x30>
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	3b03      	subs	r3, #3
 8006b42:	e000      	b.n	8006b46 <NVIC_EncodePriority+0x32>
 8006b44:	2300      	movs	r3, #0
 8006b46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b52:	43da      	mvns	r2, r3
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	401a      	ands	r2, r3
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b5c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	fa01 f303 	lsl.w	r3, r1, r3
 8006b66:	43d9      	mvns	r1, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b6c:	4313      	orrs	r3, r2
         );
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3724      	adds	r7, #36	; 0x24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
	...

08006b7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	3b01      	subs	r3, #1
 8006b88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006b8c:	d301      	bcc.n	8006b92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e00f      	b.n	8006bb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b92:	4a0a      	ldr	r2, [pc, #40]	; (8006bbc <SysTick_Config+0x40>)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	3b01      	subs	r3, #1
 8006b98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b9a:	210f      	movs	r1, #15
 8006b9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ba0:	f7ff ff8e 	bl	8006ac0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ba4:	4b05      	ldr	r3, [pc, #20]	; (8006bbc <SysTick_Config+0x40>)
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006baa:	4b04      	ldr	r3, [pc, #16]	; (8006bbc <SysTick_Config+0x40>)
 8006bac:	2207      	movs	r2, #7
 8006bae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006bb0:	2300      	movs	r3, #0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3708      	adds	r7, #8
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	e000e010 	.word	0xe000e010

08006bc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f7ff ff29 	bl	8006a20 <__NVIC_SetPriorityGrouping>
}
 8006bce:	bf00      	nop
 8006bd0:	3708      	adds	r7, #8
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b086      	sub	sp, #24
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	4603      	mov	r3, r0
 8006bde:	60b9      	str	r1, [r7, #8]
 8006be0:	607a      	str	r2, [r7, #4]
 8006be2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006be4:	2300      	movs	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006be8:	f7ff ff3e 	bl	8006a68 <__NVIC_GetPriorityGrouping>
 8006bec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	68b9      	ldr	r1, [r7, #8]
 8006bf2:	6978      	ldr	r0, [r7, #20]
 8006bf4:	f7ff ff8e 	bl	8006b14 <NVIC_EncodePriority>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bfe:	4611      	mov	r1, r2
 8006c00:	4618      	mov	r0, r3
 8006c02:	f7ff ff5d 	bl	8006ac0 <__NVIC_SetPriority>
}
 8006c06:	bf00      	nop
 8006c08:	3718      	adds	r7, #24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c0e:	b580      	push	{r7, lr}
 8006c10:	b082      	sub	sp, #8
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	4603      	mov	r3, r0
 8006c16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7ff ff31 	bl	8006a84 <__NVIC_EnableIRQ>
}
 8006c22:	bf00      	nop
 8006c24:	3708      	adds	r7, #8
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b082      	sub	sp, #8
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7ff ffa2 	bl	8006b7c <SysTick_Config>
 8006c38:	4603      	mov	r3, r0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
	...

08006c44 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d101      	bne.n	8006c56 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e08d      	b.n	8006d72 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	4b47      	ldr	r3, [pc, #284]	; (8006d7c <HAL_DMA_Init+0x138>)
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d80f      	bhi.n	8006c82 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	461a      	mov	r2, r3
 8006c68:	4b45      	ldr	r3, [pc, #276]	; (8006d80 <HAL_DMA_Init+0x13c>)
 8006c6a:	4413      	add	r3, r2
 8006c6c:	4a45      	ldr	r2, [pc, #276]	; (8006d84 <HAL_DMA_Init+0x140>)
 8006c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c72:	091b      	lsrs	r3, r3, #4
 8006c74:	009a      	lsls	r2, r3, #2
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a42      	ldr	r2, [pc, #264]	; (8006d88 <HAL_DMA_Init+0x144>)
 8006c7e:	641a      	str	r2, [r3, #64]	; 0x40
 8006c80:	e00e      	b.n	8006ca0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	461a      	mov	r2, r3
 8006c88:	4b40      	ldr	r3, [pc, #256]	; (8006d8c <HAL_DMA_Init+0x148>)
 8006c8a:	4413      	add	r3, r2
 8006c8c:	4a3d      	ldr	r2, [pc, #244]	; (8006d84 <HAL_DMA_Init+0x140>)
 8006c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c92:	091b      	lsrs	r3, r3, #4
 8006c94:	009a      	lsls	r2, r3, #2
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a3c      	ldr	r2, [pc, #240]	; (8006d90 <HAL_DMA_Init+0x14c>)
 8006c9e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2202      	movs	r2, #2
 8006ca4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006cb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	691b      	ldr	r3, [r3, #16]
 8006cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	699b      	ldr	r3, [r3, #24]
 8006cd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a1b      	ldr	r3, [r3, #32]
 8006ce2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 fa72 	bl	80071dc <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d00:	d102      	bne.n	8006d08 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d10:	b2d2      	uxtb	r2, r2
 8006d12:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006d1c:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d010      	beq.n	8006d48 <HAL_DMA_Init+0x104>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	2b04      	cmp	r3, #4
 8006d2c:	d80c      	bhi.n	8006d48 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 fa92 	bl	8007258 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d38:	2200      	movs	r2, #0
 8006d3a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006d44:	605a      	str	r2, [r3, #4]
 8006d46:	e008      	b.n	8006d5a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	40020407 	.word	0x40020407
 8006d80:	bffdfff8 	.word	0xbffdfff8
 8006d84:	cccccccd 	.word	0xcccccccd
 8006d88:	40020000 	.word	0x40020000
 8006d8c:	bffdfbf8 	.word	0xbffdfbf8
 8006d90:	40020400 	.word	0x40020400

08006d94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b086      	sub	sp, #24
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	607a      	str	r2, [r7, #4]
 8006da0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d101      	bne.n	8006db4 <HAL_DMA_Start_IT+0x20>
 8006db0:	2302      	movs	r3, #2
 8006db2:	e066      	b.n	8006e82 <HAL_DMA_Start_IT+0xee>
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d155      	bne.n	8006e74 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2202      	movs	r2, #2
 8006dcc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f022 0201 	bic.w	r2, r2, #1
 8006de4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	68b9      	ldr	r1, [r7, #8]
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 f9b6 	bl	800715e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d008      	beq.n	8006e0c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f042 020e 	orr.w	r2, r2, #14
 8006e08:	601a      	str	r2, [r3, #0]
 8006e0a:	e00f      	b.n	8006e2c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0204 	bic.w	r2, r2, #4
 8006e1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f042 020a 	orr.w	r2, r2, #10
 8006e2a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d007      	beq.n	8006e4a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e48:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d007      	beq.n	8006e62 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e60:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f042 0201 	orr.w	r2, r2, #1
 8006e70:	601a      	str	r2, [r3, #0]
 8006e72:	e005      	b.n	8006e80 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006e7c:	2302      	movs	r3, #2
 8006e7e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3718      	adds	r7, #24
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b085      	sub	sp, #20
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	d008      	beq.n	8006eb4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2204      	movs	r2, #4
 8006ea6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e040      	b.n	8006f36 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f022 020e 	bic.w	r2, r2, #14
 8006ec2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ece:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ed2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f022 0201 	bic.w	r2, r2, #1
 8006ee2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee8:	f003 021c 	and.w	r2, r3, #28
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef0:	2101      	movs	r1, #1
 8006ef2:	fa01 f202 	lsl.w	r2, r1, r2
 8006ef6:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006f00:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00c      	beq.n	8006f24 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f18:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006f22:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8006f34:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3714      	adds	r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr

08006f42 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b084      	sub	sp, #16
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	d005      	beq.n	8006f66 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2204      	movs	r2, #4
 8006f5e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	73fb      	strb	r3, [r7, #15]
 8006f64:	e047      	b.n	8006ff6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f022 020e 	bic.w	r2, r2, #14
 8006f74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f022 0201 	bic.w	r2, r2, #1
 8006f84:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f9a:	f003 021c 	and.w	r2, r3, #28
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8006fa8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006fb2:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00c      	beq.n	8006fd6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006fca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006fd4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d003      	beq.n	8006ff6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	4798      	blx	r3
    }
  }
  return status;
 8006ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800701c:	f003 031c 	and.w	r3, r3, #28
 8007020:	2204      	movs	r2, #4
 8007022:	409a      	lsls	r2, r3
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4013      	ands	r3, r2
 8007028:	2b00      	cmp	r3, #0
 800702a:	d026      	beq.n	800707a <HAL_DMA_IRQHandler+0x7a>
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	f003 0304 	and.w	r3, r3, #4
 8007032:	2b00      	cmp	r3, #0
 8007034:	d021      	beq.n	800707a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 0320 	and.w	r3, r3, #32
 8007040:	2b00      	cmp	r3, #0
 8007042:	d107      	bne.n	8007054 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f022 0204 	bic.w	r2, r2, #4
 8007052:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007058:	f003 021c 	and.w	r2, r3, #28
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007060:	2104      	movs	r1, #4
 8007062:	fa01 f202 	lsl.w	r2, r1, r2
 8007066:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800706c:	2b00      	cmp	r3, #0
 800706e:	d071      	beq.n	8007154 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007078:	e06c      	b.n	8007154 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800707e:	f003 031c 	and.w	r3, r3, #28
 8007082:	2202      	movs	r2, #2
 8007084:	409a      	lsls	r2, r3
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	4013      	ands	r3, r2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d02e      	beq.n	80070ec <HAL_DMA_IRQHandler+0xec>
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b00      	cmp	r3, #0
 8007096:	d029      	beq.n	80070ec <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0320 	and.w	r3, r3, #32
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10b      	bne.n	80070be <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f022 020a 	bic.w	r2, r2, #10
 80070b4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2201      	movs	r2, #1
 80070ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070c2:	f003 021c 	and.w	r2, r3, #28
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ca:	2102      	movs	r1, #2
 80070cc:	fa01 f202 	lsl.w	r2, r1, r2
 80070d0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d038      	beq.n	8007154 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80070ea:	e033      	b.n	8007154 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070f0:	f003 031c 	and.w	r3, r3, #28
 80070f4:	2208      	movs	r2, #8
 80070f6:	409a      	lsls	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	4013      	ands	r3, r2
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d02a      	beq.n	8007156 <HAL_DMA_IRQHandler+0x156>
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	f003 0308 	and.w	r3, r3, #8
 8007106:	2b00      	cmp	r3, #0
 8007108:	d025      	beq.n	8007156 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	681a      	ldr	r2, [r3, #0]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f022 020e 	bic.w	r2, r2, #14
 8007118:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800711e:	f003 021c 	and.w	r2, r3, #28
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007126:	2101      	movs	r1, #1
 8007128:	fa01 f202 	lsl.w	r2, r1, r2
 800712c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2201      	movs	r2, #1
 8007132:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007148:	2b00      	cmp	r3, #0
 800714a:	d004      	beq.n	8007156 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007154:	bf00      	nop
 8007156:	bf00      	nop
}
 8007158:	3710      	adds	r7, #16
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800715e:	b480      	push	{r7}
 8007160:	b085      	sub	sp, #20
 8007162:	af00      	add	r7, sp, #0
 8007164:	60f8      	str	r0, [r7, #12]
 8007166:	60b9      	str	r1, [r7, #8]
 8007168:	607a      	str	r2, [r7, #4]
 800716a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007174:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800717a:	2b00      	cmp	r3, #0
 800717c:	d004      	beq.n	8007188 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007186:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800718c:	f003 021c 	and.w	r2, r3, #28
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007194:	2101      	movs	r1, #1
 8007196:	fa01 f202 	lsl.w	r2, r1, r2
 800719a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	683a      	ldr	r2, [r7, #0]
 80071a2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	2b10      	cmp	r3, #16
 80071aa:	d108      	bne.n	80071be <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68ba      	ldr	r2, [r7, #8]
 80071ba:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80071bc:	e007      	b.n	80071ce <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	60da      	str	r2, [r3, #12]
}
 80071ce:	bf00      	nop
 80071d0:	3714      	adds	r7, #20
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
	...

080071dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	461a      	mov	r2, r3
 80071ea:	4b17      	ldr	r3, [pc, #92]	; (8007248 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d80a      	bhi.n	8007206 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071f4:	089b      	lsrs	r3, r3, #2
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80071fc:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	6493      	str	r3, [r2, #72]	; 0x48
 8007204:	e007      	b.n	8007216 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800720a:	089b      	lsrs	r3, r3, #2
 800720c:	009a      	lsls	r2, r3, #2
 800720e:	4b0f      	ldr	r3, [pc, #60]	; (800724c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007210:	4413      	add	r3, r2
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	b2db      	uxtb	r3, r3
 800721c:	3b08      	subs	r3, #8
 800721e:	4a0c      	ldr	r2, [pc, #48]	; (8007250 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007220:	fba2 2303 	umull	r2, r3, r2, r3
 8007224:	091b      	lsrs	r3, r3, #4
 8007226:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a0a      	ldr	r2, [pc, #40]	; (8007254 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800722c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f003 031f 	and.w	r3, r3, #31
 8007234:	2201      	movs	r2, #1
 8007236:	409a      	lsls	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800723c:	bf00      	nop
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr
 8007248:	40020407 	.word	0x40020407
 800724c:	4002081c 	.word	0x4002081c
 8007250:	cccccccd 	.word	0xcccccccd
 8007254:	40020880 	.word	0x40020880

08007258 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	b2db      	uxtb	r3, r3
 8007266:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	4b0b      	ldr	r3, [pc, #44]	; (8007298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800726c:	4413      	add	r3, r2
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	461a      	mov	r2, r3
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a08      	ldr	r2, [pc, #32]	; (800729c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800727a:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	3b01      	subs	r3, #1
 8007280:	f003 0303 	and.w	r3, r3, #3
 8007284:	2201      	movs	r2, #1
 8007286:	409a      	lsls	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800728c:	bf00      	nop
 800728e:	3714      	adds	r7, #20
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr
 8007298:	1000823f 	.word	0x1000823f
 800729c:	40020940 	.word	0x40020940

080072a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b087      	sub	sp, #28
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80072aa:	2300      	movs	r3, #0
 80072ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80072ae:	e166      	b.n	800757e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	2101      	movs	r1, #1
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	fa01 f303 	lsl.w	r3, r1, r3
 80072bc:	4013      	ands	r3, r2
 80072be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 8158 	beq.w	8007578 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f003 0303 	and.w	r3, r3, #3
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d005      	beq.n	80072e0 <HAL_GPIO_Init+0x40>
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f003 0303 	and.w	r3, r3, #3
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d130      	bne.n	8007342 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	005b      	lsls	r3, r3, #1
 80072ea:	2203      	movs	r2, #3
 80072ec:	fa02 f303 	lsl.w	r3, r2, r3
 80072f0:	43db      	mvns	r3, r3
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	4013      	ands	r3, r2
 80072f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	68da      	ldr	r2, [r3, #12]
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	fa02 f303 	lsl.w	r3, r2, r3
 8007304:	693a      	ldr	r2, [r7, #16]
 8007306:	4313      	orrs	r3, r2
 8007308:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	693a      	ldr	r2, [r7, #16]
 800730e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007316:	2201      	movs	r2, #1
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	fa02 f303 	lsl.w	r3, r2, r3
 800731e:	43db      	mvns	r3, r3
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	4013      	ands	r3, r2
 8007324:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	091b      	lsrs	r3, r3, #4
 800732c:	f003 0201 	and.w	r2, r3, #1
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	fa02 f303 	lsl.w	r3, r2, r3
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	4313      	orrs	r3, r2
 800733a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	693a      	ldr	r2, [r7, #16]
 8007340:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f003 0303 	and.w	r3, r3, #3
 800734a:	2b03      	cmp	r3, #3
 800734c:	d017      	beq.n	800737e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	005b      	lsls	r3, r3, #1
 8007358:	2203      	movs	r2, #3
 800735a:	fa02 f303 	lsl.w	r3, r2, r3
 800735e:	43db      	mvns	r3, r3
 8007360:	693a      	ldr	r2, [r7, #16]
 8007362:	4013      	ands	r3, r2
 8007364:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	689a      	ldr	r2, [r3, #8]
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	005b      	lsls	r3, r3, #1
 800736e:	fa02 f303 	lsl.w	r3, r2, r3
 8007372:	693a      	ldr	r2, [r7, #16]
 8007374:	4313      	orrs	r3, r2
 8007376:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	693a      	ldr	r2, [r7, #16]
 800737c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f003 0303 	and.w	r3, r3, #3
 8007386:	2b02      	cmp	r3, #2
 8007388:	d123      	bne.n	80073d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	08da      	lsrs	r2, r3, #3
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	3208      	adds	r2, #8
 8007392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007396:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	f003 0307 	and.w	r3, r3, #7
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	220f      	movs	r2, #15
 80073a2:	fa02 f303 	lsl.w	r3, r2, r3
 80073a6:	43db      	mvns	r3, r3
 80073a8:	693a      	ldr	r2, [r7, #16]
 80073aa:	4013      	ands	r3, r2
 80073ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	691a      	ldr	r2, [r3, #16]
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f003 0307 	and.w	r3, r3, #7
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	fa02 f303 	lsl.w	r3, r2, r3
 80073be:	693a      	ldr	r2, [r7, #16]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	08da      	lsrs	r2, r3, #3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	3208      	adds	r2, #8
 80073cc:	6939      	ldr	r1, [r7, #16]
 80073ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	005b      	lsls	r3, r3, #1
 80073dc:	2203      	movs	r2, #3
 80073de:	fa02 f303 	lsl.w	r3, r2, r3
 80073e2:	43db      	mvns	r3, r3
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	4013      	ands	r3, r2
 80073e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	f003 0203 	and.w	r2, r3, #3
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	005b      	lsls	r3, r3, #1
 80073f6:	fa02 f303 	lsl.w	r3, r2, r3
 80073fa:	693a      	ldr	r2, [r7, #16]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	693a      	ldr	r2, [r7, #16]
 8007404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 80b2 	beq.w	8007578 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007414:	4b61      	ldr	r3, [pc, #388]	; (800759c <HAL_GPIO_Init+0x2fc>)
 8007416:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007418:	4a60      	ldr	r2, [pc, #384]	; (800759c <HAL_GPIO_Init+0x2fc>)
 800741a:	f043 0301 	orr.w	r3, r3, #1
 800741e:	6613      	str	r3, [r2, #96]	; 0x60
 8007420:	4b5e      	ldr	r3, [pc, #376]	; (800759c <HAL_GPIO_Init+0x2fc>)
 8007422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	60bb      	str	r3, [r7, #8]
 800742a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800742c:	4a5c      	ldr	r2, [pc, #368]	; (80075a0 <HAL_GPIO_Init+0x300>)
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	089b      	lsrs	r3, r3, #2
 8007432:	3302      	adds	r3, #2
 8007434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007438:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	f003 0303 	and.w	r3, r3, #3
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	220f      	movs	r2, #15
 8007444:	fa02 f303 	lsl.w	r3, r2, r3
 8007448:	43db      	mvns	r3, r3
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4013      	ands	r3, r2
 800744e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007456:	d02b      	beq.n	80074b0 <HAL_GPIO_Init+0x210>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a52      	ldr	r2, [pc, #328]	; (80075a4 <HAL_GPIO_Init+0x304>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d025      	beq.n	80074ac <HAL_GPIO_Init+0x20c>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a51      	ldr	r2, [pc, #324]	; (80075a8 <HAL_GPIO_Init+0x308>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d01f      	beq.n	80074a8 <HAL_GPIO_Init+0x208>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a50      	ldr	r2, [pc, #320]	; (80075ac <HAL_GPIO_Init+0x30c>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d019      	beq.n	80074a4 <HAL_GPIO_Init+0x204>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a4f      	ldr	r2, [pc, #316]	; (80075b0 <HAL_GPIO_Init+0x310>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d013      	beq.n	80074a0 <HAL_GPIO_Init+0x200>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4a4e      	ldr	r2, [pc, #312]	; (80075b4 <HAL_GPIO_Init+0x314>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d00d      	beq.n	800749c <HAL_GPIO_Init+0x1fc>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a4d      	ldr	r2, [pc, #308]	; (80075b8 <HAL_GPIO_Init+0x318>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d007      	beq.n	8007498 <HAL_GPIO_Init+0x1f8>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a4c      	ldr	r2, [pc, #304]	; (80075bc <HAL_GPIO_Init+0x31c>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d101      	bne.n	8007494 <HAL_GPIO_Init+0x1f4>
 8007490:	2307      	movs	r3, #7
 8007492:	e00e      	b.n	80074b2 <HAL_GPIO_Init+0x212>
 8007494:	2308      	movs	r3, #8
 8007496:	e00c      	b.n	80074b2 <HAL_GPIO_Init+0x212>
 8007498:	2306      	movs	r3, #6
 800749a:	e00a      	b.n	80074b2 <HAL_GPIO_Init+0x212>
 800749c:	2305      	movs	r3, #5
 800749e:	e008      	b.n	80074b2 <HAL_GPIO_Init+0x212>
 80074a0:	2304      	movs	r3, #4
 80074a2:	e006      	b.n	80074b2 <HAL_GPIO_Init+0x212>
 80074a4:	2303      	movs	r3, #3
 80074a6:	e004      	b.n	80074b2 <HAL_GPIO_Init+0x212>
 80074a8:	2302      	movs	r3, #2
 80074aa:	e002      	b.n	80074b2 <HAL_GPIO_Init+0x212>
 80074ac:	2301      	movs	r3, #1
 80074ae:	e000      	b.n	80074b2 <HAL_GPIO_Init+0x212>
 80074b0:	2300      	movs	r3, #0
 80074b2:	697a      	ldr	r2, [r7, #20]
 80074b4:	f002 0203 	and.w	r2, r2, #3
 80074b8:	0092      	lsls	r2, r2, #2
 80074ba:	4093      	lsls	r3, r2
 80074bc:	693a      	ldr	r2, [r7, #16]
 80074be:	4313      	orrs	r3, r2
 80074c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80074c2:	4937      	ldr	r1, [pc, #220]	; (80075a0 <HAL_GPIO_Init+0x300>)
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	089b      	lsrs	r3, r3, #2
 80074c8:	3302      	adds	r3, #2
 80074ca:	693a      	ldr	r2, [r7, #16]
 80074cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80074d0:	4b3b      	ldr	r3, [pc, #236]	; (80075c0 <HAL_GPIO_Init+0x320>)
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	43db      	mvns	r3, r3
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	4013      	ands	r3, r2
 80074de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d003      	beq.n	80074f4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80074ec:	693a      	ldr	r2, [r7, #16]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80074f4:	4a32      	ldr	r2, [pc, #200]	; (80075c0 <HAL_GPIO_Init+0x320>)
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80074fa:	4b31      	ldr	r3, [pc, #196]	; (80075c0 <HAL_GPIO_Init+0x320>)
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	43db      	mvns	r3, r3
 8007504:	693a      	ldr	r2, [r7, #16]
 8007506:	4013      	ands	r3, r2
 8007508:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007512:	2b00      	cmp	r3, #0
 8007514:	d003      	beq.n	800751e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	4313      	orrs	r3, r2
 800751c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800751e:	4a28      	ldr	r2, [pc, #160]	; (80075c0 <HAL_GPIO_Init+0x320>)
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007524:	4b26      	ldr	r3, [pc, #152]	; (80075c0 <HAL_GPIO_Init+0x320>)
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	43db      	mvns	r3, r3
 800752e:	693a      	ldr	r2, [r7, #16]
 8007530:	4013      	ands	r3, r2
 8007532:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800753c:	2b00      	cmp	r3, #0
 800753e:	d003      	beq.n	8007548 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	4313      	orrs	r3, r2
 8007546:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007548:	4a1d      	ldr	r2, [pc, #116]	; (80075c0 <HAL_GPIO_Init+0x320>)
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800754e:	4b1c      	ldr	r3, [pc, #112]	; (80075c0 <HAL_GPIO_Init+0x320>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	43db      	mvns	r3, r3
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	4013      	ands	r3, r2
 800755c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007566:	2b00      	cmp	r3, #0
 8007568:	d003      	beq.n	8007572 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800756a:	693a      	ldr	r2, [r7, #16]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	4313      	orrs	r3, r2
 8007570:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007572:	4a13      	ldr	r2, [pc, #76]	; (80075c0 <HAL_GPIO_Init+0x320>)
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	3301      	adds	r3, #1
 800757c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	fa22 f303 	lsr.w	r3, r2, r3
 8007588:	2b00      	cmp	r3, #0
 800758a:	f47f ae91 	bne.w	80072b0 <HAL_GPIO_Init+0x10>
  }
}
 800758e:	bf00      	nop
 8007590:	bf00      	nop
 8007592:	371c      	adds	r7, #28
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr
 800759c:	40021000 	.word	0x40021000
 80075a0:	40010000 	.word	0x40010000
 80075a4:	48000400 	.word	0x48000400
 80075a8:	48000800 	.word	0x48000800
 80075ac:	48000c00 	.word	0x48000c00
 80075b0:	48001000 	.word	0x48001000
 80075b4:	48001400 	.word	0x48001400
 80075b8:	48001800 	.word	0x48001800
 80075bc:	48001c00 	.word	0x48001c00
 80075c0:	40010400 	.word	0x40010400

080075c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b087      	sub	sp, #28
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80075ce:	2300      	movs	r3, #0
 80075d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80075d2:	e0c9      	b.n	8007768 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80075d4:	2201      	movs	r2, #1
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	fa02 f303 	lsl.w	r3, r2, r3
 80075dc:	683a      	ldr	r2, [r7, #0]
 80075de:	4013      	ands	r3, r2
 80075e0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	f000 80bc 	beq.w	8007762 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80075ea:	4a66      	ldr	r2, [pc, #408]	; (8007784 <HAL_GPIO_DeInit+0x1c0>)
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	089b      	lsrs	r3, r3, #2
 80075f0:	3302      	adds	r3, #2
 80075f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075f6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f003 0303 	and.w	r3, r3, #3
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	220f      	movs	r2, #15
 8007602:	fa02 f303 	lsl.w	r3, r2, r3
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	4013      	ands	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007612:	d02b      	beq.n	800766c <HAL_GPIO_DeInit+0xa8>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a5c      	ldr	r2, [pc, #368]	; (8007788 <HAL_GPIO_DeInit+0x1c4>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d025      	beq.n	8007668 <HAL_GPIO_DeInit+0xa4>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a5b      	ldr	r2, [pc, #364]	; (800778c <HAL_GPIO_DeInit+0x1c8>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d01f      	beq.n	8007664 <HAL_GPIO_DeInit+0xa0>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a5a      	ldr	r2, [pc, #360]	; (8007790 <HAL_GPIO_DeInit+0x1cc>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d019      	beq.n	8007660 <HAL_GPIO_DeInit+0x9c>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a59      	ldr	r2, [pc, #356]	; (8007794 <HAL_GPIO_DeInit+0x1d0>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d013      	beq.n	800765c <HAL_GPIO_DeInit+0x98>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a58      	ldr	r2, [pc, #352]	; (8007798 <HAL_GPIO_DeInit+0x1d4>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d00d      	beq.n	8007658 <HAL_GPIO_DeInit+0x94>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a57      	ldr	r2, [pc, #348]	; (800779c <HAL_GPIO_DeInit+0x1d8>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d007      	beq.n	8007654 <HAL_GPIO_DeInit+0x90>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a56      	ldr	r2, [pc, #344]	; (80077a0 <HAL_GPIO_DeInit+0x1dc>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d101      	bne.n	8007650 <HAL_GPIO_DeInit+0x8c>
 800764c:	2307      	movs	r3, #7
 800764e:	e00e      	b.n	800766e <HAL_GPIO_DeInit+0xaa>
 8007650:	2308      	movs	r3, #8
 8007652:	e00c      	b.n	800766e <HAL_GPIO_DeInit+0xaa>
 8007654:	2306      	movs	r3, #6
 8007656:	e00a      	b.n	800766e <HAL_GPIO_DeInit+0xaa>
 8007658:	2305      	movs	r3, #5
 800765a:	e008      	b.n	800766e <HAL_GPIO_DeInit+0xaa>
 800765c:	2304      	movs	r3, #4
 800765e:	e006      	b.n	800766e <HAL_GPIO_DeInit+0xaa>
 8007660:	2303      	movs	r3, #3
 8007662:	e004      	b.n	800766e <HAL_GPIO_DeInit+0xaa>
 8007664:	2302      	movs	r3, #2
 8007666:	e002      	b.n	800766e <HAL_GPIO_DeInit+0xaa>
 8007668:	2301      	movs	r3, #1
 800766a:	e000      	b.n	800766e <HAL_GPIO_DeInit+0xaa>
 800766c:	2300      	movs	r3, #0
 800766e:	697a      	ldr	r2, [r7, #20]
 8007670:	f002 0203 	and.w	r2, r2, #3
 8007674:	0092      	lsls	r2, r2, #2
 8007676:	4093      	lsls	r3, r2
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	429a      	cmp	r2, r3
 800767c:	d132      	bne.n	80076e4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800767e:	4b49      	ldr	r3, [pc, #292]	; (80077a4 <HAL_GPIO_DeInit+0x1e0>)
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	43db      	mvns	r3, r3
 8007686:	4947      	ldr	r1, [pc, #284]	; (80077a4 <HAL_GPIO_DeInit+0x1e0>)
 8007688:	4013      	ands	r3, r2
 800768a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800768c:	4b45      	ldr	r3, [pc, #276]	; (80077a4 <HAL_GPIO_DeInit+0x1e0>)
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	43db      	mvns	r3, r3
 8007694:	4943      	ldr	r1, [pc, #268]	; (80077a4 <HAL_GPIO_DeInit+0x1e0>)
 8007696:	4013      	ands	r3, r2
 8007698:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800769a:	4b42      	ldr	r3, [pc, #264]	; (80077a4 <HAL_GPIO_DeInit+0x1e0>)
 800769c:	68da      	ldr	r2, [r3, #12]
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	43db      	mvns	r3, r3
 80076a2:	4940      	ldr	r1, [pc, #256]	; (80077a4 <HAL_GPIO_DeInit+0x1e0>)
 80076a4:	4013      	ands	r3, r2
 80076a6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80076a8:	4b3e      	ldr	r3, [pc, #248]	; (80077a4 <HAL_GPIO_DeInit+0x1e0>)
 80076aa:	689a      	ldr	r2, [r3, #8]
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	43db      	mvns	r3, r3
 80076b0:	493c      	ldr	r1, [pc, #240]	; (80077a4 <HAL_GPIO_DeInit+0x1e0>)
 80076b2:	4013      	ands	r3, r2
 80076b4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	f003 0303 	and.w	r3, r3, #3
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	220f      	movs	r2, #15
 80076c0:	fa02 f303 	lsl.w	r3, r2, r3
 80076c4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80076c6:	4a2f      	ldr	r2, [pc, #188]	; (8007784 <HAL_GPIO_DeInit+0x1c0>)
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	089b      	lsrs	r3, r3, #2
 80076cc:	3302      	adds	r3, #2
 80076ce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	43da      	mvns	r2, r3
 80076d6:	482b      	ldr	r0, [pc, #172]	; (8007784 <HAL_GPIO_DeInit+0x1c0>)
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	089b      	lsrs	r3, r3, #2
 80076dc:	400a      	ands	r2, r1
 80076de:	3302      	adds	r3, #2
 80076e0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	005b      	lsls	r3, r3, #1
 80076ec:	2103      	movs	r1, #3
 80076ee:	fa01 f303 	lsl.w	r3, r1, r3
 80076f2:	431a      	orrs	r2, r3
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	08da      	lsrs	r2, r3, #3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3208      	adds	r2, #8
 8007700:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	f003 0307 	and.w	r3, r3, #7
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	220f      	movs	r2, #15
 800770e:	fa02 f303 	lsl.w	r3, r2, r3
 8007712:	43db      	mvns	r3, r3
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	08d2      	lsrs	r2, r2, #3
 8007718:	4019      	ands	r1, r3
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	3208      	adds	r2, #8
 800771e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	689a      	ldr	r2, [r3, #8]
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	005b      	lsls	r3, r3, #1
 800772a:	2103      	movs	r1, #3
 800772c:	fa01 f303 	lsl.w	r3, r1, r3
 8007730:	43db      	mvns	r3, r3
 8007732:	401a      	ands	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	2101      	movs	r1, #1
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	fa01 f303 	lsl.w	r3, r1, r3
 8007744:	43db      	mvns	r3, r3
 8007746:	401a      	ands	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	68da      	ldr	r2, [r3, #12]
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	005b      	lsls	r3, r3, #1
 8007754:	2103      	movs	r1, #3
 8007756:	fa01 f303 	lsl.w	r3, r1, r3
 800775a:	43db      	mvns	r3, r3
 800775c:	401a      	ands	r2, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	3301      	adds	r3, #1
 8007766:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007768:	683a      	ldr	r2, [r7, #0]
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	fa22 f303 	lsr.w	r3, r2, r3
 8007770:	2b00      	cmp	r3, #0
 8007772:	f47f af2f 	bne.w	80075d4 <HAL_GPIO_DeInit+0x10>
  }
}
 8007776:	bf00      	nop
 8007778:	bf00      	nop
 800777a:	371c      	adds	r7, #28
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr
 8007784:	40010000 	.word	0x40010000
 8007788:	48000400 	.word	0x48000400
 800778c:	48000800 	.word	0x48000800
 8007790:	48000c00 	.word	0x48000c00
 8007794:	48001000 	.word	0x48001000
 8007798:	48001400 	.word	0x48001400
 800779c:	48001800 	.word	0x48001800
 80077a0:	48001c00 	.word	0x48001c00
 80077a4:	40010400 	.word	0x40010400

080077a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b085      	sub	sp, #20
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	460b      	mov	r3, r1
 80077b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	691a      	ldr	r2, [r3, #16]
 80077b8:	887b      	ldrh	r3, [r7, #2]
 80077ba:	4013      	ands	r3, r2
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d002      	beq.n	80077c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
 80077c4:	e001      	b.n	80077ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80077c6:	2300      	movs	r3, #0
 80077c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3714      	adds	r7, #20
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	460b      	mov	r3, r1
 80077e2:	807b      	strh	r3, [r7, #2]
 80077e4:	4613      	mov	r3, r2
 80077e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80077e8:	787b      	ldrb	r3, [r7, #1]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d003      	beq.n	80077f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80077ee:	887a      	ldrh	r2, [r7, #2]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80077f4:	e002      	b.n	80077fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80077f6:	887a      	ldrh	r2, [r7, #2]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007808:	b480      	push	{r7}
 800780a:	b085      	sub	sp, #20
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	695b      	ldr	r3, [r3, #20]
 8007818:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800781a:	887a      	ldrh	r2, [r7, #2]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	4013      	ands	r3, r2
 8007820:	041a      	lsls	r2, r3, #16
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	43d9      	mvns	r1, r3
 8007826:	887b      	ldrh	r3, [r7, #2]
 8007828:	400b      	ands	r3, r1
 800782a:	431a      	orrs	r2, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	619a      	str	r2, [r3, #24]
}
 8007830:	bf00      	nop
 8007832:	3714      	adds	r7, #20
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b082      	sub	sp, #8
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d101      	bne.n	800784e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e081      	b.n	8007952 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007854:	b2db      	uxtb	r3, r3
 8007856:	2b00      	cmp	r3, #0
 8007858:	d106      	bne.n	8007868 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f7fd f82e 	bl	80048c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2224      	movs	r2, #36	; 0x24
 800786c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f022 0201 	bic.w	r2, r2, #1
 800787e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685a      	ldr	r2, [r3, #4]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800788c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	689a      	ldr	r2, [r3, #8]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800789c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	68db      	ldr	r3, [r3, #12]
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d107      	bne.n	80078b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	689a      	ldr	r2, [r3, #8]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80078b2:	609a      	str	r2, [r3, #8]
 80078b4:	e006      	b.n	80078c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	689a      	ldr	r2, [r3, #8]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80078c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d104      	bne.n	80078d6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80078d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	6812      	ldr	r2, [r2, #0]
 80078e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80078e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80078f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	691a      	ldr	r2, [r3, #16]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	430a      	orrs	r2, r1
 8007912:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	69d9      	ldr	r1, [r3, #28]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a1a      	ldr	r2, [r3, #32]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	430a      	orrs	r2, r1
 8007922:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f042 0201 	orr.w	r2, r2, #1
 8007932:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2220      	movs	r2, #32
 800793e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2200      	movs	r2, #0
 8007946:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3708      	adds	r7, #8
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}

0800795a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800795a:	b580      	push	{r7, lr}
 800795c:	b082      	sub	sp, #8
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d101      	bne.n	800796c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	e021      	b.n	80079b0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2224      	movs	r2, #36	; 0x24
 8007970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f022 0201 	bic.w	r2, r2, #1
 8007982:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f7fc fffb 	bl	8004980 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3708      	adds	r7, #8
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b088      	sub	sp, #32
 80079bc:	af02      	add	r7, sp, #8
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	607a      	str	r2, [r7, #4]
 80079c2:	461a      	mov	r2, r3
 80079c4:	460b      	mov	r3, r1
 80079c6:	817b      	strh	r3, [r7, #10]
 80079c8:	4613      	mov	r3, r2
 80079ca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	2b20      	cmp	r3, #32
 80079d6:	f040 80da 	bne.w	8007b8e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d101      	bne.n	80079e8 <HAL_I2C_Master_Transmit+0x30>
 80079e4:	2302      	movs	r3, #2
 80079e6:	e0d3      	b.n	8007b90 <HAL_I2C_Master_Transmit+0x1d8>
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80079f0:	f7fe ffe6 	bl	80069c0 <HAL_GetTick>
 80079f4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	2319      	movs	r3, #25
 80079fc:	2201      	movs	r2, #1
 80079fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	f000 fdde 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d001      	beq.n	8007a12 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e0be      	b.n	8007b90 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2221      	movs	r2, #33	; 0x21
 8007a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2210      	movs	r2, #16
 8007a1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2200      	movs	r2, #0
 8007a26:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	893a      	ldrh	r2, [r7, #8]
 8007a32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	2bff      	cmp	r3, #255	; 0xff
 8007a42:	d90e      	bls.n	8007a62 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	22ff      	movs	r2, #255	; 0xff
 8007a48:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a4e:	b2da      	uxtb	r2, r3
 8007a50:	8979      	ldrh	r1, [r7, #10]
 8007a52:	4b51      	ldr	r3, [pc, #324]	; (8007b98 <HAL_I2C_Master_Transmit+0x1e0>)
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f000 ffd4 	bl	8008a08 <I2C_TransferConfig>
 8007a60:	e06c      	b.n	8007b3c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a66:	b29a      	uxth	r2, r3
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a70:	b2da      	uxtb	r2, r3
 8007a72:	8979      	ldrh	r1, [r7, #10]
 8007a74:	4b48      	ldr	r3, [pc, #288]	; (8007b98 <HAL_I2C_Master_Transmit+0x1e0>)
 8007a76:	9300      	str	r3, [sp, #0]
 8007a78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007a7c:	68f8      	ldr	r0, [r7, #12]
 8007a7e:	f000 ffc3 	bl	8008a08 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007a82:	e05b      	b.n	8007b3c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	6a39      	ldr	r1, [r7, #32]
 8007a88:	68f8      	ldr	r0, [r7, #12]
 8007a8a:	f000 fddb 	bl	8008644 <I2C_WaitOnTXISFlagUntilTimeout>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d001      	beq.n	8007a98 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e07b      	b.n	8007b90 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9c:	781a      	ldrb	r2, [r3, #0]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa8:	1c5a      	adds	r2, r3, #1
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	b29a      	uxth	r2, r3
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	b29a      	uxth	r2, r3
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d034      	beq.n	8007b3c <HAL_I2C_Master_Transmit+0x184>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d130      	bne.n	8007b3c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	6a3b      	ldr	r3, [r7, #32]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	2180      	movs	r1, #128	; 0x80
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	f000 fd6d 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d001      	beq.n	8007af4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e04d      	b.n	8007b90 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	2bff      	cmp	r3, #255	; 0xff
 8007afc:	d90e      	bls.n	8007b1c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	22ff      	movs	r2, #255	; 0xff
 8007b02:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	8979      	ldrh	r1, [r7, #10]
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	9300      	str	r3, [sp, #0]
 8007b10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 ff77 	bl	8008a08 <I2C_TransferConfig>
 8007b1a:	e00f      	b.n	8007b3c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b2a:	b2da      	uxtb	r2, r3
 8007b2c:	8979      	ldrh	r1, [r7, #10]
 8007b2e:	2300      	movs	r3, #0
 8007b30:	9300      	str	r3, [sp, #0]
 8007b32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	f000 ff66 	bl	8008a08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d19e      	bne.n	8007a84 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	6a39      	ldr	r1, [r7, #32]
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f000 fdba 	bl	80086c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e01a      	b.n	8007b90 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2220      	movs	r2, #32
 8007b60:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	6859      	ldr	r1, [r3, #4]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	4b0b      	ldr	r3, [pc, #44]	; (8007b9c <HAL_I2C_Master_Transmit+0x1e4>)
 8007b6e:	400b      	ands	r3, r1
 8007b70:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2220      	movs	r2, #32
 8007b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	e000      	b.n	8007b90 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8007b8e:	2302      	movs	r3, #2
  }
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3718      	adds	r7, #24
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	80002000 	.word	0x80002000
 8007b9c:	fe00e800 	.word	0xfe00e800

08007ba0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b088      	sub	sp, #32
 8007ba4:	af02      	add	r7, sp, #8
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	607a      	str	r2, [r7, #4]
 8007baa:	461a      	mov	r2, r3
 8007bac:	460b      	mov	r3, r1
 8007bae:	817b      	strh	r3, [r7, #10]
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	2b20      	cmp	r3, #32
 8007bbe:	f040 80db 	bne.w	8007d78 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d101      	bne.n	8007bd0 <HAL_I2C_Master_Receive+0x30>
 8007bcc:	2302      	movs	r3, #2
 8007bce:	e0d4      	b.n	8007d7a <HAL_I2C_Master_Receive+0x1da>
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007bd8:	f7fe fef2 	bl	80069c0 <HAL_GetTick>
 8007bdc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	2319      	movs	r3, #25
 8007be4:	2201      	movs	r2, #1
 8007be6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007bea:	68f8      	ldr	r0, [r7, #12]
 8007bec:	f000 fcea 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d001      	beq.n	8007bfa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e0bf      	b.n	8007d7a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2222      	movs	r2, #34	; 0x22
 8007bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2210      	movs	r2, #16
 8007c06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	893a      	ldrh	r2, [r7, #8]
 8007c1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	2bff      	cmp	r3, #255	; 0xff
 8007c2a:	d90e      	bls.n	8007c4a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	22ff      	movs	r2, #255	; 0xff
 8007c30:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c36:	b2da      	uxtb	r2, r3
 8007c38:	8979      	ldrh	r1, [r7, #10]
 8007c3a:	4b52      	ldr	r3, [pc, #328]	; (8007d84 <HAL_I2C_Master_Receive+0x1e4>)
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f000 fee0 	bl	8008a08 <I2C_TransferConfig>
 8007c48:	e06d      	b.n	8007d26 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c4e:	b29a      	uxth	r2, r3
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c58:	b2da      	uxtb	r2, r3
 8007c5a:	8979      	ldrh	r1, [r7, #10]
 8007c5c:	4b49      	ldr	r3, [pc, #292]	; (8007d84 <HAL_I2C_Master_Receive+0x1e4>)
 8007c5e:	9300      	str	r3, [sp, #0]
 8007c60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c64:	68f8      	ldr	r0, [r7, #12]
 8007c66:	f000 fecf 	bl	8008a08 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007c6a:	e05c      	b.n	8007d26 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	6a39      	ldr	r1, [r7, #32]
 8007c70:	68f8      	ldr	r0, [r7, #12]
 8007c72:	f000 fd63 	bl	800873c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d001      	beq.n	8007c80 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e07c      	b.n	8007d7a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8a:	b2d2      	uxtb	r2, r2
 8007c8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c92:	1c5a      	adds	r2, r3, #1
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	b29a      	uxth	r2, r3
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	3b01      	subs	r3, #1
 8007cac:	b29a      	uxth	r2, r3
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d034      	beq.n	8007d26 <HAL_I2C_Master_Receive+0x186>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d130      	bne.n	8007d26 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	6a3b      	ldr	r3, [r7, #32]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	2180      	movs	r1, #128	; 0x80
 8007cce:	68f8      	ldr	r0, [r7, #12]
 8007cd0:	f000 fc78 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d001      	beq.n	8007cde <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e04d      	b.n	8007d7a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	2bff      	cmp	r3, #255	; 0xff
 8007ce6:	d90e      	bls.n	8007d06 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	22ff      	movs	r2, #255	; 0xff
 8007cec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cf2:	b2da      	uxtb	r2, r3
 8007cf4:	8979      	ldrh	r1, [r7, #10]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	9300      	str	r3, [sp, #0]
 8007cfa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f000 fe82 	bl	8008a08 <I2C_TransferConfig>
 8007d04:	e00f      	b.n	8007d26 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d14:	b2da      	uxtb	r2, r3
 8007d16:	8979      	ldrh	r1, [r7, #10]
 8007d18:	2300      	movs	r3, #0
 8007d1a:	9300      	str	r3, [sp, #0]
 8007d1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	f000 fe71 	bl	8008a08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d19d      	bne.n	8007c6c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	6a39      	ldr	r1, [r7, #32]
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	f000 fcc5 	bl	80086c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d001      	beq.n	8007d44 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e01a      	b.n	8007d7a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	6859      	ldr	r1, [r3, #4]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	4b0c      	ldr	r3, [pc, #48]	; (8007d88 <HAL_I2C_Master_Receive+0x1e8>)
 8007d58:	400b      	ands	r3, r1
 8007d5a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2220      	movs	r2, #32
 8007d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007d74:	2300      	movs	r3, #0
 8007d76:	e000      	b.n	8007d7a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007d78:	2302      	movs	r3, #2
  }
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3718      	adds	r7, #24
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}
 8007d82:	bf00      	nop
 8007d84:	80002400 	.word	0x80002400
 8007d88:	fe00e800 	.word	0xfe00e800

08007d8c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b088      	sub	sp, #32
 8007d90:	af02      	add	r7, sp, #8
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	4608      	mov	r0, r1
 8007d96:	4611      	mov	r1, r2
 8007d98:	461a      	mov	r2, r3
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	817b      	strh	r3, [r7, #10]
 8007d9e:	460b      	mov	r3, r1
 8007da0:	813b      	strh	r3, [r7, #8]
 8007da2:	4613      	mov	r3, r2
 8007da4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	2b20      	cmp	r3, #32
 8007db0:	f040 80f9 	bne.w	8007fa6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007db4:	6a3b      	ldr	r3, [r7, #32]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d002      	beq.n	8007dc0 <HAL_I2C_Mem_Write+0x34>
 8007dba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d105      	bne.n	8007dcc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dc6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e0ed      	b.n	8007fa8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d101      	bne.n	8007dda <HAL_I2C_Mem_Write+0x4e>
 8007dd6:	2302      	movs	r3, #2
 8007dd8:	e0e6      	b.n	8007fa8 <HAL_I2C_Mem_Write+0x21c>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2201      	movs	r2, #1
 8007dde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007de2:	f7fe fded 	bl	80069c0 <HAL_GetTick>
 8007de6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	9300      	str	r3, [sp, #0]
 8007dec:	2319      	movs	r3, #25
 8007dee:	2201      	movs	r2, #1
 8007df0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f000 fbe5 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d001      	beq.n	8007e04 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007e00:	2301      	movs	r3, #1
 8007e02:	e0d1      	b.n	8007fa8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2221      	movs	r2, #33	; 0x21
 8007e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2240      	movs	r2, #64	; 0x40
 8007e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6a3a      	ldr	r2, [r7, #32]
 8007e1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007e24:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007e2c:	88f8      	ldrh	r0, [r7, #6]
 8007e2e:	893a      	ldrh	r2, [r7, #8]
 8007e30:	8979      	ldrh	r1, [r7, #10]
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	9301      	str	r3, [sp, #4]
 8007e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f000 faf5 	bl	800842c <I2C_RequestMemoryWrite>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d005      	beq.n	8007e54 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	e0a9      	b.n	8007fa8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	2bff      	cmp	r3, #255	; 0xff
 8007e5c:	d90e      	bls.n	8007e7c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	22ff      	movs	r2, #255	; 0xff
 8007e62:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e68:	b2da      	uxtb	r2, r3
 8007e6a:	8979      	ldrh	r1, [r7, #10]
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	9300      	str	r3, [sp, #0]
 8007e70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007e74:	68f8      	ldr	r0, [r7, #12]
 8007e76:	f000 fdc7 	bl	8008a08 <I2C_TransferConfig>
 8007e7a:	e00f      	b.n	8007e9c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e80:	b29a      	uxth	r2, r3
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e8a:	b2da      	uxtb	r2, r3
 8007e8c:	8979      	ldrh	r1, [r7, #10]
 8007e8e:	2300      	movs	r3, #0
 8007e90:	9300      	str	r3, [sp, #0]
 8007e92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f000 fdb6 	bl	8008a08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ea0:	68f8      	ldr	r0, [r7, #12]
 8007ea2:	f000 fbcf 	bl	8008644 <I2C_WaitOnTXISFlagUntilTimeout>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d001      	beq.n	8007eb0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	e07b      	b.n	8007fa8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb4:	781a      	ldrb	r2, [r3, #0]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec0:	1c5a      	adds	r2, r3, #1
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	3b01      	subs	r3, #1
 8007ece:	b29a      	uxth	r2, r3
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	b29a      	uxth	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d034      	beq.n	8007f54 <HAL_I2C_Mem_Write+0x1c8>
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d130      	bne.n	8007f54 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	9300      	str	r3, [sp, #0]
 8007ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef8:	2200      	movs	r2, #0
 8007efa:	2180      	movs	r1, #128	; 0x80
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 fb61 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d001      	beq.n	8007f0c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e04d      	b.n	8007fa8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	2bff      	cmp	r3, #255	; 0xff
 8007f14:	d90e      	bls.n	8007f34 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	22ff      	movs	r2, #255	; 0xff
 8007f1a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	8979      	ldrh	r1, [r7, #10]
 8007f24:	2300      	movs	r3, #0
 8007f26:	9300      	str	r3, [sp, #0]
 8007f28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f2c:	68f8      	ldr	r0, [r7, #12]
 8007f2e:	f000 fd6b 	bl	8008a08 <I2C_TransferConfig>
 8007f32:	e00f      	b.n	8007f54 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f38:	b29a      	uxth	r2, r3
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f42:	b2da      	uxtb	r2, r3
 8007f44:	8979      	ldrh	r1, [r7, #10]
 8007f46:	2300      	movs	r3, #0
 8007f48:	9300      	str	r3, [sp, #0]
 8007f4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f000 fd5a 	bl	8008a08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d19e      	bne.n	8007e9c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f5e:	697a      	ldr	r2, [r7, #20]
 8007f60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f000 fbae 	bl	80086c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d001      	beq.n	8007f72 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e01a      	b.n	8007fa8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2220      	movs	r2, #32
 8007f78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	6859      	ldr	r1, [r3, #4]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	4b0a      	ldr	r3, [pc, #40]	; (8007fb0 <HAL_I2C_Mem_Write+0x224>)
 8007f86:	400b      	ands	r3, r1
 8007f88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2220      	movs	r2, #32
 8007f8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	e000      	b.n	8007fa8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007fa6:	2302      	movs	r3, #2
  }
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3718      	adds	r7, #24
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	fe00e800 	.word	0xfe00e800

08007fb4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b088      	sub	sp, #32
 8007fb8:	af02      	add	r7, sp, #8
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	4608      	mov	r0, r1
 8007fbe:	4611      	mov	r1, r2
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	817b      	strh	r3, [r7, #10]
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	813b      	strh	r3, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	2b20      	cmp	r3, #32
 8007fd8:	f040 80fd 	bne.w	80081d6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fdc:	6a3b      	ldr	r3, [r7, #32]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d002      	beq.n	8007fe8 <HAL_I2C_Mem_Read+0x34>
 8007fe2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d105      	bne.n	8007ff4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007fee:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e0f1      	b.n	80081d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d101      	bne.n	8008002 <HAL_I2C_Mem_Read+0x4e>
 8007ffe:	2302      	movs	r3, #2
 8008000:	e0ea      	b.n	80081d8 <HAL_I2C_Mem_Read+0x224>
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2201      	movs	r2, #1
 8008006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800800a:	f7fe fcd9 	bl	80069c0 <HAL_GetTick>
 800800e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	9300      	str	r3, [sp, #0]
 8008014:	2319      	movs	r3, #25
 8008016:	2201      	movs	r2, #1
 8008018:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800801c:	68f8      	ldr	r0, [r7, #12]
 800801e:	f000 fad1 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8008022:	4603      	mov	r3, r0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d001      	beq.n	800802c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	e0d5      	b.n	80081d8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2222      	movs	r2, #34	; 0x22
 8008030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2240      	movs	r2, #64	; 0x40
 8008038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6a3a      	ldr	r2, [r7, #32]
 8008046:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800804c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008054:	88f8      	ldrh	r0, [r7, #6]
 8008056:	893a      	ldrh	r2, [r7, #8]
 8008058:	8979      	ldrh	r1, [r7, #10]
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	9301      	str	r3, [sp, #4]
 800805e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008060:	9300      	str	r3, [sp, #0]
 8008062:	4603      	mov	r3, r0
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f000 fa35 	bl	80084d4 <I2C_RequestMemoryRead>
 800806a:	4603      	mov	r3, r0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d005      	beq.n	800807c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	e0ad      	b.n	80081d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008080:	b29b      	uxth	r3, r3
 8008082:	2bff      	cmp	r3, #255	; 0xff
 8008084:	d90e      	bls.n	80080a4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	22ff      	movs	r2, #255	; 0xff
 800808a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008090:	b2da      	uxtb	r2, r3
 8008092:	8979      	ldrh	r1, [r7, #10]
 8008094:	4b52      	ldr	r3, [pc, #328]	; (80081e0 <HAL_I2C_Mem_Read+0x22c>)
 8008096:	9300      	str	r3, [sp, #0]
 8008098:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800809c:	68f8      	ldr	r0, [r7, #12]
 800809e:	f000 fcb3 	bl	8008a08 <I2C_TransferConfig>
 80080a2:	e00f      	b.n	80080c4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080a8:	b29a      	uxth	r2, r3
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080b2:	b2da      	uxtb	r2, r3
 80080b4:	8979      	ldrh	r1, [r7, #10]
 80080b6:	4b4a      	ldr	r3, [pc, #296]	; (80081e0 <HAL_I2C_Mem_Read+0x22c>)
 80080b8:	9300      	str	r3, [sp, #0]
 80080ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f000 fca2 	bl	8008a08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	9300      	str	r3, [sp, #0]
 80080c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ca:	2200      	movs	r2, #0
 80080cc:	2104      	movs	r1, #4
 80080ce:	68f8      	ldr	r0, [r7, #12]
 80080d0:	f000 fa78 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d001      	beq.n	80080de <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	e07c      	b.n	80081d8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e8:	b2d2      	uxtb	r2, r2
 80080ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f0:	1c5a      	adds	r2, r3, #1
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080fa:	3b01      	subs	r3, #1
 80080fc:	b29a      	uxth	r2, r3
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008106:	b29b      	uxth	r3, r3
 8008108:	3b01      	subs	r3, #1
 800810a:	b29a      	uxth	r2, r3
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008114:	b29b      	uxth	r3, r3
 8008116:	2b00      	cmp	r3, #0
 8008118:	d034      	beq.n	8008184 <HAL_I2C_Mem_Read+0x1d0>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800811e:	2b00      	cmp	r3, #0
 8008120:	d130      	bne.n	8008184 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	9300      	str	r3, [sp, #0]
 8008126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008128:	2200      	movs	r2, #0
 800812a:	2180      	movs	r1, #128	; 0x80
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f000 fa49 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	d001      	beq.n	800813c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	e04d      	b.n	80081d8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008140:	b29b      	uxth	r3, r3
 8008142:	2bff      	cmp	r3, #255	; 0xff
 8008144:	d90e      	bls.n	8008164 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	22ff      	movs	r2, #255	; 0xff
 800814a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008150:	b2da      	uxtb	r2, r3
 8008152:	8979      	ldrh	r1, [r7, #10]
 8008154:	2300      	movs	r3, #0
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f000 fc53 	bl	8008a08 <I2C_TransferConfig>
 8008162:	e00f      	b.n	8008184 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008168:	b29a      	uxth	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008172:	b2da      	uxtb	r2, r3
 8008174:	8979      	ldrh	r1, [r7, #10]
 8008176:	2300      	movs	r3, #0
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f000 fc42 	bl	8008a08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008188:	b29b      	uxth	r3, r3
 800818a:	2b00      	cmp	r3, #0
 800818c:	d19a      	bne.n	80080c4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800818e:	697a      	ldr	r2, [r7, #20]
 8008190:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f000 fa96 	bl	80086c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	d001      	beq.n	80081a2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e01a      	b.n	80081d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2220      	movs	r2, #32
 80081a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	6859      	ldr	r1, [r3, #4]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	4b0b      	ldr	r3, [pc, #44]	; (80081e4 <HAL_I2C_Mem_Read+0x230>)
 80081b6:	400b      	ands	r3, r1
 80081b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2220      	movs	r2, #32
 80081be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80081d2:	2300      	movs	r3, #0
 80081d4:	e000      	b.n	80081d8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80081d6:	2302      	movs	r3, #2
  }
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3718      	adds	r7, #24
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}
 80081e0:	80002400 	.word	0x80002400
 80081e4:	fe00e800 	.word	0xfe00e800

080081e8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b08a      	sub	sp, #40	; 0x28
 80081ec:	af02      	add	r7, sp, #8
 80081ee:	60f8      	str	r0, [r7, #12]
 80081f0:	607a      	str	r2, [r7, #4]
 80081f2:	603b      	str	r3, [r7, #0]
 80081f4:	460b      	mov	r3, r1
 80081f6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80081f8:	2300      	movs	r3, #0
 80081fa:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008202:	b2db      	uxtb	r3, r3
 8008204:	2b20      	cmp	r3, #32
 8008206:	f040 80f1 	bne.w	80083ec <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	699b      	ldr	r3, [r3, #24]
 8008210:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008214:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008218:	d101      	bne.n	800821e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800821a:	2302      	movs	r3, #2
 800821c:	e0e7      	b.n	80083ee <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008224:	2b01      	cmp	r3, #1
 8008226:	d101      	bne.n	800822c <HAL_I2C_IsDeviceReady+0x44>
 8008228:	2302      	movs	r3, #2
 800822a:	e0e0      	b.n	80083ee <HAL_I2C_IsDeviceReady+0x206>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2224      	movs	r2, #36	; 0x24
 8008238:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2200      	movs	r2, #0
 8008240:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	68db      	ldr	r3, [r3, #12]
 8008246:	2b01      	cmp	r3, #1
 8008248:	d107      	bne.n	800825a <HAL_I2C_IsDeviceReady+0x72>
 800824a:	897b      	ldrh	r3, [r7, #10]
 800824c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008250:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008254:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008258:	e004      	b.n	8008264 <HAL_I2C_IsDeviceReady+0x7c>
 800825a:	897b      	ldrh	r3, [r7, #10]
 800825c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008260:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8008264:	68fa      	ldr	r2, [r7, #12]
 8008266:	6812      	ldr	r2, [r2, #0]
 8008268:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800826a:	f7fe fba9 	bl	80069c0 <HAL_GetTick>
 800826e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	699b      	ldr	r3, [r3, #24]
 8008276:	f003 0320 	and.w	r3, r3, #32
 800827a:	2b20      	cmp	r3, #32
 800827c:	bf0c      	ite	eq
 800827e:	2301      	moveq	r3, #1
 8008280:	2300      	movne	r3, #0
 8008282:	b2db      	uxtb	r3, r3
 8008284:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	699b      	ldr	r3, [r3, #24]
 800828c:	f003 0310 	and.w	r3, r3, #16
 8008290:	2b10      	cmp	r3, #16
 8008292:	bf0c      	ite	eq
 8008294:	2301      	moveq	r3, #1
 8008296:	2300      	movne	r3, #0
 8008298:	b2db      	uxtb	r3, r3
 800829a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800829c:	e034      	b.n	8008308 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80082a4:	d01a      	beq.n	80082dc <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80082a6:	f7fe fb8b 	bl	80069c0 <HAL_GetTick>
 80082aa:	4602      	mov	r2, r0
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	1ad3      	subs	r3, r2, r3
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d302      	bcc.n	80082bc <HAL_I2C_IsDeviceReady+0xd4>
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10f      	bne.n	80082dc <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2220      	movs	r2, #32
 80082c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082c8:	f043 0220 	orr.w	r2, r3, #32
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e088      	b.n	80083ee <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	699b      	ldr	r3, [r3, #24]
 80082e2:	f003 0320 	and.w	r3, r3, #32
 80082e6:	2b20      	cmp	r3, #32
 80082e8:	bf0c      	ite	eq
 80082ea:	2301      	moveq	r3, #1
 80082ec:	2300      	movne	r3, #0
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	699b      	ldr	r3, [r3, #24]
 80082f8:	f003 0310 	and.w	r3, r3, #16
 80082fc:	2b10      	cmp	r3, #16
 80082fe:	bf0c      	ite	eq
 8008300:	2301      	moveq	r3, #1
 8008302:	2300      	movne	r3, #0
 8008304:	b2db      	uxtb	r3, r3
 8008306:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008308:	7ffb      	ldrb	r3, [r7, #31]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d102      	bne.n	8008314 <HAL_I2C_IsDeviceReady+0x12c>
 800830e:	7fbb      	ldrb	r3, [r7, #30]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d0c4      	beq.n	800829e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	f003 0310 	and.w	r3, r3, #16
 800831e:	2b10      	cmp	r3, #16
 8008320:	d01a      	beq.n	8008358 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	2200      	movs	r2, #0
 800832a:	2120      	movs	r1, #32
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f000 f949 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d001      	beq.n	800833c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	e058      	b.n	80083ee <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2220      	movs	r2, #32
 8008342:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2220      	movs	r2, #32
 8008348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8008354:	2300      	movs	r3, #0
 8008356:	e04a      	b.n	80083ee <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	9300      	str	r3, [sp, #0]
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	2200      	movs	r2, #0
 8008360:	2120      	movs	r1, #32
 8008362:	68f8      	ldr	r0, [r7, #12]
 8008364:	f000 f92e 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8008368:	4603      	mov	r3, r0
 800836a:	2b00      	cmp	r3, #0
 800836c:	d001      	beq.n	8008372 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	e03d      	b.n	80083ee <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	2210      	movs	r2, #16
 8008378:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2220      	movs	r2, #32
 8008380:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	429a      	cmp	r2, r3
 8008388:	d118      	bne.n	80083bc <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	685a      	ldr	r2, [r3, #4]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008398:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800839a:	69bb      	ldr	r3, [r7, #24]
 800839c:	9300      	str	r3, [sp, #0]
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	2200      	movs	r2, #0
 80083a2:	2120      	movs	r1, #32
 80083a4:	68f8      	ldr	r0, [r7, #12]
 80083a6:	f000 f90d 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e01c      	b.n	80083ee <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	2220      	movs	r2, #32
 80083ba:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	3301      	adds	r3, #1
 80083c0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	f63f af3b 	bhi.w	8008242 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2220      	movs	r2, #32
 80083d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083d8:	f043 0220 	orr.w	r2, r3, #32
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	e000      	b.n	80083ee <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80083ec:	2302      	movs	r3, #2
  }
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3720      	adds	r7, #32
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80083f6:	b480      	push	{r7}
 80083f8:	b083      	sub	sp, #12
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008404:	b2db      	uxtb	r3, r3
}
 8008406:	4618      	mov	r0, r3
 8008408:	370c      	adds	r7, #12
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr

08008412 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8008412:	b480      	push	{r7}
 8008414:	b083      	sub	sp, #12
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800841e:	4618      	mov	r0, r3
 8008420:	370c      	adds	r7, #12
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
	...

0800842c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af02      	add	r7, sp, #8
 8008432:	60f8      	str	r0, [r7, #12]
 8008434:	4608      	mov	r0, r1
 8008436:	4611      	mov	r1, r2
 8008438:	461a      	mov	r2, r3
 800843a:	4603      	mov	r3, r0
 800843c:	817b      	strh	r3, [r7, #10]
 800843e:	460b      	mov	r3, r1
 8008440:	813b      	strh	r3, [r7, #8]
 8008442:	4613      	mov	r3, r2
 8008444:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008446:	88fb      	ldrh	r3, [r7, #6]
 8008448:	b2da      	uxtb	r2, r3
 800844a:	8979      	ldrh	r1, [r7, #10]
 800844c:	4b20      	ldr	r3, [pc, #128]	; (80084d0 <I2C_RequestMemoryWrite+0xa4>)
 800844e:	9300      	str	r3, [sp, #0]
 8008450:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008454:	68f8      	ldr	r0, [r7, #12]
 8008456:	f000 fad7 	bl	8008a08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800845a:	69fa      	ldr	r2, [r7, #28]
 800845c:	69b9      	ldr	r1, [r7, #24]
 800845e:	68f8      	ldr	r0, [r7, #12]
 8008460:	f000 f8f0 	bl	8008644 <I2C_WaitOnTXISFlagUntilTimeout>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e02c      	b.n	80084c8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800846e:	88fb      	ldrh	r3, [r7, #6]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d105      	bne.n	8008480 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008474:	893b      	ldrh	r3, [r7, #8]
 8008476:	b2da      	uxtb	r2, r3
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	629a      	str	r2, [r3, #40]	; 0x28
 800847e:	e015      	b.n	80084ac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008480:	893b      	ldrh	r3, [r7, #8]
 8008482:	0a1b      	lsrs	r3, r3, #8
 8008484:	b29b      	uxth	r3, r3
 8008486:	b2da      	uxtb	r2, r3
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800848e:	69fa      	ldr	r2, [r7, #28]
 8008490:	69b9      	ldr	r1, [r7, #24]
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f000 f8d6 	bl	8008644 <I2C_WaitOnTXISFlagUntilTimeout>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	e012      	b.n	80084c8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80084a2:	893b      	ldrh	r3, [r7, #8]
 80084a4:	b2da      	uxtb	r2, r3
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	69bb      	ldr	r3, [r7, #24]
 80084b2:	2200      	movs	r2, #0
 80084b4:	2180      	movs	r1, #128	; 0x80
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f000 f884 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 80084bc:	4603      	mov	r3, r0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e000      	b.n	80084c8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80084c6:	2300      	movs	r3, #0
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3710      	adds	r7, #16
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	80002000 	.word	0x80002000

080084d4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b086      	sub	sp, #24
 80084d8:	af02      	add	r7, sp, #8
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	4608      	mov	r0, r1
 80084de:	4611      	mov	r1, r2
 80084e0:	461a      	mov	r2, r3
 80084e2:	4603      	mov	r3, r0
 80084e4:	817b      	strh	r3, [r7, #10]
 80084e6:	460b      	mov	r3, r1
 80084e8:	813b      	strh	r3, [r7, #8]
 80084ea:	4613      	mov	r3, r2
 80084ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80084ee:	88fb      	ldrh	r3, [r7, #6]
 80084f0:	b2da      	uxtb	r2, r3
 80084f2:	8979      	ldrh	r1, [r7, #10]
 80084f4:	4b20      	ldr	r3, [pc, #128]	; (8008578 <I2C_RequestMemoryRead+0xa4>)
 80084f6:	9300      	str	r3, [sp, #0]
 80084f8:	2300      	movs	r3, #0
 80084fa:	68f8      	ldr	r0, [r7, #12]
 80084fc:	f000 fa84 	bl	8008a08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008500:	69fa      	ldr	r2, [r7, #28]
 8008502:	69b9      	ldr	r1, [r7, #24]
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f000 f89d 	bl	8008644 <I2C_WaitOnTXISFlagUntilTimeout>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d001      	beq.n	8008514 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e02c      	b.n	800856e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008514:	88fb      	ldrh	r3, [r7, #6]
 8008516:	2b01      	cmp	r3, #1
 8008518:	d105      	bne.n	8008526 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800851a:	893b      	ldrh	r3, [r7, #8]
 800851c:	b2da      	uxtb	r2, r3
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	629a      	str	r2, [r3, #40]	; 0x28
 8008524:	e015      	b.n	8008552 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008526:	893b      	ldrh	r3, [r7, #8]
 8008528:	0a1b      	lsrs	r3, r3, #8
 800852a:	b29b      	uxth	r3, r3
 800852c:	b2da      	uxtb	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008534:	69fa      	ldr	r2, [r7, #28]
 8008536:	69b9      	ldr	r1, [r7, #24]
 8008538:	68f8      	ldr	r0, [r7, #12]
 800853a:	f000 f883 	bl	8008644 <I2C_WaitOnTXISFlagUntilTimeout>
 800853e:	4603      	mov	r3, r0
 8008540:	2b00      	cmp	r3, #0
 8008542:	d001      	beq.n	8008548 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008544:	2301      	movs	r3, #1
 8008546:	e012      	b.n	800856e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008548:	893b      	ldrh	r3, [r7, #8]
 800854a:	b2da      	uxtb	r2, r3
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008552:	69fb      	ldr	r3, [r7, #28]
 8008554:	9300      	str	r3, [sp, #0]
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	2200      	movs	r2, #0
 800855a:	2140      	movs	r1, #64	; 0x40
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f000 f831 	bl	80085c4 <I2C_WaitOnFlagUntilTimeout>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d001      	beq.n	800856c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008568:	2301      	movs	r3, #1
 800856a:	e000      	b.n	800856e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	80002000 	.word	0x80002000

0800857c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	699b      	ldr	r3, [r3, #24]
 800858a:	f003 0302 	and.w	r3, r3, #2
 800858e:	2b02      	cmp	r3, #2
 8008590:	d103      	bne.n	800859a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	2200      	movs	r2, #0
 8008598:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	699b      	ldr	r3, [r3, #24]
 80085a0:	f003 0301 	and.w	r3, r3, #1
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d007      	beq.n	80085b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	699a      	ldr	r2, [r3, #24]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f042 0201 	orr.w	r2, r2, #1
 80085b6:	619a      	str	r2, [r3, #24]
  }
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	603b      	str	r3, [r7, #0]
 80085d0:	4613      	mov	r3, r2
 80085d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085d4:	e022      	b.n	800861c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085dc:	d01e      	beq.n	800861c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085de:	f7fe f9ef 	bl	80069c0 <HAL_GetTick>
 80085e2:	4602      	mov	r2, r0
 80085e4:	69bb      	ldr	r3, [r7, #24]
 80085e6:	1ad3      	subs	r3, r2, r3
 80085e8:	683a      	ldr	r2, [r7, #0]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d302      	bcc.n	80085f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d113      	bne.n	800861c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085f8:	f043 0220 	orr.w	r2, r3, #32
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2220      	movs	r2, #32
 8008604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008618:	2301      	movs	r3, #1
 800861a:	e00f      	b.n	800863c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	699a      	ldr	r2, [r3, #24]
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	4013      	ands	r3, r2
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	429a      	cmp	r2, r3
 800862a:	bf0c      	ite	eq
 800862c:	2301      	moveq	r3, #1
 800862e:	2300      	movne	r3, #0
 8008630:	b2db      	uxtb	r3, r3
 8008632:	461a      	mov	r2, r3
 8008634:	79fb      	ldrb	r3, [r7, #7]
 8008636:	429a      	cmp	r2, r3
 8008638:	d0cd      	beq.n	80085d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3710      	adds	r7, #16
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008650:	e02c      	b.n	80086ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	68b9      	ldr	r1, [r7, #8]
 8008656:	68f8      	ldr	r0, [r7, #12]
 8008658:	f000 f8ea 	bl	8008830 <I2C_IsErrorOccurred>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d001      	beq.n	8008666 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e02a      	b.n	80086bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800866c:	d01e      	beq.n	80086ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800866e:	f7fe f9a7 	bl	80069c0 <HAL_GetTick>
 8008672:	4602      	mov	r2, r0
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	429a      	cmp	r2, r3
 800867c:	d302      	bcc.n	8008684 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d113      	bne.n	80086ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008688:	f043 0220 	orr.w	r2, r3, #32
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2220      	movs	r2, #32
 8008694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e007      	b.n	80086bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	f003 0302 	and.w	r3, r3, #2
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	d1cb      	bne.n	8008652 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80086ba:	2300      	movs	r3, #0
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3710      	adds	r7, #16
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80086d0:	e028      	b.n	8008724 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	68b9      	ldr	r1, [r7, #8]
 80086d6:	68f8      	ldr	r0, [r7, #12]
 80086d8:	f000 f8aa 	bl	8008830 <I2C_IsErrorOccurred>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d001      	beq.n	80086e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	e026      	b.n	8008734 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086e6:	f7fe f96b 	bl	80069c0 <HAL_GetTick>
 80086ea:	4602      	mov	r2, r0
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d302      	bcc.n	80086fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d113      	bne.n	8008724 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008700:	f043 0220 	orr.w	r2, r3, #32
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2220      	movs	r2, #32
 800870c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2200      	movs	r2, #0
 8008714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	e007      	b.n	8008734 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	699b      	ldr	r3, [r3, #24]
 800872a:	f003 0320 	and.w	r3, r3, #32
 800872e:	2b20      	cmp	r3, #32
 8008730:	d1cf      	bne.n	80086d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008732:	2300      	movs	r3, #0
}
 8008734:	4618      	mov	r0, r3
 8008736:	3710      	adds	r7, #16
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b084      	sub	sp, #16
 8008740:	af00      	add	r7, sp, #0
 8008742:	60f8      	str	r0, [r7, #12]
 8008744:	60b9      	str	r1, [r7, #8]
 8008746:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008748:	e064      	b.n	8008814 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800874a:	687a      	ldr	r2, [r7, #4]
 800874c:	68b9      	ldr	r1, [r7, #8]
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f000 f86e 	bl	8008830 <I2C_IsErrorOccurred>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d001      	beq.n	800875e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	e062      	b.n	8008824 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	f003 0320 	and.w	r3, r3, #32
 8008768:	2b20      	cmp	r3, #32
 800876a:	d138      	bne.n	80087de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	699b      	ldr	r3, [r3, #24]
 8008772:	f003 0304 	and.w	r3, r3, #4
 8008776:	2b04      	cmp	r3, #4
 8008778:	d105      	bne.n	8008786 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800877e:	2b00      	cmp	r3, #0
 8008780:	d001      	beq.n	8008786 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8008782:	2300      	movs	r3, #0
 8008784:	e04e      	b.n	8008824 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	699b      	ldr	r3, [r3, #24]
 800878c:	f003 0310 	and.w	r3, r3, #16
 8008790:	2b10      	cmp	r3, #16
 8008792:	d107      	bne.n	80087a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2210      	movs	r2, #16
 800879a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2204      	movs	r2, #4
 80087a0:	645a      	str	r2, [r3, #68]	; 0x44
 80087a2:	e002      	b.n	80087aa <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2200      	movs	r2, #0
 80087a8:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2220      	movs	r2, #32
 80087b0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	6859      	ldr	r1, [r3, #4]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	4b1b      	ldr	r3, [pc, #108]	; (800882c <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80087be:	400b      	ands	r3, r1
 80087c0:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2220      	movs	r2, #32
 80087c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e022      	b.n	8008824 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087de:	f7fe f8ef 	bl	80069c0 <HAL_GetTick>
 80087e2:	4602      	mov	r2, r0
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	1ad3      	subs	r3, r2, r3
 80087e8:	68ba      	ldr	r2, [r7, #8]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d302      	bcc.n	80087f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d10f      	bne.n	8008814 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087f8:	f043 0220 	orr.w	r2, r3, #32
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2220      	movs	r2, #32
 8008804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2200      	movs	r2, #0
 800880c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008810:	2301      	movs	r3, #1
 8008812:	e007      	b.n	8008824 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	699b      	ldr	r3, [r3, #24]
 800881a:	f003 0304 	and.w	r3, r3, #4
 800881e:	2b04      	cmp	r3, #4
 8008820:	d193      	bne.n	800874a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3710      	adds	r7, #16
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}
 800882c:	fe00e800 	.word	0xfe00e800

08008830 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b08a      	sub	sp, #40	; 0x28
 8008834:	af00      	add	r7, sp, #0
 8008836:	60f8      	str	r0, [r7, #12]
 8008838:	60b9      	str	r1, [r7, #8]
 800883a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800883c:	2300      	movs	r3, #0
 800883e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	699b      	ldr	r3, [r3, #24]
 8008848:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800884a:	2300      	movs	r3, #0
 800884c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	f003 0310 	and.w	r3, r3, #16
 8008858:	2b00      	cmp	r3, #0
 800885a:	d075      	beq.n	8008948 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2210      	movs	r2, #16
 8008862:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008864:	e056      	b.n	8008914 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800886c:	d052      	beq.n	8008914 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800886e:	f7fe f8a7 	bl	80069c0 <HAL_GetTick>
 8008872:	4602      	mov	r2, r0
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	1ad3      	subs	r3, r2, r3
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	429a      	cmp	r2, r3
 800887c:	d302      	bcc.n	8008884 <I2C_IsErrorOccurred+0x54>
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d147      	bne.n	8008914 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800888e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008896:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	699b      	ldr	r3, [r3, #24]
 800889e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80088a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088a6:	d12e      	bne.n	8008906 <I2C_IsErrorOccurred+0xd6>
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80088ae:	d02a      	beq.n	8008906 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80088b0:	7cfb      	ldrb	r3, [r7, #19]
 80088b2:	2b20      	cmp	r3, #32
 80088b4:	d027      	beq.n	8008906 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	685a      	ldr	r2, [r3, #4]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80088c4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80088c6:	f7fe f87b 	bl	80069c0 <HAL_GetTick>
 80088ca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80088cc:	e01b      	b.n	8008906 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80088ce:	f7fe f877 	bl	80069c0 <HAL_GetTick>
 80088d2:	4602      	mov	r2, r0
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	1ad3      	subs	r3, r2, r3
 80088d8:	2b19      	cmp	r3, #25
 80088da:	d914      	bls.n	8008906 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088e0:	f043 0220 	orr.w	r2, r3, #32
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2220      	movs	r2, #32
 80088ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8008900:	2301      	movs	r3, #1
 8008902:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	699b      	ldr	r3, [r3, #24]
 800890c:	f003 0320 	and.w	r3, r3, #32
 8008910:	2b20      	cmp	r3, #32
 8008912:	d1dc      	bne.n	80088ce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	699b      	ldr	r3, [r3, #24]
 800891a:	f003 0320 	and.w	r3, r3, #32
 800891e:	2b20      	cmp	r3, #32
 8008920:	d003      	beq.n	800892a <I2C_IsErrorOccurred+0xfa>
 8008922:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008926:	2b00      	cmp	r3, #0
 8008928:	d09d      	beq.n	8008866 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800892a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800892e:	2b00      	cmp	r3, #0
 8008930:	d103      	bne.n	800893a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2220      	movs	r2, #32
 8008938:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800893a:	6a3b      	ldr	r3, [r7, #32]
 800893c:	f043 0304 	orr.w	r3, r3, #4
 8008940:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008942:	2301      	movs	r3, #1
 8008944:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	699b      	ldr	r3, [r3, #24]
 800894e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008950:	69bb      	ldr	r3, [r7, #24]
 8008952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008956:	2b00      	cmp	r3, #0
 8008958:	d00b      	beq.n	8008972 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800895a:	6a3b      	ldr	r3, [r7, #32]
 800895c:	f043 0301 	orr.w	r3, r3, #1
 8008960:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f44f 7280 	mov.w	r2, #256	; 0x100
 800896a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008972:	69bb      	ldr	r3, [r7, #24]
 8008974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008978:	2b00      	cmp	r3, #0
 800897a:	d00b      	beq.n	8008994 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800897c:	6a3b      	ldr	r3, [r7, #32]
 800897e:	f043 0308 	orr.w	r3, r3, #8
 8008982:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800898c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00b      	beq.n	80089b6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800899e:	6a3b      	ldr	r3, [r7, #32]
 80089a0:	f043 0302 	orr.w	r3, r3, #2
 80089a4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80089ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80089b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d01c      	beq.n	80089f8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	f7ff fddc 	bl	800857c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	6859      	ldr	r1, [r3, #4]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	4b0d      	ldr	r3, [pc, #52]	; (8008a04 <I2C_IsErrorOccurred+0x1d4>)
 80089d0:	400b      	ands	r3, r1
 80089d2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089d8:	6a3b      	ldr	r3, [r7, #32]
 80089da:	431a      	orrs	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2220      	movs	r2, #32
 80089e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2200      	movs	r2, #0
 80089ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80089f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3728      	adds	r7, #40	; 0x28
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}
 8008a04:	fe00e800 	.word	0xfe00e800

08008a08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b087      	sub	sp, #28
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	60f8      	str	r0, [r7, #12]
 8008a10:	607b      	str	r3, [r7, #4]
 8008a12:	460b      	mov	r3, r1
 8008a14:	817b      	strh	r3, [r7, #10]
 8008a16:	4613      	mov	r3, r2
 8008a18:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a1a:	897b      	ldrh	r3, [r7, #10]
 8008a1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a20:	7a7b      	ldrb	r3, [r7, #9]
 8008a22:	041b      	lsls	r3, r3, #16
 8008a24:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a28:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a2e:	6a3b      	ldr	r3, [r7, #32]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	685a      	ldr	r2, [r3, #4]
 8008a3e:	6a3b      	ldr	r3, [r7, #32]
 8008a40:	0d5b      	lsrs	r3, r3, #21
 8008a42:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008a46:	4b08      	ldr	r3, [pc, #32]	; (8008a68 <I2C_TransferConfig+0x60>)
 8008a48:	430b      	orrs	r3, r1
 8008a4a:	43db      	mvns	r3, r3
 8008a4c:	ea02 0103 	and.w	r1, r2, r3
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	697a      	ldr	r2, [r7, #20]
 8008a56:	430a      	orrs	r2, r1
 8008a58:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008a5a:	bf00      	nop
 8008a5c:	371c      	adds	r7, #28
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr
 8008a66:	bf00      	nop
 8008a68:	03ff63ff 	.word	0x03ff63ff

08008a6c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	2b20      	cmp	r3, #32
 8008a80:	d138      	bne.n	8008af4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d101      	bne.n	8008a90 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008a8c:	2302      	movs	r3, #2
 8008a8e:	e032      	b.n	8008af6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2201      	movs	r2, #1
 8008a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2224      	movs	r2, #36	; 0x24
 8008a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f022 0201 	bic.w	r2, r2, #1
 8008aae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008abe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	6819      	ldr	r1, [r3, #0]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	683a      	ldr	r2, [r7, #0]
 8008acc:	430a      	orrs	r2, r1
 8008ace:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f042 0201 	orr.w	r2, r2, #1
 8008ade:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2220      	movs	r2, #32
 8008ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008af0:	2300      	movs	r3, #0
 8008af2:	e000      	b.n	8008af6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008af4:	2302      	movs	r3, #2
  }
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	370c      	adds	r7, #12
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr

08008b02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008b02:	b480      	push	{r7}
 8008b04:	b085      	sub	sp, #20
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
 8008b0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	2b20      	cmp	r3, #32
 8008b16:	d139      	bne.n	8008b8c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d101      	bne.n	8008b26 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008b22:	2302      	movs	r3, #2
 8008b24:	e033      	b.n	8008b8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2201      	movs	r2, #1
 8008b2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2224      	movs	r2, #36	; 0x24
 8008b32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f022 0201 	bic.w	r2, r2, #1
 8008b44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008b54:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	021b      	lsls	r3, r3, #8
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	68fa      	ldr	r2, [r7, #12]
 8008b66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f042 0201 	orr.w	r2, r2, #1
 8008b76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2220      	movs	r2, #32
 8008b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e000      	b.n	8008b8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008b8c:	2302      	movs	r3, #2
  }
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3714      	adds	r7, #20
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008b9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b9c:	b08f      	sub	sp, #60	; 0x3c
 8008b9e:	af0a      	add	r7, sp, #40	; 0x28
 8008ba0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d101      	bne.n	8008bac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e116      	b.n	8008dda <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d106      	bne.n	8008bcc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f00f fd50 	bl	801866c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2203      	movs	r2, #3
 8008bd0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d102      	bne.n	8008be6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4618      	mov	r0, r3
 8008bec:	f009 fb69 	bl	80122c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	603b      	str	r3, [r7, #0]
 8008bf6:	687e      	ldr	r6, [r7, #4]
 8008bf8:	466d      	mov	r5, sp
 8008bfa:	f106 0410 	add.w	r4, r6, #16
 8008bfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008c00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008c02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008c04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008c06:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008c0a:	e885 0003 	stmia.w	r5, {r0, r1}
 8008c0e:	1d33      	adds	r3, r6, #4
 8008c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008c12:	6838      	ldr	r0, [r7, #0]
 8008c14:	f009 fa7c 	bl	8012110 <USB_CoreInit>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d005      	beq.n	8008c2a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2202      	movs	r2, #2
 8008c22:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	e0d7      	b.n	8008dda <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2100      	movs	r1, #0
 8008c30:	4618      	mov	r0, r3
 8008c32:	f009 fb57 	bl	80122e4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008c36:	2300      	movs	r3, #0
 8008c38:	73fb      	strb	r3, [r7, #15]
 8008c3a:	e04a      	b.n	8008cd2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008c3c:	7bfa      	ldrb	r2, [r7, #15]
 8008c3e:	6879      	ldr	r1, [r7, #4]
 8008c40:	4613      	mov	r3, r2
 8008c42:	00db      	lsls	r3, r3, #3
 8008c44:	4413      	add	r3, r2
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	440b      	add	r3, r1
 8008c4a:	333d      	adds	r3, #61	; 0x3d
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008c50:	7bfa      	ldrb	r2, [r7, #15]
 8008c52:	6879      	ldr	r1, [r7, #4]
 8008c54:	4613      	mov	r3, r2
 8008c56:	00db      	lsls	r3, r3, #3
 8008c58:	4413      	add	r3, r2
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	440b      	add	r3, r1
 8008c5e:	333c      	adds	r3, #60	; 0x3c
 8008c60:	7bfa      	ldrb	r2, [r7, #15]
 8008c62:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008c64:	7bfa      	ldrb	r2, [r7, #15]
 8008c66:	7bfb      	ldrb	r3, [r7, #15]
 8008c68:	b298      	uxth	r0, r3
 8008c6a:	6879      	ldr	r1, [r7, #4]
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	00db      	lsls	r3, r3, #3
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	440b      	add	r3, r1
 8008c76:	3344      	adds	r3, #68	; 0x44
 8008c78:	4602      	mov	r2, r0
 8008c7a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008c7c:	7bfa      	ldrb	r2, [r7, #15]
 8008c7e:	6879      	ldr	r1, [r7, #4]
 8008c80:	4613      	mov	r3, r2
 8008c82:	00db      	lsls	r3, r3, #3
 8008c84:	4413      	add	r3, r2
 8008c86:	009b      	lsls	r3, r3, #2
 8008c88:	440b      	add	r3, r1
 8008c8a:	3340      	adds	r3, #64	; 0x40
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008c90:	7bfa      	ldrb	r2, [r7, #15]
 8008c92:	6879      	ldr	r1, [r7, #4]
 8008c94:	4613      	mov	r3, r2
 8008c96:	00db      	lsls	r3, r3, #3
 8008c98:	4413      	add	r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	440b      	add	r3, r1
 8008c9e:	3348      	adds	r3, #72	; 0x48
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008ca4:	7bfa      	ldrb	r2, [r7, #15]
 8008ca6:	6879      	ldr	r1, [r7, #4]
 8008ca8:	4613      	mov	r3, r2
 8008caa:	00db      	lsls	r3, r3, #3
 8008cac:	4413      	add	r3, r2
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	440b      	add	r3, r1
 8008cb2:	334c      	adds	r3, #76	; 0x4c
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008cb8:	7bfa      	ldrb	r2, [r7, #15]
 8008cba:	6879      	ldr	r1, [r7, #4]
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	00db      	lsls	r3, r3, #3
 8008cc0:	4413      	add	r3, r2
 8008cc2:	009b      	lsls	r3, r3, #2
 8008cc4:	440b      	add	r3, r1
 8008cc6:	3354      	adds	r3, #84	; 0x54
 8008cc8:	2200      	movs	r2, #0
 8008cca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ccc:	7bfb      	ldrb	r3, [r7, #15]
 8008cce:	3301      	adds	r3, #1
 8008cd0:	73fb      	strb	r3, [r7, #15]
 8008cd2:	7bfa      	ldrb	r2, [r7, #15]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d3af      	bcc.n	8008c3c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008cdc:	2300      	movs	r3, #0
 8008cde:	73fb      	strb	r3, [r7, #15]
 8008ce0:	e044      	b.n	8008d6c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008ce2:	7bfa      	ldrb	r2, [r7, #15]
 8008ce4:	6879      	ldr	r1, [r7, #4]
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	00db      	lsls	r3, r3, #3
 8008cea:	4413      	add	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	440b      	add	r3, r1
 8008cf0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008cf8:	7bfa      	ldrb	r2, [r7, #15]
 8008cfa:	6879      	ldr	r1, [r7, #4]
 8008cfc:	4613      	mov	r3, r2
 8008cfe:	00db      	lsls	r3, r3, #3
 8008d00:	4413      	add	r3, r2
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	440b      	add	r3, r1
 8008d06:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8008d0a:	7bfa      	ldrb	r2, [r7, #15]
 8008d0c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008d0e:	7bfa      	ldrb	r2, [r7, #15]
 8008d10:	6879      	ldr	r1, [r7, #4]
 8008d12:	4613      	mov	r3, r2
 8008d14:	00db      	lsls	r3, r3, #3
 8008d16:	4413      	add	r3, r2
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	440b      	add	r3, r1
 8008d1c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008d20:	2200      	movs	r2, #0
 8008d22:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008d24:	7bfa      	ldrb	r2, [r7, #15]
 8008d26:	6879      	ldr	r1, [r7, #4]
 8008d28:	4613      	mov	r3, r2
 8008d2a:	00db      	lsls	r3, r3, #3
 8008d2c:	4413      	add	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	440b      	add	r3, r1
 8008d32:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008d36:	2200      	movs	r2, #0
 8008d38:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008d3a:	7bfa      	ldrb	r2, [r7, #15]
 8008d3c:	6879      	ldr	r1, [r7, #4]
 8008d3e:	4613      	mov	r3, r2
 8008d40:	00db      	lsls	r3, r3, #3
 8008d42:	4413      	add	r3, r2
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	440b      	add	r3, r1
 8008d48:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008d50:	7bfa      	ldrb	r2, [r7, #15]
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	4613      	mov	r3, r2
 8008d56:	00db      	lsls	r3, r3, #3
 8008d58:	4413      	add	r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	440b      	add	r3, r1
 8008d5e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008d62:	2200      	movs	r2, #0
 8008d64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d66:	7bfb      	ldrb	r3, [r7, #15]
 8008d68:	3301      	adds	r3, #1
 8008d6a:	73fb      	strb	r3, [r7, #15]
 8008d6c:	7bfa      	ldrb	r2, [r7, #15]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d3b5      	bcc.n	8008ce2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	603b      	str	r3, [r7, #0]
 8008d7c:	687e      	ldr	r6, [r7, #4]
 8008d7e:	466d      	mov	r5, sp
 8008d80:	f106 0410 	add.w	r4, r6, #16
 8008d84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008d86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008d88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008d8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008d8c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008d90:	e885 0003 	stmia.w	r5, {r0, r1}
 8008d94:	1d33      	adds	r3, r6, #4
 8008d96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008d98:	6838      	ldr	r0, [r7, #0]
 8008d9a:	f009 faef 	bl	801237c <USB_DevInit>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d005      	beq.n	8008db0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2202      	movs	r2, #2
 8008da8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	e014      	b.n	8008dda <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d102      	bne.n	8008dce <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f001 f881 	bl	8009ed0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f00a fb77 	bl	80134c6 <USB_DevDisconnect>

  return HAL_OK;
 8008dd8:	2300      	movs	r3, #0
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3714      	adds	r7, #20
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008de2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008de2:	b580      	push	{r7, lr}
 8008de4:	b084      	sub	sp, #16
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d101      	bne.n	8008dfe <HAL_PCD_Start+0x1c>
 8008dfa:	2302      	movs	r3, #2
 8008dfc:	e01c      	b.n	8008e38 <HAL_PCD_Start+0x56>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2201      	movs	r2, #1
 8008e02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	d105      	bne.n	8008e1a <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f009 fa3e 	bl	80122a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f00a fb2b 	bl	8013484 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3710      	adds	r7, #16
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008e40:	b590      	push	{r4, r7, lr}
 8008e42:	b08d      	sub	sp, #52	; 0x34
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e4e:	6a3b      	ldr	r3, [r7, #32]
 8008e50:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4618      	mov	r0, r3
 8008e58:	f00a fbe9 	bl	801362e <USB_GetMode>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f040 847e 	bne.w	8009760 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4618      	mov	r0, r3
 8008e6a:	f00a fb4d 	bl	8013508 <USB_ReadInterrupts>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f000 8474 	beq.w	800975e <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	0a1b      	lsrs	r3, r3, #8
 8008e80:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f00a fb3a 	bl	8013508 <USB_ReadInterrupts>
 8008e94:	4603      	mov	r3, r0
 8008e96:	f003 0302 	and.w	r3, r3, #2
 8008e9a:	2b02      	cmp	r3, #2
 8008e9c:	d107      	bne.n	8008eae <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	695a      	ldr	r2, [r3, #20]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f002 0202 	and.w	r2, r2, #2
 8008eac:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f00a fb28 	bl	8013508 <USB_ReadInterrupts>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	f003 0310 	and.w	r3, r3, #16
 8008ebe:	2b10      	cmp	r3, #16
 8008ec0:	d161      	bne.n	8008f86 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	699a      	ldr	r2, [r3, #24]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f022 0210 	bic.w	r2, r2, #16
 8008ed0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8008ed2:	6a3b      	ldr	r3, [r7, #32]
 8008ed4:	6a1b      	ldr	r3, [r3, #32]
 8008ed6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8008ed8:	69bb      	ldr	r3, [r7, #24]
 8008eda:	f003 020f 	and.w	r2, r3, #15
 8008ede:	4613      	mov	r3, r2
 8008ee0:	00db      	lsls	r3, r3, #3
 8008ee2:	4413      	add	r3, r2
 8008ee4:	009b      	lsls	r3, r3, #2
 8008ee6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008eea:	687a      	ldr	r2, [r7, #4]
 8008eec:	4413      	add	r3, r2
 8008eee:	3304      	adds	r3, #4
 8008ef0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008ef2:	69bb      	ldr	r3, [r7, #24]
 8008ef4:	0c5b      	lsrs	r3, r3, #17
 8008ef6:	f003 030f 	and.w	r3, r3, #15
 8008efa:	2b02      	cmp	r3, #2
 8008efc:	d124      	bne.n	8008f48 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008efe:	69ba      	ldr	r2, [r7, #24]
 8008f00:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008f04:	4013      	ands	r3, r2
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d035      	beq.n	8008f76 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	091b      	lsrs	r3, r3, #4
 8008f12:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008f14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	6a38      	ldr	r0, [r7, #32]
 8008f1e:	f00a f95f 	bl	80131e0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	691a      	ldr	r2, [r3, #16]
 8008f26:	69bb      	ldr	r3, [r7, #24]
 8008f28:	091b      	lsrs	r3, r3, #4
 8008f2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008f2e:	441a      	add	r2, r3
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	6a1a      	ldr	r2, [r3, #32]
 8008f38:	69bb      	ldr	r3, [r7, #24]
 8008f3a:	091b      	lsrs	r3, r3, #4
 8008f3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008f40:	441a      	add	r2, r3
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	621a      	str	r2, [r3, #32]
 8008f46:	e016      	b.n	8008f76 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8008f48:	69bb      	ldr	r3, [r7, #24]
 8008f4a:	0c5b      	lsrs	r3, r3, #17
 8008f4c:	f003 030f 	and.w	r3, r3, #15
 8008f50:	2b06      	cmp	r3, #6
 8008f52:	d110      	bne.n	8008f76 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008f5a:	2208      	movs	r2, #8
 8008f5c:	4619      	mov	r1, r3
 8008f5e:	6a38      	ldr	r0, [r7, #32]
 8008f60:	f00a f93e 	bl	80131e0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	6a1a      	ldr	r2, [r3, #32]
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	091b      	lsrs	r3, r3, #4
 8008f6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008f70:	441a      	add	r2, r3
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	699a      	ldr	r2, [r3, #24]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f042 0210 	orr.w	r2, r2, #16
 8008f84:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f00a fabc 	bl	8013508 <USB_ReadInterrupts>
 8008f90:	4603      	mov	r3, r0
 8008f92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f96:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008f9a:	f040 80a7 	bne.w	80090ec <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f00a fac1 	bl	801352e <USB_ReadDevAllOutEpInterrupt>
 8008fac:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008fae:	e099      	b.n	80090e4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb2:	f003 0301 	and.w	r3, r3, #1
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	f000 808e 	beq.w	80090d8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fc2:	b2d2      	uxtb	r2, r2
 8008fc4:	4611      	mov	r1, r2
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f00a fae5 	bl	8013596 <USB_ReadDevOutEPInterrupt>
 8008fcc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	f003 0301 	and.w	r3, r3, #1
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d00c      	beq.n	8008ff2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fda:	015a      	lsls	r2, r3, #5
 8008fdc:	69fb      	ldr	r3, [r7, #28]
 8008fde:	4413      	add	r3, r2
 8008fe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008fea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 fe95 	bl	8009d1c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	f003 0308 	and.w	r3, r3, #8
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d00c      	beq.n	8009016 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ffe:	015a      	lsls	r2, r3, #5
 8009000:	69fb      	ldr	r3, [r7, #28]
 8009002:	4413      	add	r3, r2
 8009004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009008:	461a      	mov	r2, r3
 800900a:	2308      	movs	r3, #8
 800900c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800900e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 fed1 	bl	8009db8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	f003 0310 	and.w	r3, r3, #16
 800901c:	2b00      	cmp	r3, #0
 800901e:	d008      	beq.n	8009032 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009022:	015a      	lsls	r2, r3, #5
 8009024:	69fb      	ldr	r3, [r7, #28]
 8009026:	4413      	add	r3, r2
 8009028:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800902c:	461a      	mov	r2, r3
 800902e:	2310      	movs	r3, #16
 8009030:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	f003 0302 	and.w	r3, r3, #2
 8009038:	2b00      	cmp	r3, #0
 800903a:	d030      	beq.n	800909e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800903c:	6a3b      	ldr	r3, [r7, #32]
 800903e:	695b      	ldr	r3, [r3, #20]
 8009040:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009044:	2b80      	cmp	r3, #128	; 0x80
 8009046:	d109      	bne.n	800905c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	69fa      	ldr	r2, [r7, #28]
 8009052:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009056:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800905a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800905c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800905e:	4613      	mov	r3, r2
 8009060:	00db      	lsls	r3, r3, #3
 8009062:	4413      	add	r3, r2
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800906a:	687a      	ldr	r2, [r7, #4]
 800906c:	4413      	add	r3, r2
 800906e:	3304      	adds	r3, #4
 8009070:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	78db      	ldrb	r3, [r3, #3]
 8009076:	2b01      	cmp	r3, #1
 8009078:	d108      	bne.n	800908c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	2200      	movs	r2, #0
 800907e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009082:	b2db      	uxtb	r3, r3
 8009084:	4619      	mov	r1, r3
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f00f fc34 	bl	80188f4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800908c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800908e:	015a      	lsls	r2, r3, #5
 8009090:	69fb      	ldr	r3, [r7, #28]
 8009092:	4413      	add	r3, r2
 8009094:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009098:	461a      	mov	r2, r3
 800909a:	2302      	movs	r3, #2
 800909c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	f003 0320 	and.w	r3, r3, #32
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d008      	beq.n	80090ba <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80090a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090aa:	015a      	lsls	r2, r3, #5
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	4413      	add	r3, r2
 80090b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090b4:	461a      	mov	r2, r3
 80090b6:	2320      	movs	r3, #32
 80090b8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d009      	beq.n	80090d8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80090c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c6:	015a      	lsls	r2, r3, #5
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	4413      	add	r3, r2
 80090cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090d0:	461a      	mov	r2, r3
 80090d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80090d6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80090d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090da:	3301      	adds	r3, #1
 80090dc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80090de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e0:	085b      	lsrs	r3, r3, #1
 80090e2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80090e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	f47f af62 	bne.w	8008fb0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4618      	mov	r0, r3
 80090f2:	f00a fa09 	bl	8013508 <USB_ReadInterrupts>
 80090f6:	4603      	mov	r3, r0
 80090f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80090fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009100:	f040 80a4 	bne.w	800924c <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	4618      	mov	r0, r3
 800910a:	f00a fa2a 	bl	8013562 <USB_ReadDevAllInEpInterrupt>
 800910e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009110:	2300      	movs	r3, #0
 8009112:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009114:	e096      	b.n	8009244 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009118:	f003 0301 	and.w	r3, r3, #1
 800911c:	2b00      	cmp	r3, #0
 800911e:	f000 808b 	beq.w	8009238 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009128:	b2d2      	uxtb	r2, r2
 800912a:	4611      	mov	r1, r2
 800912c:	4618      	mov	r0, r3
 800912e:	f00a fa50 	bl	80135d2 <USB_ReadDevInEPInterrupt>
 8009132:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f003 0301 	and.w	r3, r3, #1
 800913a:	2b00      	cmp	r3, #0
 800913c:	d020      	beq.n	8009180 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800913e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009140:	f003 030f 	and.w	r3, r3, #15
 8009144:	2201      	movs	r2, #1
 8009146:	fa02 f303 	lsl.w	r3, r2, r3
 800914a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800914c:	69fb      	ldr	r3, [r7, #28]
 800914e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009152:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	43db      	mvns	r3, r3
 8009158:	69f9      	ldr	r1, [r7, #28]
 800915a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800915e:	4013      	ands	r3, r2
 8009160:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009164:	015a      	lsls	r2, r3, #5
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	4413      	add	r3, r2
 800916a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800916e:	461a      	mov	r2, r3
 8009170:	2301      	movs	r3, #1
 8009172:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009176:	b2db      	uxtb	r3, r3
 8009178:	4619      	mov	r1, r3
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f00f fb25 	bl	80187ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	f003 0308 	and.w	r3, r3, #8
 8009186:	2b00      	cmp	r3, #0
 8009188:	d008      	beq.n	800919c <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800918a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800918c:	015a      	lsls	r2, r3, #5
 800918e:	69fb      	ldr	r3, [r7, #28]
 8009190:	4413      	add	r3, r2
 8009192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009196:	461a      	mov	r2, r3
 8009198:	2308      	movs	r3, #8
 800919a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	f003 0310 	and.w	r3, r3, #16
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d008      	beq.n	80091b8 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80091a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a8:	015a      	lsls	r2, r3, #5
 80091aa:	69fb      	ldr	r3, [r7, #28]
 80091ac:	4413      	add	r3, r2
 80091ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091b2:	461a      	mov	r2, r3
 80091b4:	2310      	movs	r3, #16
 80091b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d008      	beq.n	80091d4 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80091c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c4:	015a      	lsls	r2, r3, #5
 80091c6:	69fb      	ldr	r3, [r7, #28]
 80091c8:	4413      	add	r3, r2
 80091ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091ce:	461a      	mov	r2, r3
 80091d0:	2340      	movs	r3, #64	; 0x40
 80091d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	f003 0302 	and.w	r3, r3, #2
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d023      	beq.n	8009226 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80091de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80091e0:	6a38      	ldr	r0, [r7, #32]
 80091e2:	f009 fa17 	bl	8012614 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80091e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091e8:	4613      	mov	r3, r2
 80091ea:	00db      	lsls	r3, r3, #3
 80091ec:	4413      	add	r3, r2
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	3338      	adds	r3, #56	; 0x38
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	4413      	add	r3, r2
 80091f6:	3304      	adds	r3, #4
 80091f8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	78db      	ldrb	r3, [r3, #3]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d108      	bne.n	8009214 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	2200      	movs	r2, #0
 8009206:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920a:	b2db      	uxtb	r3, r3
 800920c:	4619      	mov	r1, r3
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f00f fb82 	bl	8018918 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009216:	015a      	lsls	r2, r3, #5
 8009218:	69fb      	ldr	r3, [r7, #28]
 800921a:	4413      	add	r3, r2
 800921c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009220:	461a      	mov	r2, r3
 8009222:	2302      	movs	r3, #2
 8009224:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800922c:	2b00      	cmp	r3, #0
 800922e:	d003      	beq.n	8009238 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009230:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 fcea 	bl	8009c0c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923a:	3301      	adds	r3, #1
 800923c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800923e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009240:	085b      	lsrs	r3, r3, #1
 8009242:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009246:	2b00      	cmp	r3, #0
 8009248:	f47f af65 	bne.w	8009116 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4618      	mov	r0, r3
 8009252:	f00a f959 	bl	8013508 <USB_ReadInterrupts>
 8009256:	4603      	mov	r3, r0
 8009258:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800925c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009260:	d122      	bne.n	80092a8 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009262:	69fb      	ldr	r3, [r7, #28]
 8009264:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	69fa      	ldr	r2, [r7, #28]
 800926c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009270:	f023 0301 	bic.w	r3, r3, #1
 8009274:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800927c:	2b01      	cmp	r3, #1
 800927e:	d108      	bne.n	8009292 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2200      	movs	r2, #0
 8009284:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009288:	2100      	movs	r1, #0
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 fe44 	bl	8009f18 <HAL_PCDEx_LPM_Callback>
 8009290:	e002      	b.n	8009298 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f00f fb06 	bl	80188a4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	695a      	ldr	r2, [r3, #20]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80092a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4618      	mov	r0, r3
 80092ae:	f00a f92b 	bl	8013508 <USB_ReadInterrupts>
 80092b2:	4603      	mov	r3, r0
 80092b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092bc:	d112      	bne.n	80092e4 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	f003 0301 	and.w	r3, r3, #1
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d102      	bne.n	80092d4 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f00f fac2 	bl	8018858 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	695a      	ldr	r2, [r3, #20]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80092e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4618      	mov	r0, r3
 80092ea:	f00a f90d 	bl	8013508 <USB_ReadInterrupts>
 80092ee:	4603      	mov	r3, r0
 80092f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80092f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80092f8:	d121      	bne.n	800933e <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	695a      	ldr	r2, [r3, #20]
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8009308:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009310:	2b00      	cmp	r3, #0
 8009312:	d111      	bne.n	8009338 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2201      	movs	r2, #1
 8009318:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009322:	089b      	lsrs	r3, r3, #2
 8009324:	f003 020f 	and.w	r2, r3, #15
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800932e:	2101      	movs	r1, #1
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 fdf1 	bl	8009f18 <HAL_PCDEx_LPM_Callback>
 8009336:	e002      	b.n	800933e <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f00f fa8d 	bl	8018858 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4618      	mov	r0, r3
 8009344:	f00a f8e0 	bl	8013508 <USB_ReadInterrupts>
 8009348:	4603      	mov	r3, r0
 800934a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800934e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009352:	f040 80b5 	bne.w	80094c0 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009356:	69fb      	ldr	r3, [r7, #28]
 8009358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	69fa      	ldr	r2, [r7, #28]
 8009360:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009364:	f023 0301 	bic.w	r3, r3, #1
 8009368:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2110      	movs	r1, #16
 8009370:	4618      	mov	r0, r3
 8009372:	f009 f94f 	bl	8012614 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009376:	2300      	movs	r3, #0
 8009378:	62fb      	str	r3, [r7, #44]	; 0x2c
 800937a:	e046      	b.n	800940a <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800937c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800937e:	015a      	lsls	r2, r3, #5
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	4413      	add	r3, r2
 8009384:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009388:	461a      	mov	r2, r3
 800938a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800938e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009392:	015a      	lsls	r2, r3, #5
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	4413      	add	r3, r2
 8009398:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093a0:	0151      	lsls	r1, r2, #5
 80093a2:	69fa      	ldr	r2, [r7, #28]
 80093a4:	440a      	add	r2, r1
 80093a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80093ae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80093b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093b2:	015a      	lsls	r2, r3, #5
 80093b4:	69fb      	ldr	r3, [r7, #28]
 80093b6:	4413      	add	r3, r2
 80093b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093bc:	461a      	mov	r2, r3
 80093be:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80093c2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80093c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093d4:	0151      	lsls	r1, r2, #5
 80093d6:	69fa      	ldr	r2, [r7, #28]
 80093d8:	440a      	add	r2, r1
 80093da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80093e2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80093e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093f4:	0151      	lsls	r1, r2, #5
 80093f6:	69fa      	ldr	r2, [r7, #28]
 80093f8:	440a      	add	r2, r1
 80093fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009402:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009406:	3301      	adds	r3, #1
 8009408:	62fb      	str	r3, [r7, #44]	; 0x2c
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009410:	429a      	cmp	r2, r3
 8009412:	d3b3      	bcc.n	800937c <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009414:	69fb      	ldr	r3, [r7, #28]
 8009416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800941a:	69db      	ldr	r3, [r3, #28]
 800941c:	69fa      	ldr	r2, [r7, #28]
 800941e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009422:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009426:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800942c:	2b00      	cmp	r3, #0
 800942e:	d016      	beq.n	800945e <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009436:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800943a:	69fa      	ldr	r2, [r7, #28]
 800943c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009440:	f043 030b 	orr.w	r3, r3, #11
 8009444:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009448:	69fb      	ldr	r3, [r7, #28]
 800944a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800944e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009450:	69fa      	ldr	r2, [r7, #28]
 8009452:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009456:	f043 030b 	orr.w	r3, r3, #11
 800945a:	6453      	str	r3, [r2, #68]	; 0x44
 800945c:	e015      	b.n	800948a <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009464:	695b      	ldr	r3, [r3, #20]
 8009466:	69fa      	ldr	r2, [r7, #28]
 8009468:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800946c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009470:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8009474:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009476:	69fb      	ldr	r3, [r7, #28]
 8009478:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800947c:	691b      	ldr	r3, [r3, #16]
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009484:	f043 030b 	orr.w	r3, r3, #11
 8009488:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	69fa      	ldr	r2, [r7, #28]
 8009494:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009498:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800949c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80094a8:	4619      	mov	r1, r3
 80094aa:	4610      	mov	r0, r2
 80094ac:	f00a f8f0 	bl	8013690 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	695a      	ldr	r2, [r3, #20]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80094be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4618      	mov	r0, r3
 80094c6:	f00a f81f 	bl	8013508 <USB_ReadInterrupts>
 80094ca:	4603      	mov	r3, r0
 80094cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80094d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094d4:	d124      	bne.n	8009520 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4618      	mov	r0, r3
 80094dc:	f00a f8b5 	bl	801364a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4618      	mov	r0, r3
 80094e6:	f009 f912 	bl	801270e <USB_GetDevSpeed>
 80094ea:	4603      	mov	r3, r0
 80094ec:	461a      	mov	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681c      	ldr	r4, [r3, #0]
 80094f6:	f001 fbcf 	bl	800ac98 <HAL_RCC_GetHCLKFreq>
 80094fa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009500:	b2db      	uxtb	r3, r3
 8009502:	461a      	mov	r2, r3
 8009504:	4620      	mov	r0, r4
 8009506:	f008 fe2f 	bl	8012168 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f00f f985 	bl	801881a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	695a      	ldr	r2, [r3, #20]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800951e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4618      	mov	r0, r3
 8009526:	f009 ffef 	bl	8013508 <USB_ReadInterrupts>
 800952a:	4603      	mov	r3, r0
 800952c:	f003 0308 	and.w	r3, r3, #8
 8009530:	2b08      	cmp	r3, #8
 8009532:	d10a      	bne.n	800954a <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f00f f962 	bl	80187fe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	695a      	ldr	r2, [r3, #20]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f002 0208 	and.w	r2, r2, #8
 8009548:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4618      	mov	r0, r3
 8009550:	f009 ffda 	bl	8013508 <USB_ReadInterrupts>
 8009554:	4603      	mov	r3, r0
 8009556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800955a:	2b80      	cmp	r3, #128	; 0x80
 800955c:	d122      	bne.n	80095a4 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800955e:	6a3b      	ldr	r3, [r7, #32]
 8009560:	699b      	ldr	r3, [r3, #24]
 8009562:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009566:	6a3b      	ldr	r3, [r7, #32]
 8009568:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800956a:	2301      	movs	r3, #1
 800956c:	627b      	str	r3, [r7, #36]	; 0x24
 800956e:	e014      	b.n	800959a <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009570:	6879      	ldr	r1, [r7, #4]
 8009572:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009574:	4613      	mov	r3, r2
 8009576:	00db      	lsls	r3, r3, #3
 8009578:	4413      	add	r3, r2
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	440b      	add	r3, r1
 800957e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009582:	781b      	ldrb	r3, [r3, #0]
 8009584:	2b01      	cmp	r3, #1
 8009586:	d105      	bne.n	8009594 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800958a:	b2db      	uxtb	r3, r3
 800958c:	4619      	mov	r1, r3
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 fb0b 	bl	8009baa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009596:	3301      	adds	r3, #1
 8009598:	627b      	str	r3, [r7, #36]	; 0x24
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d3e5      	bcc.n	8009570 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4618      	mov	r0, r3
 80095aa:	f009 ffad 	bl	8013508 <USB_ReadInterrupts>
 80095ae:	4603      	mov	r3, r0
 80095b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80095b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095b8:	d13b      	bne.n	8009632 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80095ba:	2301      	movs	r3, #1
 80095bc:	627b      	str	r3, [r7, #36]	; 0x24
 80095be:	e02b      	b.n	8009618 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80095c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c2:	015a      	lsls	r2, r3, #5
 80095c4:	69fb      	ldr	r3, [r7, #28]
 80095c6:	4413      	add	r3, r2
 80095c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80095d0:	6879      	ldr	r1, [r7, #4]
 80095d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095d4:	4613      	mov	r3, r2
 80095d6:	00db      	lsls	r3, r3, #3
 80095d8:	4413      	add	r3, r2
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	440b      	add	r3, r1
 80095de:	3340      	adds	r3, #64	; 0x40
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	2b01      	cmp	r3, #1
 80095e4:	d115      	bne.n	8009612 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80095e6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	da12      	bge.n	8009612 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80095ec:	6879      	ldr	r1, [r7, #4]
 80095ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095f0:	4613      	mov	r3, r2
 80095f2:	00db      	lsls	r3, r3, #3
 80095f4:	4413      	add	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	440b      	add	r3, r1
 80095fa:	333f      	adds	r3, #63	; 0x3f
 80095fc:	2201      	movs	r2, #1
 80095fe:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8009600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009602:	b2db      	uxtb	r3, r3
 8009604:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009608:	b2db      	uxtb	r3, r3
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 facc 	bl	8009baa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009614:	3301      	adds	r3, #1
 8009616:	627b      	str	r3, [r7, #36]	; 0x24
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800961e:	429a      	cmp	r2, r3
 8009620:	d3ce      	bcc.n	80095c0 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	695a      	ldr	r2, [r3, #20]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009630:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4618      	mov	r0, r3
 8009638:	f009 ff66 	bl	8013508 <USB_ReadInterrupts>
 800963c:	4603      	mov	r3, r0
 800963e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009642:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009646:	d155      	bne.n	80096f4 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009648:	2301      	movs	r3, #1
 800964a:	627b      	str	r3, [r7, #36]	; 0x24
 800964c:	e045      	b.n	80096da <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800964e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009650:	015a      	lsls	r2, r3, #5
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	4413      	add	r3, r2
 8009656:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800965e:	6879      	ldr	r1, [r7, #4]
 8009660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009662:	4613      	mov	r3, r2
 8009664:	00db      	lsls	r3, r3, #3
 8009666:	4413      	add	r3, r2
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	440b      	add	r3, r1
 800966c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	2b01      	cmp	r3, #1
 8009674:	d12e      	bne.n	80096d4 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009676:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009678:	2b00      	cmp	r3, #0
 800967a:	da2b      	bge.n	80096d4 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8009688:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800968c:	429a      	cmp	r2, r3
 800968e:	d121      	bne.n	80096d4 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009690:	6879      	ldr	r1, [r7, #4]
 8009692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009694:	4613      	mov	r3, r2
 8009696:	00db      	lsls	r3, r3, #3
 8009698:	4413      	add	r3, r2
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	440b      	add	r3, r1
 800969e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80096a2:	2201      	movs	r2, #1
 80096a4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80096a6:	6a3b      	ldr	r3, [r7, #32]
 80096a8:	699b      	ldr	r3, [r3, #24]
 80096aa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80096ae:	6a3b      	ldr	r3, [r7, #32]
 80096b0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80096b2:	6a3b      	ldr	r3, [r7, #32]
 80096b4:	695b      	ldr	r3, [r3, #20]
 80096b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d10a      	bne.n	80096d4 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80096be:	69fb      	ldr	r3, [r7, #28]
 80096c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	69fa      	ldr	r2, [r7, #28]
 80096c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80096cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80096d0:	6053      	str	r3, [r2, #4]
            break;
 80096d2:	e007      	b.n	80096e4 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80096d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d6:	3301      	adds	r3, #1
 80096d8:	627b      	str	r3, [r7, #36]	; 0x24
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d3b4      	bcc.n	800964e <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	695a      	ldr	r2, [r3, #20]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80096f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4618      	mov	r0, r3
 80096fa:	f009 ff05 	bl	8013508 <USB_ReadInterrupts>
 80096fe:	4603      	mov	r3, r0
 8009700:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009708:	d10a      	bne.n	8009720 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f00f f916 	bl	801893c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	695a      	ldr	r2, [r3, #20]
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800971e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4618      	mov	r0, r3
 8009726:	f009 feef 	bl	8013508 <USB_ReadInterrupts>
 800972a:	4603      	mov	r3, r0
 800972c:	f003 0304 	and.w	r3, r3, #4
 8009730:	2b04      	cmp	r3, #4
 8009732:	d115      	bne.n	8009760 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800973c:	69bb      	ldr	r3, [r7, #24]
 800973e:	f003 0304 	and.w	r3, r3, #4
 8009742:	2b00      	cmp	r3, #0
 8009744:	d002      	beq.n	800974c <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f00f f906 	bl	8018958 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	6859      	ldr	r1, [r3, #4]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	69ba      	ldr	r2, [r7, #24]
 8009758:	430a      	orrs	r2, r1
 800975a:	605a      	str	r2, [r3, #4]
 800975c:	e000      	b.n	8009760 <HAL_PCD_IRQHandler+0x920>
      return;
 800975e:	bf00      	nop
    }
  }
}
 8009760:	3734      	adds	r7, #52	; 0x34
 8009762:	46bd      	mov	sp, r7
 8009764:	bd90      	pop	{r4, r7, pc}

08009766 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b082      	sub	sp, #8
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
 800976e:	460b      	mov	r3, r1
 8009770:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009778:	2b01      	cmp	r3, #1
 800977a:	d101      	bne.n	8009780 <HAL_PCD_SetAddress+0x1a>
 800977c:	2302      	movs	r3, #2
 800977e:	e013      	b.n	80097a8 <HAL_PCD_SetAddress+0x42>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2201      	movs	r2, #1
 8009784:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	78fa      	ldrb	r2, [r7, #3]
 800978c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	78fa      	ldrb	r2, [r7, #3]
 8009796:	4611      	mov	r1, r2
 8009798:	4618      	mov	r0, r3
 800979a:	f009 fe4d 	bl	8013438 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2200      	movs	r2, #0
 80097a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3708      	adds	r7, #8
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
 80097b8:	4608      	mov	r0, r1
 80097ba:	4611      	mov	r1, r2
 80097bc:	461a      	mov	r2, r3
 80097be:	4603      	mov	r3, r0
 80097c0:	70fb      	strb	r3, [r7, #3]
 80097c2:	460b      	mov	r3, r1
 80097c4:	803b      	strh	r3, [r7, #0]
 80097c6:	4613      	mov	r3, r2
 80097c8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80097ca:	2300      	movs	r3, #0
 80097cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80097ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	da0f      	bge.n	80097f6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80097d6:	78fb      	ldrb	r3, [r7, #3]
 80097d8:	f003 020f 	and.w	r2, r3, #15
 80097dc:	4613      	mov	r3, r2
 80097de:	00db      	lsls	r3, r3, #3
 80097e0:	4413      	add	r3, r2
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	3338      	adds	r3, #56	; 0x38
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	4413      	add	r3, r2
 80097ea:	3304      	adds	r3, #4
 80097ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	2201      	movs	r2, #1
 80097f2:	705a      	strb	r2, [r3, #1]
 80097f4:	e00f      	b.n	8009816 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80097f6:	78fb      	ldrb	r3, [r7, #3]
 80097f8:	f003 020f 	and.w	r2, r3, #15
 80097fc:	4613      	mov	r3, r2
 80097fe:	00db      	lsls	r3, r3, #3
 8009800:	4413      	add	r3, r2
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	4413      	add	r3, r2
 800980c:	3304      	adds	r3, #4
 800980e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009816:	78fb      	ldrb	r3, [r7, #3]
 8009818:	f003 030f 	and.w	r3, r3, #15
 800981c:	b2da      	uxtb	r2, r3
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009822:	883a      	ldrh	r2, [r7, #0]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	78ba      	ldrb	r2, [r7, #2]
 800982c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	785b      	ldrb	r3, [r3, #1]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d004      	beq.n	8009840 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	b29a      	uxth	r2, r3
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009840:	78bb      	ldrb	r3, [r7, #2]
 8009842:	2b02      	cmp	r3, #2
 8009844:	d102      	bne.n	800984c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2200      	movs	r2, #0
 800984a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009852:	2b01      	cmp	r3, #1
 8009854:	d101      	bne.n	800985a <HAL_PCD_EP_Open+0xaa>
 8009856:	2302      	movs	r3, #2
 8009858:	e00e      	b.n	8009878 <HAL_PCD_EP_Open+0xc8>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2201      	movs	r2, #1
 800985e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68f9      	ldr	r1, [r7, #12]
 8009868:	4618      	mov	r0, r3
 800986a:	f008 ff6f 	bl	801274c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2200      	movs	r2, #0
 8009872:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8009876:	7afb      	ldrb	r3, [r7, #11]
}
 8009878:	4618      	mov	r0, r3
 800987a:	3710      	adds	r7, #16
 800987c:	46bd      	mov	sp, r7
 800987e:	bd80      	pop	{r7, pc}

08009880 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b084      	sub	sp, #16
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	460b      	mov	r3, r1
 800988a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800988c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009890:	2b00      	cmp	r3, #0
 8009892:	da0f      	bge.n	80098b4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009894:	78fb      	ldrb	r3, [r7, #3]
 8009896:	f003 020f 	and.w	r2, r3, #15
 800989a:	4613      	mov	r3, r2
 800989c:	00db      	lsls	r3, r3, #3
 800989e:	4413      	add	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	3338      	adds	r3, #56	; 0x38
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	4413      	add	r3, r2
 80098a8:	3304      	adds	r3, #4
 80098aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2201      	movs	r2, #1
 80098b0:	705a      	strb	r2, [r3, #1]
 80098b2:	e00f      	b.n	80098d4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80098b4:	78fb      	ldrb	r3, [r7, #3]
 80098b6:	f003 020f 	and.w	r2, r3, #15
 80098ba:	4613      	mov	r3, r2
 80098bc:	00db      	lsls	r3, r3, #3
 80098be:	4413      	add	r3, r2
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80098c6:	687a      	ldr	r2, [r7, #4]
 80098c8:	4413      	add	r3, r2
 80098ca:	3304      	adds	r3, #4
 80098cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2200      	movs	r2, #0
 80098d2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80098d4:	78fb      	ldrb	r3, [r7, #3]
 80098d6:	f003 030f 	and.w	r3, r3, #15
 80098da:	b2da      	uxtb	r2, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d101      	bne.n	80098ee <HAL_PCD_EP_Close+0x6e>
 80098ea:	2302      	movs	r3, #2
 80098ec:	e00e      	b.n	800990c <HAL_PCD_EP_Close+0x8c>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2201      	movs	r2, #1
 80098f2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68f9      	ldr	r1, [r7, #12]
 80098fc:	4618      	mov	r0, r3
 80098fe:	f008 ffad 	bl	801285c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800990a:	2300      	movs	r3, #0
}
 800990c:	4618      	mov	r0, r3
 800990e:	3710      	adds	r7, #16
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b086      	sub	sp, #24
 8009918:	af00      	add	r7, sp, #0
 800991a:	60f8      	str	r0, [r7, #12]
 800991c:	607a      	str	r2, [r7, #4]
 800991e:	603b      	str	r3, [r7, #0]
 8009920:	460b      	mov	r3, r1
 8009922:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009924:	7afb      	ldrb	r3, [r7, #11]
 8009926:	f003 020f 	and.w	r2, r3, #15
 800992a:	4613      	mov	r3, r2
 800992c:	00db      	lsls	r3, r3, #3
 800992e:	4413      	add	r3, r2
 8009930:	009b      	lsls	r3, r3, #2
 8009932:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	4413      	add	r3, r2
 800993a:	3304      	adds	r3, #4
 800993c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	683a      	ldr	r2, [r7, #0]
 8009948:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	2200      	movs	r2, #0
 800994e:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	2200      	movs	r2, #0
 8009954:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009956:	7afb      	ldrb	r3, [r7, #11]
 8009958:	f003 030f 	and.w	r3, r3, #15
 800995c:	b2da      	uxtb	r2, r3
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009962:	7afb      	ldrb	r3, [r7, #11]
 8009964:	f003 030f 	and.w	r3, r3, #15
 8009968:	2b00      	cmp	r3, #0
 800996a:	d106      	bne.n	800997a <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	6979      	ldr	r1, [r7, #20]
 8009972:	4618      	mov	r0, r3
 8009974:	f009 fa2e 	bl	8012dd4 <USB_EP0StartXfer>
 8009978:	e005      	b.n	8009986 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	6979      	ldr	r1, [r7, #20]
 8009980:	4618      	mov	r0, r3
 8009982:	f009 f847 	bl	8012a14 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3718      	adds	r7, #24
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009990:	b480      	push	{r7}
 8009992:	b083      	sub	sp, #12
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	460b      	mov	r3, r1
 800999a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800999c:	78fb      	ldrb	r3, [r7, #3]
 800999e:	f003 020f 	and.w	r2, r3, #15
 80099a2:	6879      	ldr	r1, [r7, #4]
 80099a4:	4613      	mov	r3, r2
 80099a6:	00db      	lsls	r3, r3, #3
 80099a8:	4413      	add	r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	440b      	add	r3, r1
 80099ae:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80099b2:	681b      	ldr	r3, [r3, #0]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	370c      	adds	r7, #12
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr

080099c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b086      	sub	sp, #24
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	607a      	str	r2, [r7, #4]
 80099ca:	603b      	str	r3, [r7, #0]
 80099cc:	460b      	mov	r3, r1
 80099ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80099d0:	7afb      	ldrb	r3, [r7, #11]
 80099d2:	f003 020f 	and.w	r2, r3, #15
 80099d6:	4613      	mov	r3, r2
 80099d8:	00db      	lsls	r3, r3, #3
 80099da:	4413      	add	r3, r2
 80099dc:	009b      	lsls	r3, r3, #2
 80099de:	3338      	adds	r3, #56	; 0x38
 80099e0:	68fa      	ldr	r2, [r7, #12]
 80099e2:	4413      	add	r3, r2
 80099e4:	3304      	adds	r3, #4
 80099e6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	683a      	ldr	r2, [r7, #0]
 80099f2:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	2200      	movs	r2, #0
 80099f8:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	2201      	movs	r2, #1
 80099fe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009a00:	7afb      	ldrb	r3, [r7, #11]
 8009a02:	f003 030f 	and.w	r3, r3, #15
 8009a06:	b2da      	uxtb	r2, r3
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009a0c:	7afb      	ldrb	r3, [r7, #11]
 8009a0e:	f003 030f 	and.w	r3, r3, #15
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d106      	bne.n	8009a24 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	6979      	ldr	r1, [r7, #20]
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f009 f9d9 	bl	8012dd4 <USB_EP0StartXfer>
 8009a22:	e005      	b.n	8009a30 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	6979      	ldr	r1, [r7, #20]
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f008 fff2 	bl	8012a14 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3718      	adds	r7, #24
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009a3a:	b580      	push	{r7, lr}
 8009a3c:	b084      	sub	sp, #16
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	6078      	str	r0, [r7, #4]
 8009a42:	460b      	mov	r3, r1
 8009a44:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009a46:	78fb      	ldrb	r3, [r7, #3]
 8009a48:	f003 020f 	and.w	r2, r3, #15
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d901      	bls.n	8009a58 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009a54:	2301      	movs	r3, #1
 8009a56:	e04e      	b.n	8009af6 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009a58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	da0f      	bge.n	8009a80 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a60:	78fb      	ldrb	r3, [r7, #3]
 8009a62:	f003 020f 	and.w	r2, r3, #15
 8009a66:	4613      	mov	r3, r2
 8009a68:	00db      	lsls	r3, r3, #3
 8009a6a:	4413      	add	r3, r2
 8009a6c:	009b      	lsls	r3, r3, #2
 8009a6e:	3338      	adds	r3, #56	; 0x38
 8009a70:	687a      	ldr	r2, [r7, #4]
 8009a72:	4413      	add	r3, r2
 8009a74:	3304      	adds	r3, #4
 8009a76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	705a      	strb	r2, [r3, #1]
 8009a7e:	e00d      	b.n	8009a9c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009a80:	78fa      	ldrb	r2, [r7, #3]
 8009a82:	4613      	mov	r3, r2
 8009a84:	00db      	lsls	r3, r3, #3
 8009a86:	4413      	add	r3, r2
 8009a88:	009b      	lsls	r3, r3, #2
 8009a8a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	4413      	add	r3, r2
 8009a92:	3304      	adds	r3, #4
 8009a94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009aa2:	78fb      	ldrb	r3, [r7, #3]
 8009aa4:	f003 030f 	and.w	r3, r3, #15
 8009aa8:	b2da      	uxtb	r2, r3
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d101      	bne.n	8009abc <HAL_PCD_EP_SetStall+0x82>
 8009ab8:	2302      	movs	r3, #2
 8009aba:	e01c      	b.n	8009af6 <HAL_PCD_EP_SetStall+0xbc>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	68f9      	ldr	r1, [r7, #12]
 8009aca:	4618      	mov	r0, r3
 8009acc:	f009 fbe0 	bl	8013290 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009ad0:	78fb      	ldrb	r3, [r7, #3]
 8009ad2:	f003 030f 	and.w	r3, r3, #15
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d108      	bne.n	8009aec <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681a      	ldr	r2, [r3, #0]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	4610      	mov	r0, r2
 8009ae8:	f009 fdd2 	bl	8013690 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009af4:	2300      	movs	r3, #0
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	3710      	adds	r7, #16
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}

08009afe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009afe:	b580      	push	{r7, lr}
 8009b00:	b084      	sub	sp, #16
 8009b02:	af00      	add	r7, sp, #0
 8009b04:	6078      	str	r0, [r7, #4]
 8009b06:	460b      	mov	r3, r1
 8009b08:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009b0a:	78fb      	ldrb	r3, [r7, #3]
 8009b0c:	f003 020f 	and.w	r2, r3, #15
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d901      	bls.n	8009b1c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009b18:	2301      	movs	r3, #1
 8009b1a:	e042      	b.n	8009ba2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009b1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	da0f      	bge.n	8009b44 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b24:	78fb      	ldrb	r3, [r7, #3]
 8009b26:	f003 020f 	and.w	r2, r3, #15
 8009b2a:	4613      	mov	r3, r2
 8009b2c:	00db      	lsls	r3, r3, #3
 8009b2e:	4413      	add	r3, r2
 8009b30:	009b      	lsls	r3, r3, #2
 8009b32:	3338      	adds	r3, #56	; 0x38
 8009b34:	687a      	ldr	r2, [r7, #4]
 8009b36:	4413      	add	r3, r2
 8009b38:	3304      	adds	r3, #4
 8009b3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2201      	movs	r2, #1
 8009b40:	705a      	strb	r2, [r3, #1]
 8009b42:	e00f      	b.n	8009b64 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b44:	78fb      	ldrb	r3, [r7, #3]
 8009b46:	f003 020f 	and.w	r2, r3, #15
 8009b4a:	4613      	mov	r3, r2
 8009b4c:	00db      	lsls	r3, r3, #3
 8009b4e:	4413      	add	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	4413      	add	r3, r2
 8009b5a:	3304      	adds	r3, #4
 8009b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2200      	movs	r2, #0
 8009b62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2200      	movs	r2, #0
 8009b68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b6a:	78fb      	ldrb	r3, [r7, #3]
 8009b6c:	f003 030f 	and.w	r3, r3, #15
 8009b70:	b2da      	uxtb	r2, r3
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d101      	bne.n	8009b84 <HAL_PCD_EP_ClrStall+0x86>
 8009b80:	2302      	movs	r3, #2
 8009b82:	e00e      	b.n	8009ba2 <HAL_PCD_EP_ClrStall+0xa4>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	68f9      	ldr	r1, [r7, #12]
 8009b92:	4618      	mov	r0, r3
 8009b94:	f009 fbea 	bl	801336c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b084      	sub	sp, #16
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
 8009bb2:	460b      	mov	r3, r1
 8009bb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009bb6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	da0c      	bge.n	8009bd8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bbe:	78fb      	ldrb	r3, [r7, #3]
 8009bc0:	f003 020f 	and.w	r2, r3, #15
 8009bc4:	4613      	mov	r3, r2
 8009bc6:	00db      	lsls	r3, r3, #3
 8009bc8:	4413      	add	r3, r2
 8009bca:	009b      	lsls	r3, r3, #2
 8009bcc:	3338      	adds	r3, #56	; 0x38
 8009bce:	687a      	ldr	r2, [r7, #4]
 8009bd0:	4413      	add	r3, r2
 8009bd2:	3304      	adds	r3, #4
 8009bd4:	60fb      	str	r3, [r7, #12]
 8009bd6:	e00c      	b.n	8009bf2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009bd8:	78fb      	ldrb	r3, [r7, #3]
 8009bda:	f003 020f 	and.w	r2, r3, #15
 8009bde:	4613      	mov	r3, r2
 8009be0:	00db      	lsls	r3, r3, #3
 8009be2:	4413      	add	r3, r2
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009bea:	687a      	ldr	r2, [r7, #4]
 8009bec:	4413      	add	r3, r2
 8009bee:	3304      	adds	r3, #4
 8009bf0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	68f9      	ldr	r1, [r7, #12]
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f009 fa0d 	bl	8013018 <USB_EPStopXfer>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009c02:	7afb      	ldrb	r3, [r7, #11]
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3710      	adds	r7, #16
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b088      	sub	sp, #32
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
 8009c14:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009c20:	683a      	ldr	r2, [r7, #0]
 8009c22:	4613      	mov	r3, r2
 8009c24:	00db      	lsls	r3, r3, #3
 8009c26:	4413      	add	r3, r2
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	3338      	adds	r3, #56	; 0x38
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	4413      	add	r3, r2
 8009c30:	3304      	adds	r3, #4
 8009c32:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	6a1a      	ldr	r2, [r3, #32]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	699b      	ldr	r3, [r3, #24]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d901      	bls.n	8009c44 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009c40:	2301      	movs	r3, #1
 8009c42:	e067      	b.n	8009d14 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	699a      	ldr	r2, [r3, #24]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6a1b      	ldr	r3, [r3, #32]
 8009c4c:	1ad3      	subs	r3, r2, r3
 8009c4e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	69fa      	ldr	r2, [r7, #28]
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d902      	bls.n	8009c60 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	3303      	adds	r3, #3
 8009c64:	089b      	lsrs	r3, r3, #2
 8009c66:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009c68:	e026      	b.n	8009cb8 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	699a      	ldr	r2, [r3, #24]
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	6a1b      	ldr	r3, [r3, #32]
 8009c72:	1ad3      	subs	r3, r2, r3
 8009c74:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	68db      	ldr	r3, [r3, #12]
 8009c7a:	69fa      	ldr	r2, [r7, #28]
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d902      	bls.n	8009c86 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009c86:	69fb      	ldr	r3, [r7, #28]
 8009c88:	3303      	adds	r3, #3
 8009c8a:	089b      	lsrs	r3, r3, #2
 8009c8c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6919      	ldr	r1, [r3, #16]
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	b2da      	uxtb	r2, r3
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	b29b      	uxth	r3, r3
 8009c9a:	6978      	ldr	r0, [r7, #20]
 8009c9c:	f009 fa66 	bl	801316c <USB_WritePacket>

    ep->xfer_buff  += len;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	691a      	ldr	r2, [r3, #16]
 8009ca4:	69fb      	ldr	r3, [r7, #28]
 8009ca6:	441a      	add	r2, r3
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6a1a      	ldr	r2, [r3, #32]
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	441a      	add	r2, r3
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	015a      	lsls	r2, r3, #5
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	4413      	add	r3, r2
 8009cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cc4:	699b      	ldr	r3, [r3, #24]
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	69ba      	ldr	r2, [r7, #24]
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	d809      	bhi.n	8009ce2 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	6a1a      	ldr	r2, [r3, #32]
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009cd6:	429a      	cmp	r2, r3
 8009cd8:	d203      	bcs.n	8009ce2 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	699b      	ldr	r3, [r3, #24]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d1c3      	bne.n	8009c6a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	699a      	ldr	r2, [r3, #24]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	6a1b      	ldr	r3, [r3, #32]
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d811      	bhi.n	8009d12 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	f003 030f 	and.w	r3, r3, #15
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8009cfa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	43db      	mvns	r3, r3
 8009d08:	6939      	ldr	r1, [r7, #16]
 8009d0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d0e:	4013      	ands	r3, r2
 8009d10:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009d12:	2300      	movs	r3, #0
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3720      	adds	r7, #32
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b086      	sub	sp, #24
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	333c      	adds	r3, #60	; 0x3c
 8009d34:	3304      	adds	r3, #4
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	015a      	lsls	r2, r3, #5
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	4413      	add	r3, r2
 8009d42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d46:	689b      	ldr	r3, [r3, #8]
 8009d48:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	4a19      	ldr	r2, [pc, #100]	; (8009db4 <PCD_EP_OutXfrComplete_int+0x98>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d124      	bne.n	8009d9c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d00a      	beq.n	8009d72 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	015a      	lsls	r2, r3, #5
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	4413      	add	r3, r2
 8009d64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d68:	461a      	mov	r2, r3
 8009d6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d6e:	6093      	str	r3, [r2, #8]
 8009d70:	e01a      	b.n	8009da8 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009d72:	68bb      	ldr	r3, [r7, #8]
 8009d74:	f003 0320 	and.w	r3, r3, #32
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d008      	beq.n	8009d8e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	015a      	lsls	r2, r3, #5
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	4413      	add	r3, r2
 8009d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d88:	461a      	mov	r2, r3
 8009d8a:	2320      	movs	r3, #32
 8009d8c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	4619      	mov	r1, r3
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f00e fcfd 	bl	8018794 <HAL_PCD_DataOutStageCallback>
 8009d9a:	e005      	b.n	8009da8 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	b2db      	uxtb	r3, r3
 8009da0:	4619      	mov	r1, r3
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f00e fcf6 	bl	8018794 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009da8:	2300      	movs	r3, #0
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3718      	adds	r7, #24
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}
 8009db2:	bf00      	nop
 8009db4:	4f54310a 	.word	0x4f54310a

08009db8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b086      	sub	sp, #24
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	333c      	adds	r3, #60	; 0x3c
 8009dd0:	3304      	adds	r3, #4
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	015a      	lsls	r2, r3, #5
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	4413      	add	r3, r2
 8009dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	4a0c      	ldr	r2, [pc, #48]	; (8009e1c <PCD_EP_OutSetupPacket_int+0x64>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d90e      	bls.n	8009e0c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d009      	beq.n	8009e0c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	015a      	lsls	r2, r3, #5
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	4413      	add	r3, r2
 8009e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e04:	461a      	mov	r2, r3
 8009e06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e0a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f00e fcaf 	bl	8018770 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8009e12:	2300      	movs	r3, #0
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3718      	adds	r7, #24
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}
 8009e1c:	4f54300a 	.word	0x4f54300a

08009e20 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b085      	sub	sp, #20
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
 8009e28:	460b      	mov	r3, r1
 8009e2a:	70fb      	strb	r3, [r7, #3]
 8009e2c:	4613      	mov	r3, r2
 8009e2e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e36:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009e38:	78fb      	ldrb	r3, [r7, #3]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d107      	bne.n	8009e4e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009e3e:	883b      	ldrh	r3, [r7, #0]
 8009e40:	0419      	lsls	r1, r3, #16
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	68ba      	ldr	r2, [r7, #8]
 8009e48:	430a      	orrs	r2, r1
 8009e4a:	629a      	str	r2, [r3, #40]	; 0x28
 8009e4c:	e028      	b.n	8009ea0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e54:	0c1b      	lsrs	r3, r3, #16
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	4413      	add	r3, r2
 8009e5a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	73fb      	strb	r3, [r7, #15]
 8009e60:	e00d      	b.n	8009e7e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	7bfb      	ldrb	r3, [r7, #15]
 8009e68:	3340      	adds	r3, #64	; 0x40
 8009e6a:	009b      	lsls	r3, r3, #2
 8009e6c:	4413      	add	r3, r2
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	0c1b      	lsrs	r3, r3, #16
 8009e72:	68ba      	ldr	r2, [r7, #8]
 8009e74:	4413      	add	r3, r2
 8009e76:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009e78:	7bfb      	ldrb	r3, [r7, #15]
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	73fb      	strb	r3, [r7, #15]
 8009e7e:	7bfa      	ldrb	r2, [r7, #15]
 8009e80:	78fb      	ldrb	r3, [r7, #3]
 8009e82:	3b01      	subs	r3, #1
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d3ec      	bcc.n	8009e62 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009e88:	883b      	ldrh	r3, [r7, #0]
 8009e8a:	0418      	lsls	r0, r3, #16
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6819      	ldr	r1, [r3, #0]
 8009e90:	78fb      	ldrb	r3, [r7, #3]
 8009e92:	3b01      	subs	r3, #1
 8009e94:	68ba      	ldr	r2, [r7, #8]
 8009e96:	4302      	orrs	r2, r0
 8009e98:	3340      	adds	r3, #64	; 0x40
 8009e9a:	009b      	lsls	r3, r3, #2
 8009e9c:	440b      	add	r3, r1
 8009e9e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009ea0:	2300      	movs	r3, #0
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3714      	adds	r7, #20
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eac:	4770      	bx	lr

08009eae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009eae:	b480      	push	{r7}
 8009eb0:	b083      	sub	sp, #12
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	6078      	str	r0, [r7, #4]
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	887a      	ldrh	r2, [r7, #2]
 8009ec0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009ec2:	2300      	movs	r3, #0
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	370c      	adds	r7, #12
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr

08009ed0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b085      	sub	sp, #20
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2201      	movs	r2, #1
 8009ee2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	699b      	ldr	r3, [r3, #24]
 8009ef2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009efe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f02:	f043 0303 	orr.w	r3, r3, #3
 8009f06:	68fa      	ldr	r2, [r7, #12]
 8009f08:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3714      	adds	r7, #20
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr

08009f18 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b083      	sub	sp, #12
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009f24:	bf00      	nop
 8009f26:	370c      	adds	r7, #12
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009f30:	b480      	push	{r7}
 8009f32:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009f34:	4b0d      	ldr	r3, [pc, #52]	; (8009f6c <HAL_PWREx_GetVoltageRange+0x3c>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009f3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f40:	d102      	bne.n	8009f48 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8009f42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f46:	e00b      	b.n	8009f60 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8009f48:	4b08      	ldr	r3, [pc, #32]	; (8009f6c <HAL_PWREx_GetVoltageRange+0x3c>)
 8009f4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f56:	d102      	bne.n	8009f5e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8009f58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f5c:	e000      	b.n	8009f60 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8009f5e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr
 8009f6a:	bf00      	nop
 8009f6c:	40007000 	.word	0x40007000

08009f70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b085      	sub	sp, #20
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d141      	bne.n	800a002 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009f7e:	4b4b      	ldr	r3, [pc, #300]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f8a:	d131      	bne.n	8009ff0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009f8c:	4b47      	ldr	r3, [pc, #284]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f92:	4a46      	ldr	r2, [pc, #280]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009f94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009f9c:	4b43      	ldr	r3, [pc, #268]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009fa4:	4a41      	ldr	r2, [pc, #260]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009fa6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009faa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8009fac:	4b40      	ldr	r3, [pc, #256]	; (800a0b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2232      	movs	r2, #50	; 0x32
 8009fb2:	fb02 f303 	mul.w	r3, r2, r3
 8009fb6:	4a3f      	ldr	r2, [pc, #252]	; (800a0b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8009fbc:	0c9b      	lsrs	r3, r3, #18
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009fc2:	e002      	b.n	8009fca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	3b01      	subs	r3, #1
 8009fc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009fca:	4b38      	ldr	r3, [pc, #224]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009fcc:	695b      	ldr	r3, [r3, #20]
 8009fce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009fd6:	d102      	bne.n	8009fde <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d1f2      	bne.n	8009fc4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009fde:	4b33      	ldr	r3, [pc, #204]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009fe0:	695b      	ldr	r3, [r3, #20]
 8009fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009fea:	d158      	bne.n	800a09e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009fec:	2303      	movs	r3, #3
 8009fee:	e057      	b.n	800a0a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009ff0:	4b2e      	ldr	r3, [pc, #184]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009ff6:	4a2d      	ldr	r2, [pc, #180]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ffc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a000:	e04d      	b.n	800a09e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a008:	d141      	bne.n	800a08e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a00a:	4b28      	ldr	r3, [pc, #160]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a016:	d131      	bne.n	800a07c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a018:	4b24      	ldr	r3, [pc, #144]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a01a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a01e:	4a23      	ldr	r2, [pc, #140]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a024:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a028:	4b20      	ldr	r3, [pc, #128]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a030:	4a1e      	ldr	r2, [pc, #120]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a032:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a036:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800a038:	4b1d      	ldr	r3, [pc, #116]	; (800a0b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2232      	movs	r2, #50	; 0x32
 800a03e:	fb02 f303 	mul.w	r3, r2, r3
 800a042:	4a1c      	ldr	r2, [pc, #112]	; (800a0b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a044:	fba2 2303 	umull	r2, r3, r2, r3
 800a048:	0c9b      	lsrs	r3, r3, #18
 800a04a:	3301      	adds	r3, #1
 800a04c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a04e:	e002      	b.n	800a056 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	3b01      	subs	r3, #1
 800a054:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a056:	4b15      	ldr	r3, [pc, #84]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a058:	695b      	ldr	r3, [r3, #20]
 800a05a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a05e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a062:	d102      	bne.n	800a06a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d1f2      	bne.n	800a050 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a06a:	4b10      	ldr	r3, [pc, #64]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a06c:	695b      	ldr	r3, [r3, #20]
 800a06e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a076:	d112      	bne.n	800a09e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a078:	2303      	movs	r3, #3
 800a07a:	e011      	b.n	800a0a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a07c:	4b0b      	ldr	r3, [pc, #44]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a07e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a082:	4a0a      	ldr	r2, [pc, #40]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a088:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a08c:	e007      	b.n	800a09e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a08e:	4b07      	ldr	r3, [pc, #28]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a096:	4a05      	ldr	r2, [pc, #20]	; (800a0ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a098:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a09c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a09e:	2300      	movs	r3, #0
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3714      	adds	r7, #20
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr
 800a0ac:	40007000 	.word	0x40007000
 800a0b0:	20000010 	.word	0x20000010
 800a0b4:	431bde83 	.word	0x431bde83

0800a0b8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800a0bc:	4b05      	ldr	r3, [pc, #20]	; (800a0d4 <HAL_PWREx_EnableVddUSB+0x1c>)
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	4a04      	ldr	r2, [pc, #16]	; (800a0d4 <HAL_PWREx_EnableVddUSB+0x1c>)
 800a0c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a0c6:	6053      	str	r3, [r2, #4]
}
 800a0c8:	bf00      	nop
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr
 800a0d2:	bf00      	nop
 800a0d4:	40007000 	.word	0x40007000

0800a0d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b088      	sub	sp, #32
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d102      	bne.n	800a0ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	f000 bc08 	b.w	800a8fc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a0ec:	4b96      	ldr	r3, [pc, #600]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	f003 030c 	and.w	r3, r3, #12
 800a0f4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a0f6:	4b94      	ldr	r3, [pc, #592]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a0f8:	68db      	ldr	r3, [r3, #12]
 800a0fa:	f003 0303 	and.w	r3, r3, #3
 800a0fe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f003 0310 	and.w	r3, r3, #16
 800a108:	2b00      	cmp	r3, #0
 800a10a:	f000 80e4 	beq.w	800a2d6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a10e:	69bb      	ldr	r3, [r7, #24]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d007      	beq.n	800a124 <HAL_RCC_OscConfig+0x4c>
 800a114:	69bb      	ldr	r3, [r7, #24]
 800a116:	2b0c      	cmp	r3, #12
 800a118:	f040 808b 	bne.w	800a232 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	2b01      	cmp	r3, #1
 800a120:	f040 8087 	bne.w	800a232 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a124:	4b88      	ldr	r3, [pc, #544]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f003 0302 	and.w	r3, r3, #2
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d005      	beq.n	800a13c <HAL_RCC_OscConfig+0x64>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	699b      	ldr	r3, [r3, #24]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d101      	bne.n	800a13c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	e3df      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6a1a      	ldr	r2, [r3, #32]
 800a140:	4b81      	ldr	r3, [pc, #516]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f003 0308 	and.w	r3, r3, #8
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d004      	beq.n	800a156 <HAL_RCC_OscConfig+0x7e>
 800a14c:	4b7e      	ldr	r3, [pc, #504]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a154:	e005      	b.n	800a162 <HAL_RCC_OscConfig+0x8a>
 800a156:	4b7c      	ldr	r3, [pc, #496]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a158:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a15c:	091b      	lsrs	r3, r3, #4
 800a15e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a162:	4293      	cmp	r3, r2
 800a164:	d223      	bcs.n	800a1ae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6a1b      	ldr	r3, [r3, #32]
 800a16a:	4618      	mov	r0, r3
 800a16c:	f000 fdf8 	bl	800ad60 <RCC_SetFlashLatencyFromMSIRange>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d001      	beq.n	800a17a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800a176:	2301      	movs	r3, #1
 800a178:	e3c0      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a17a:	4b73      	ldr	r3, [pc, #460]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a72      	ldr	r2, [pc, #456]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a180:	f043 0308 	orr.w	r3, r3, #8
 800a184:	6013      	str	r3, [r2, #0]
 800a186:	4b70      	ldr	r3, [pc, #448]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6a1b      	ldr	r3, [r3, #32]
 800a192:	496d      	ldr	r1, [pc, #436]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a194:	4313      	orrs	r3, r2
 800a196:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a198:	4b6b      	ldr	r3, [pc, #428]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	69db      	ldr	r3, [r3, #28]
 800a1a4:	021b      	lsls	r3, r3, #8
 800a1a6:	4968      	ldr	r1, [pc, #416]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	604b      	str	r3, [r1, #4]
 800a1ac:	e025      	b.n	800a1fa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a1ae:	4b66      	ldr	r3, [pc, #408]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a65      	ldr	r2, [pc, #404]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a1b4:	f043 0308 	orr.w	r3, r3, #8
 800a1b8:	6013      	str	r3, [r2, #0]
 800a1ba:	4b63      	ldr	r3, [pc, #396]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6a1b      	ldr	r3, [r3, #32]
 800a1c6:	4960      	ldr	r1, [pc, #384]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a1c8:	4313      	orrs	r3, r2
 800a1ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a1cc:	4b5e      	ldr	r3, [pc, #376]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	69db      	ldr	r3, [r3, #28]
 800a1d8:	021b      	lsls	r3, r3, #8
 800a1da:	495b      	ldr	r1, [pc, #364]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a1e0:	69bb      	ldr	r3, [r7, #24]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d109      	bne.n	800a1fa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6a1b      	ldr	r3, [r3, #32]
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f000 fdb8 	bl	800ad60 <RCC_SetFlashLatencyFromMSIRange>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d001      	beq.n	800a1fa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	e380      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a1fa:	f000 fcc1 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800a1fe:	4602      	mov	r2, r0
 800a200:	4b51      	ldr	r3, [pc, #324]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a202:	689b      	ldr	r3, [r3, #8]
 800a204:	091b      	lsrs	r3, r3, #4
 800a206:	f003 030f 	and.w	r3, r3, #15
 800a20a:	4950      	ldr	r1, [pc, #320]	; (800a34c <HAL_RCC_OscConfig+0x274>)
 800a20c:	5ccb      	ldrb	r3, [r1, r3]
 800a20e:	f003 031f 	and.w	r3, r3, #31
 800a212:	fa22 f303 	lsr.w	r3, r2, r3
 800a216:	4a4e      	ldr	r2, [pc, #312]	; (800a350 <HAL_RCC_OscConfig+0x278>)
 800a218:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a21a:	4b4e      	ldr	r3, [pc, #312]	; (800a354 <HAL_RCC_OscConfig+0x27c>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4618      	mov	r0, r3
 800a220:	f7fc fb7e 	bl	8006920 <HAL_InitTick>
 800a224:	4603      	mov	r3, r0
 800a226:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800a228:	7bfb      	ldrb	r3, [r7, #15]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d052      	beq.n	800a2d4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800a22e:	7bfb      	ldrb	r3, [r7, #15]
 800a230:	e364      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	699b      	ldr	r3, [r3, #24]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d032      	beq.n	800a2a0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a23a:	4b43      	ldr	r3, [pc, #268]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	4a42      	ldr	r2, [pc, #264]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a240:	f043 0301 	orr.w	r3, r3, #1
 800a244:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a246:	f7fc fbbb 	bl	80069c0 <HAL_GetTick>
 800a24a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a24c:	e008      	b.n	800a260 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a24e:	f7fc fbb7 	bl	80069c0 <HAL_GetTick>
 800a252:	4602      	mov	r2, r0
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	1ad3      	subs	r3, r2, r3
 800a258:	2b02      	cmp	r3, #2
 800a25a:	d901      	bls.n	800a260 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e34d      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a260:	4b39      	ldr	r3, [pc, #228]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f003 0302 	and.w	r3, r3, #2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d0f0      	beq.n	800a24e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a26c:	4b36      	ldr	r3, [pc, #216]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a35      	ldr	r2, [pc, #212]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a272:	f043 0308 	orr.w	r3, r3, #8
 800a276:	6013      	str	r3, [r2, #0]
 800a278:	4b33      	ldr	r3, [pc, #204]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6a1b      	ldr	r3, [r3, #32]
 800a284:	4930      	ldr	r1, [pc, #192]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a286:	4313      	orrs	r3, r2
 800a288:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a28a:	4b2f      	ldr	r3, [pc, #188]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	69db      	ldr	r3, [r3, #28]
 800a296:	021b      	lsls	r3, r3, #8
 800a298:	492b      	ldr	r1, [pc, #172]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a29a:	4313      	orrs	r3, r2
 800a29c:	604b      	str	r3, [r1, #4]
 800a29e:	e01a      	b.n	800a2d6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a2a0:	4b29      	ldr	r3, [pc, #164]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a28      	ldr	r2, [pc, #160]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a2a6:	f023 0301 	bic.w	r3, r3, #1
 800a2aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a2ac:	f7fc fb88 	bl	80069c0 <HAL_GetTick>
 800a2b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a2b2:	e008      	b.n	800a2c6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a2b4:	f7fc fb84 	bl	80069c0 <HAL_GetTick>
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	2b02      	cmp	r3, #2
 800a2c0:	d901      	bls.n	800a2c6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800a2c2:	2303      	movs	r3, #3
 800a2c4:	e31a      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a2c6:	4b20      	ldr	r3, [pc, #128]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f003 0302 	and.w	r3, r3, #2
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d1f0      	bne.n	800a2b4 <HAL_RCC_OscConfig+0x1dc>
 800a2d2:	e000      	b.n	800a2d6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a2d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f003 0301 	and.w	r3, r3, #1
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d073      	beq.n	800a3ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a2e2:	69bb      	ldr	r3, [r7, #24]
 800a2e4:	2b08      	cmp	r3, #8
 800a2e6:	d005      	beq.n	800a2f4 <HAL_RCC_OscConfig+0x21c>
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	2b0c      	cmp	r3, #12
 800a2ec:	d10e      	bne.n	800a30c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	2b03      	cmp	r3, #3
 800a2f2:	d10b      	bne.n	800a30c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a2f4:	4b14      	ldr	r3, [pc, #80]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d063      	beq.n	800a3c8 <HAL_RCC_OscConfig+0x2f0>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d15f      	bne.n	800a3c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800a308:	2301      	movs	r3, #1
 800a30a:	e2f7      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a314:	d106      	bne.n	800a324 <HAL_RCC_OscConfig+0x24c>
 800a316:	4b0c      	ldr	r3, [pc, #48]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a0b      	ldr	r2, [pc, #44]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a31c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a320:	6013      	str	r3, [r2, #0]
 800a322:	e025      	b.n	800a370 <HAL_RCC_OscConfig+0x298>
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	685b      	ldr	r3, [r3, #4]
 800a328:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a32c:	d114      	bne.n	800a358 <HAL_RCC_OscConfig+0x280>
 800a32e:	4b06      	ldr	r3, [pc, #24]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4a05      	ldr	r2, [pc, #20]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a334:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a338:	6013      	str	r3, [r2, #0]
 800a33a:	4b03      	ldr	r3, [pc, #12]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4a02      	ldr	r2, [pc, #8]	; (800a348 <HAL_RCC_OscConfig+0x270>)
 800a340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a344:	6013      	str	r3, [r2, #0]
 800a346:	e013      	b.n	800a370 <HAL_RCC_OscConfig+0x298>
 800a348:	40021000 	.word	0x40021000
 800a34c:	0801c0f0 	.word	0x0801c0f0
 800a350:	20000010 	.word	0x20000010
 800a354:	20000014 	.word	0x20000014
 800a358:	4ba0      	ldr	r3, [pc, #640]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a9f      	ldr	r2, [pc, #636]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a35e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a362:	6013      	str	r3, [r2, #0]
 800a364:	4b9d      	ldr	r3, [pc, #628]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4a9c      	ldr	r2, [pc, #624]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a36a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a36e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d013      	beq.n	800a3a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a378:	f7fc fb22 	bl	80069c0 <HAL_GetTick>
 800a37c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a37e:	e008      	b.n	800a392 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a380:	f7fc fb1e 	bl	80069c0 <HAL_GetTick>
 800a384:	4602      	mov	r2, r0
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	1ad3      	subs	r3, r2, r3
 800a38a:	2b64      	cmp	r3, #100	; 0x64
 800a38c:	d901      	bls.n	800a392 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a38e:	2303      	movs	r3, #3
 800a390:	e2b4      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a392:	4b92      	ldr	r3, [pc, #584]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d0f0      	beq.n	800a380 <HAL_RCC_OscConfig+0x2a8>
 800a39e:	e014      	b.n	800a3ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3a0:	f7fc fb0e 	bl	80069c0 <HAL_GetTick>
 800a3a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a3a6:	e008      	b.n	800a3ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3a8:	f7fc fb0a 	bl	80069c0 <HAL_GetTick>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	1ad3      	subs	r3, r2, r3
 800a3b2:	2b64      	cmp	r3, #100	; 0x64
 800a3b4:	d901      	bls.n	800a3ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a3b6:	2303      	movs	r3, #3
 800a3b8:	e2a0      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a3ba:	4b88      	ldr	r3, [pc, #544]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d1f0      	bne.n	800a3a8 <HAL_RCC_OscConfig+0x2d0>
 800a3c6:	e000      	b.n	800a3ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a3c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f003 0302 	and.w	r3, r3, #2
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d060      	beq.n	800a498 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a3d6:	69bb      	ldr	r3, [r7, #24]
 800a3d8:	2b04      	cmp	r3, #4
 800a3da:	d005      	beq.n	800a3e8 <HAL_RCC_OscConfig+0x310>
 800a3dc:	69bb      	ldr	r3, [r7, #24]
 800a3de:	2b0c      	cmp	r3, #12
 800a3e0:	d119      	bne.n	800a416 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	2b02      	cmp	r3, #2
 800a3e6:	d116      	bne.n	800a416 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a3e8:	4b7c      	ldr	r3, [pc, #496]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d005      	beq.n	800a400 <HAL_RCC_OscConfig+0x328>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	68db      	ldr	r3, [r3, #12]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d101      	bne.n	800a400 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	e27d      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a400:	4b76      	ldr	r3, [pc, #472]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	691b      	ldr	r3, [r3, #16]
 800a40c:	061b      	lsls	r3, r3, #24
 800a40e:	4973      	ldr	r1, [pc, #460]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a410:	4313      	orrs	r3, r2
 800a412:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a414:	e040      	b.n	800a498 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	68db      	ldr	r3, [r3, #12]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d023      	beq.n	800a466 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a41e:	4b6f      	ldr	r3, [pc, #444]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a6e      	ldr	r2, [pc, #440]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a428:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a42a:	f7fc fac9 	bl	80069c0 <HAL_GetTick>
 800a42e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a430:	e008      	b.n	800a444 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a432:	f7fc fac5 	bl	80069c0 <HAL_GetTick>
 800a436:	4602      	mov	r2, r0
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	1ad3      	subs	r3, r2, r3
 800a43c:	2b02      	cmp	r3, #2
 800a43e:	d901      	bls.n	800a444 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800a440:	2303      	movs	r3, #3
 800a442:	e25b      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a444:	4b65      	ldr	r3, [pc, #404]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d0f0      	beq.n	800a432 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a450:	4b62      	ldr	r3, [pc, #392]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	691b      	ldr	r3, [r3, #16]
 800a45c:	061b      	lsls	r3, r3, #24
 800a45e:	495f      	ldr	r1, [pc, #380]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a460:	4313      	orrs	r3, r2
 800a462:	604b      	str	r3, [r1, #4]
 800a464:	e018      	b.n	800a498 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a466:	4b5d      	ldr	r3, [pc, #372]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a5c      	ldr	r2, [pc, #368]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a46c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a470:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a472:	f7fc faa5 	bl	80069c0 <HAL_GetTick>
 800a476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a478:	e008      	b.n	800a48c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a47a:	f7fc faa1 	bl	80069c0 <HAL_GetTick>
 800a47e:	4602      	mov	r2, r0
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	1ad3      	subs	r3, r2, r3
 800a484:	2b02      	cmp	r3, #2
 800a486:	d901      	bls.n	800a48c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800a488:	2303      	movs	r3, #3
 800a48a:	e237      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a48c:	4b53      	ldr	r3, [pc, #332]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a494:	2b00      	cmp	r3, #0
 800a496:	d1f0      	bne.n	800a47a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f003 0308 	and.w	r3, r3, #8
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d03c      	beq.n	800a51e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	695b      	ldr	r3, [r3, #20]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d01c      	beq.n	800a4e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a4ac:	4b4b      	ldr	r3, [pc, #300]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a4ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a4b2:	4a4a      	ldr	r2, [pc, #296]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a4b4:	f043 0301 	orr.w	r3, r3, #1
 800a4b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a4bc:	f7fc fa80 	bl	80069c0 <HAL_GetTick>
 800a4c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a4c2:	e008      	b.n	800a4d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a4c4:	f7fc fa7c 	bl	80069c0 <HAL_GetTick>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	2b02      	cmp	r3, #2
 800a4d0:	d901      	bls.n	800a4d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800a4d2:	2303      	movs	r3, #3
 800a4d4:	e212      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a4d6:	4b41      	ldr	r3, [pc, #260]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a4d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a4dc:	f003 0302 	and.w	r3, r3, #2
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d0ef      	beq.n	800a4c4 <HAL_RCC_OscConfig+0x3ec>
 800a4e4:	e01b      	b.n	800a51e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a4e6:	4b3d      	ldr	r3, [pc, #244]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a4e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a4ec:	4a3b      	ldr	r2, [pc, #236]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a4ee:	f023 0301 	bic.w	r3, r3, #1
 800a4f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a4f6:	f7fc fa63 	bl	80069c0 <HAL_GetTick>
 800a4fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a4fc:	e008      	b.n	800a510 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a4fe:	f7fc fa5f 	bl	80069c0 <HAL_GetTick>
 800a502:	4602      	mov	r2, r0
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	1ad3      	subs	r3, r2, r3
 800a508:	2b02      	cmp	r3, #2
 800a50a:	d901      	bls.n	800a510 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800a50c:	2303      	movs	r3, #3
 800a50e:	e1f5      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a510:	4b32      	ldr	r3, [pc, #200]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a516:	f003 0302 	and.w	r3, r3, #2
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1ef      	bne.n	800a4fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f003 0304 	and.w	r3, r3, #4
 800a526:	2b00      	cmp	r3, #0
 800a528:	f000 80a6 	beq.w	800a678 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a52c:	2300      	movs	r3, #0
 800a52e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a530:	4b2a      	ldr	r3, [pc, #168]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d10d      	bne.n	800a558 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a53c:	4b27      	ldr	r3, [pc, #156]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a53e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a540:	4a26      	ldr	r2, [pc, #152]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a542:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a546:	6593      	str	r3, [r2, #88]	; 0x58
 800a548:	4b24      	ldr	r3, [pc, #144]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a54a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a54c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a550:	60bb      	str	r3, [r7, #8]
 800a552:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a554:	2301      	movs	r3, #1
 800a556:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a558:	4b21      	ldr	r3, [pc, #132]	; (800a5e0 <HAL_RCC_OscConfig+0x508>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a560:	2b00      	cmp	r3, #0
 800a562:	d118      	bne.n	800a596 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a564:	4b1e      	ldr	r3, [pc, #120]	; (800a5e0 <HAL_RCC_OscConfig+0x508>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	4a1d      	ldr	r2, [pc, #116]	; (800a5e0 <HAL_RCC_OscConfig+0x508>)
 800a56a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a56e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a570:	f7fc fa26 	bl	80069c0 <HAL_GetTick>
 800a574:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a576:	e008      	b.n	800a58a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a578:	f7fc fa22 	bl	80069c0 <HAL_GetTick>
 800a57c:	4602      	mov	r2, r0
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	1ad3      	subs	r3, r2, r3
 800a582:	2b02      	cmp	r3, #2
 800a584:	d901      	bls.n	800a58a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800a586:	2303      	movs	r3, #3
 800a588:	e1b8      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a58a:	4b15      	ldr	r3, [pc, #84]	; (800a5e0 <HAL_RCC_OscConfig+0x508>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a592:	2b00      	cmp	r3, #0
 800a594:	d0f0      	beq.n	800a578 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	d108      	bne.n	800a5b0 <HAL_RCC_OscConfig+0x4d8>
 800a59e:	4b0f      	ldr	r3, [pc, #60]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a5a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5a4:	4a0d      	ldr	r2, [pc, #52]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a5a6:	f043 0301 	orr.w	r3, r3, #1
 800a5aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a5ae:	e029      	b.n	800a604 <HAL_RCC_OscConfig+0x52c>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	689b      	ldr	r3, [r3, #8]
 800a5b4:	2b05      	cmp	r3, #5
 800a5b6:	d115      	bne.n	800a5e4 <HAL_RCC_OscConfig+0x50c>
 800a5b8:	4b08      	ldr	r3, [pc, #32]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a5ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5be:	4a07      	ldr	r2, [pc, #28]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a5c0:	f043 0304 	orr.w	r3, r3, #4
 800a5c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a5c8:	4b04      	ldr	r3, [pc, #16]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a5ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5ce:	4a03      	ldr	r2, [pc, #12]	; (800a5dc <HAL_RCC_OscConfig+0x504>)
 800a5d0:	f043 0301 	orr.w	r3, r3, #1
 800a5d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a5d8:	e014      	b.n	800a604 <HAL_RCC_OscConfig+0x52c>
 800a5da:	bf00      	nop
 800a5dc:	40021000 	.word	0x40021000
 800a5e0:	40007000 	.word	0x40007000
 800a5e4:	4b9d      	ldr	r3, [pc, #628]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a5e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5ea:	4a9c      	ldr	r2, [pc, #624]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a5ec:	f023 0301 	bic.w	r3, r3, #1
 800a5f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a5f4:	4b99      	ldr	r3, [pc, #612]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a5f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5fa:	4a98      	ldr	r2, [pc, #608]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a5fc:	f023 0304 	bic.w	r3, r3, #4
 800a600:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d016      	beq.n	800a63a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a60c:	f7fc f9d8 	bl	80069c0 <HAL_GetTick>
 800a610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a612:	e00a      	b.n	800a62a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a614:	f7fc f9d4 	bl	80069c0 <HAL_GetTick>
 800a618:	4602      	mov	r2, r0
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	1ad3      	subs	r3, r2, r3
 800a61e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a622:	4293      	cmp	r3, r2
 800a624:	d901      	bls.n	800a62a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800a626:	2303      	movs	r3, #3
 800a628:	e168      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a62a:	4b8c      	ldr	r3, [pc, #560]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a62c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a630:	f003 0302 	and.w	r3, r3, #2
 800a634:	2b00      	cmp	r3, #0
 800a636:	d0ed      	beq.n	800a614 <HAL_RCC_OscConfig+0x53c>
 800a638:	e015      	b.n	800a666 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a63a:	f7fc f9c1 	bl	80069c0 <HAL_GetTick>
 800a63e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a640:	e00a      	b.n	800a658 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a642:	f7fc f9bd 	bl	80069c0 <HAL_GetTick>
 800a646:	4602      	mov	r2, r0
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	1ad3      	subs	r3, r2, r3
 800a64c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a650:	4293      	cmp	r3, r2
 800a652:	d901      	bls.n	800a658 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a654:	2303      	movs	r3, #3
 800a656:	e151      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a658:	4b80      	ldr	r3, [pc, #512]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a65a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a65e:	f003 0302 	and.w	r3, r3, #2
 800a662:	2b00      	cmp	r3, #0
 800a664:	d1ed      	bne.n	800a642 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a666:	7ffb      	ldrb	r3, [r7, #31]
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d105      	bne.n	800a678 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a66c:	4b7b      	ldr	r3, [pc, #492]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a66e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a670:	4a7a      	ldr	r2, [pc, #488]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a676:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f003 0320 	and.w	r3, r3, #32
 800a680:	2b00      	cmp	r3, #0
 800a682:	d03c      	beq.n	800a6fe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d01c      	beq.n	800a6c6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a68c:	4b73      	ldr	r3, [pc, #460]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a68e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a692:	4a72      	ldr	r2, [pc, #456]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a694:	f043 0301 	orr.w	r3, r3, #1
 800a698:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a69c:	f7fc f990 	bl	80069c0 <HAL_GetTick>
 800a6a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a6a2:	e008      	b.n	800a6b6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a6a4:	f7fc f98c 	bl	80069c0 <HAL_GetTick>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	1ad3      	subs	r3, r2, r3
 800a6ae:	2b02      	cmp	r3, #2
 800a6b0:	d901      	bls.n	800a6b6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800a6b2:	2303      	movs	r3, #3
 800a6b4:	e122      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a6b6:	4b69      	ldr	r3, [pc, #420]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a6b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a6bc:	f003 0302 	and.w	r3, r3, #2
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d0ef      	beq.n	800a6a4 <HAL_RCC_OscConfig+0x5cc>
 800a6c4:	e01b      	b.n	800a6fe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a6c6:	4b65      	ldr	r3, [pc, #404]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a6c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a6cc:	4a63      	ldr	r2, [pc, #396]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a6ce:	f023 0301 	bic.w	r3, r3, #1
 800a6d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6d6:	f7fc f973 	bl	80069c0 <HAL_GetTick>
 800a6da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a6dc:	e008      	b.n	800a6f0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a6de:	f7fc f96f 	bl	80069c0 <HAL_GetTick>
 800a6e2:	4602      	mov	r2, r0
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	1ad3      	subs	r3, r2, r3
 800a6e8:	2b02      	cmp	r3, #2
 800a6ea:	d901      	bls.n	800a6f0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800a6ec:	2303      	movs	r3, #3
 800a6ee:	e105      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a6f0:	4b5a      	ldr	r3, [pc, #360]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a6f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a6f6:	f003 0302 	and.w	r3, r3, #2
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d1ef      	bne.n	800a6de <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 80f9 	beq.w	800a8fa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a70c:	2b02      	cmp	r3, #2
 800a70e:	f040 80cf 	bne.w	800a8b0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a712:	4b52      	ldr	r3, [pc, #328]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a714:	68db      	ldr	r3, [r3, #12]
 800a716:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	f003 0203 	and.w	r2, r3, #3
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a722:	429a      	cmp	r2, r3
 800a724:	d12c      	bne.n	800a780 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a730:	3b01      	subs	r3, #1
 800a732:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a734:	429a      	cmp	r2, r3
 800a736:	d123      	bne.n	800a780 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a742:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a744:	429a      	cmp	r2, r3
 800a746:	d11b      	bne.n	800a780 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a752:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a754:	429a      	cmp	r2, r3
 800a756:	d113      	bne.n	800a780 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a762:	085b      	lsrs	r3, r3, #1
 800a764:	3b01      	subs	r3, #1
 800a766:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a768:	429a      	cmp	r2, r3
 800a76a:	d109      	bne.n	800a780 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a76c:	697b      	ldr	r3, [r7, #20]
 800a76e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a776:	085b      	lsrs	r3, r3, #1
 800a778:	3b01      	subs	r3, #1
 800a77a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a77c:	429a      	cmp	r2, r3
 800a77e:	d071      	beq.n	800a864 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a780:	69bb      	ldr	r3, [r7, #24]
 800a782:	2b0c      	cmp	r3, #12
 800a784:	d068      	beq.n	800a858 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a786:	4b35      	ldr	r3, [pc, #212]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d105      	bne.n	800a79e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a792:	4b32      	ldr	r3, [pc, #200]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d001      	beq.n	800a7a2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	e0ac      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a7a2:	4b2e      	ldr	r3, [pc, #184]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a2d      	ldr	r2, [pc, #180]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a7a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a7ac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a7ae:	f7fc f907 	bl	80069c0 <HAL_GetTick>
 800a7b2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a7b4:	e008      	b.n	800a7c8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a7b6:	f7fc f903 	bl	80069c0 <HAL_GetTick>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	1ad3      	subs	r3, r2, r3
 800a7c0:	2b02      	cmp	r3, #2
 800a7c2:	d901      	bls.n	800a7c8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e099      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a7c8:	4b24      	ldr	r3, [pc, #144]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1f0      	bne.n	800a7b6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a7d4:	4b21      	ldr	r3, [pc, #132]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a7d6:	68da      	ldr	r2, [r3, #12]
 800a7d8:	4b21      	ldr	r3, [pc, #132]	; (800a860 <HAL_RCC_OscConfig+0x788>)
 800a7da:	4013      	ands	r3, r2
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a7e4:	3a01      	subs	r2, #1
 800a7e6:	0112      	lsls	r2, r2, #4
 800a7e8:	4311      	orrs	r1, r2
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a7ee:	0212      	lsls	r2, r2, #8
 800a7f0:	4311      	orrs	r1, r2
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a7f6:	0852      	lsrs	r2, r2, #1
 800a7f8:	3a01      	subs	r2, #1
 800a7fa:	0552      	lsls	r2, r2, #21
 800a7fc:	4311      	orrs	r1, r2
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a802:	0852      	lsrs	r2, r2, #1
 800a804:	3a01      	subs	r2, #1
 800a806:	0652      	lsls	r2, r2, #25
 800a808:	4311      	orrs	r1, r2
 800a80a:	687a      	ldr	r2, [r7, #4]
 800a80c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a80e:	06d2      	lsls	r2, r2, #27
 800a810:	430a      	orrs	r2, r1
 800a812:	4912      	ldr	r1, [pc, #72]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a814:	4313      	orrs	r3, r2
 800a816:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a818:	4b10      	ldr	r3, [pc, #64]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a0f      	ldr	r2, [pc, #60]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a81e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a822:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a824:	4b0d      	ldr	r3, [pc, #52]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a826:	68db      	ldr	r3, [r3, #12]
 800a828:	4a0c      	ldr	r2, [pc, #48]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a82a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a82e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a830:	f7fc f8c6 	bl	80069c0 <HAL_GetTick>
 800a834:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a836:	e008      	b.n	800a84a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a838:	f7fc f8c2 	bl	80069c0 <HAL_GetTick>
 800a83c:	4602      	mov	r2, r0
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	1ad3      	subs	r3, r2, r3
 800a842:	2b02      	cmp	r3, #2
 800a844:	d901      	bls.n	800a84a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800a846:	2303      	movs	r3, #3
 800a848:	e058      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a84a:	4b04      	ldr	r3, [pc, #16]	; (800a85c <HAL_RCC_OscConfig+0x784>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a852:	2b00      	cmp	r3, #0
 800a854:	d0f0      	beq.n	800a838 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a856:	e050      	b.n	800a8fa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a858:	2301      	movs	r3, #1
 800a85a:	e04f      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
 800a85c:	40021000 	.word	0x40021000
 800a860:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a864:	4b27      	ldr	r3, [pc, #156]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d144      	bne.n	800a8fa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a870:	4b24      	ldr	r3, [pc, #144]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a23      	ldr	r2, [pc, #140]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a876:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a87a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a87c:	4b21      	ldr	r3, [pc, #132]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a87e:	68db      	ldr	r3, [r3, #12]
 800a880:	4a20      	ldr	r2, [pc, #128]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a882:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a886:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a888:	f7fc f89a 	bl	80069c0 <HAL_GetTick>
 800a88c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a88e:	e008      	b.n	800a8a2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a890:	f7fc f896 	bl	80069c0 <HAL_GetTick>
 800a894:	4602      	mov	r2, r0
 800a896:	693b      	ldr	r3, [r7, #16]
 800a898:	1ad3      	subs	r3, r2, r3
 800a89a:	2b02      	cmp	r3, #2
 800a89c:	d901      	bls.n	800a8a2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800a89e:	2303      	movs	r3, #3
 800a8a0:	e02c      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8a2:	4b18      	ldr	r3, [pc, #96]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d0f0      	beq.n	800a890 <HAL_RCC_OscConfig+0x7b8>
 800a8ae:	e024      	b.n	800a8fa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	2b0c      	cmp	r3, #12
 800a8b4:	d01f      	beq.n	800a8f6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a8b6:	4b13      	ldr	r3, [pc, #76]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	4a12      	ldr	r2, [pc, #72]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a8bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a8c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8c2:	f7fc f87d 	bl	80069c0 <HAL_GetTick>
 800a8c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a8c8:	e008      	b.n	800a8dc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a8ca:	f7fc f879 	bl	80069c0 <HAL_GetTick>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	1ad3      	subs	r3, r2, r3
 800a8d4:	2b02      	cmp	r3, #2
 800a8d6:	d901      	bls.n	800a8dc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800a8d8:	2303      	movs	r3, #3
 800a8da:	e00f      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a8dc:	4b09      	ldr	r3, [pc, #36]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d1f0      	bne.n	800a8ca <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a8e8:	4b06      	ldr	r3, [pc, #24]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a8ea:	68da      	ldr	r2, [r3, #12]
 800a8ec:	4905      	ldr	r1, [pc, #20]	; (800a904 <HAL_RCC_OscConfig+0x82c>)
 800a8ee:	4b06      	ldr	r3, [pc, #24]	; (800a908 <HAL_RCC_OscConfig+0x830>)
 800a8f0:	4013      	ands	r3, r2
 800a8f2:	60cb      	str	r3, [r1, #12]
 800a8f4:	e001      	b.n	800a8fa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e000      	b.n	800a8fc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800a8fa:	2300      	movs	r3, #0
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3720      	adds	r7, #32
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}
 800a904:	40021000 	.word	0x40021000
 800a908:	feeefffc 	.word	0xfeeefffc

0800a90c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b086      	sub	sp, #24
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a916:	2300      	movs	r3, #0
 800a918:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d101      	bne.n	800a924 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	e11d      	b.n	800ab60 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a924:	4b90      	ldr	r3, [pc, #576]	; (800ab68 <HAL_RCC_ClockConfig+0x25c>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f003 030f 	and.w	r3, r3, #15
 800a92c:	683a      	ldr	r2, [r7, #0]
 800a92e:	429a      	cmp	r2, r3
 800a930:	d910      	bls.n	800a954 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a932:	4b8d      	ldr	r3, [pc, #564]	; (800ab68 <HAL_RCC_ClockConfig+0x25c>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f023 020f 	bic.w	r2, r3, #15
 800a93a:	498b      	ldr	r1, [pc, #556]	; (800ab68 <HAL_RCC_ClockConfig+0x25c>)
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	4313      	orrs	r3, r2
 800a940:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a942:	4b89      	ldr	r3, [pc, #548]	; (800ab68 <HAL_RCC_ClockConfig+0x25c>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f003 030f 	and.w	r3, r3, #15
 800a94a:	683a      	ldr	r2, [r7, #0]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d001      	beq.n	800a954 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a950:	2301      	movs	r3, #1
 800a952:	e105      	b.n	800ab60 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f003 0302 	and.w	r3, r3, #2
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d010      	beq.n	800a982 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	689a      	ldr	r2, [r3, #8]
 800a964:	4b81      	ldr	r3, [pc, #516]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a966:	689b      	ldr	r3, [r3, #8]
 800a968:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a96c:	429a      	cmp	r2, r3
 800a96e:	d908      	bls.n	800a982 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a970:	4b7e      	ldr	r3, [pc, #504]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a972:	689b      	ldr	r3, [r3, #8]
 800a974:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	689b      	ldr	r3, [r3, #8]
 800a97c:	497b      	ldr	r1, [pc, #492]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a97e:	4313      	orrs	r3, r2
 800a980:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f003 0301 	and.w	r3, r3, #1
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d079      	beq.n	800aa82 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	2b03      	cmp	r3, #3
 800a994:	d11e      	bne.n	800a9d4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a996:	4b75      	ldr	r3, [pc, #468]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d101      	bne.n	800a9a6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	e0dc      	b.n	800ab60 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800a9a6:	f000 fa35 	bl	800ae14 <RCC_GetSysClockFreqFromPLLSource>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	4a70      	ldr	r2, [pc, #448]	; (800ab70 <HAL_RCC_ClockConfig+0x264>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d946      	bls.n	800aa40 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a9b2:	4b6e      	ldr	r3, [pc, #440]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a9b4:	689b      	ldr	r3, [r3, #8]
 800a9b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d140      	bne.n	800aa40 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a9be:	4b6b      	ldr	r3, [pc, #428]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a9c0:	689b      	ldr	r3, [r3, #8]
 800a9c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a9c6:	4a69      	ldr	r2, [pc, #420]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a9c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9cc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a9ce:	2380      	movs	r3, #128	; 0x80
 800a9d0:	617b      	str	r3, [r7, #20]
 800a9d2:	e035      	b.n	800aa40 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	2b02      	cmp	r3, #2
 800a9da:	d107      	bne.n	800a9ec <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a9dc:	4b63      	ldr	r3, [pc, #396]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d115      	bne.n	800aa14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	e0b9      	b.n	800ab60 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d107      	bne.n	800aa04 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a9f4:	4b5d      	ldr	r3, [pc, #372]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f003 0302 	and.w	r3, r3, #2
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d109      	bne.n	800aa14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800aa00:	2301      	movs	r3, #1
 800aa02:	e0ad      	b.n	800ab60 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aa04:	4b59      	ldr	r3, [pc, #356]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d101      	bne.n	800aa14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800aa10:	2301      	movs	r3, #1
 800aa12:	e0a5      	b.n	800ab60 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800aa14:	f000 f8b4 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	4a55      	ldr	r2, [pc, #340]	; (800ab70 <HAL_RCC_ClockConfig+0x264>)
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d90f      	bls.n	800aa40 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800aa20:	4b52      	ldr	r3, [pc, #328]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa22:	689b      	ldr	r3, [r3, #8]
 800aa24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d109      	bne.n	800aa40 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800aa2c:	4b4f      	ldr	r3, [pc, #316]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa2e:	689b      	ldr	r3, [r3, #8]
 800aa30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aa34:	4a4d      	ldr	r2, [pc, #308]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa3a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800aa3c:	2380      	movs	r3, #128	; 0x80
 800aa3e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800aa40:	4b4a      	ldr	r3, [pc, #296]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa42:	689b      	ldr	r3, [r3, #8]
 800aa44:	f023 0203 	bic.w	r2, r3, #3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	4947      	ldr	r1, [pc, #284]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa52:	f7fb ffb5 	bl	80069c0 <HAL_GetTick>
 800aa56:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa58:	e00a      	b.n	800aa70 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa5a:	f7fb ffb1 	bl	80069c0 <HAL_GetTick>
 800aa5e:	4602      	mov	r2, r0
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	1ad3      	subs	r3, r2, r3
 800aa64:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d901      	bls.n	800aa70 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800aa6c:	2303      	movs	r3, #3
 800aa6e:	e077      	b.n	800ab60 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa70:	4b3e      	ldr	r3, [pc, #248]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa72:	689b      	ldr	r3, [r3, #8]
 800aa74:	f003 020c 	and.w	r2, r3, #12
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	009b      	lsls	r3, r3, #2
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d1eb      	bne.n	800aa5a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800aa82:	697b      	ldr	r3, [r7, #20]
 800aa84:	2b80      	cmp	r3, #128	; 0x80
 800aa86:	d105      	bne.n	800aa94 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800aa88:	4b38      	ldr	r3, [pc, #224]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa8a:	689b      	ldr	r3, [r3, #8]
 800aa8c:	4a37      	ldr	r2, [pc, #220]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aa8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aa92:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f003 0302 	and.w	r3, r3, #2
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d010      	beq.n	800aac2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	689a      	ldr	r2, [r3, #8]
 800aaa4:	4b31      	ldr	r3, [pc, #196]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aaa6:	689b      	ldr	r3, [r3, #8]
 800aaa8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d208      	bcs.n	800aac2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aab0:	4b2e      	ldr	r3, [pc, #184]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aab2:	689b      	ldr	r3, [r3, #8]
 800aab4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	689b      	ldr	r3, [r3, #8]
 800aabc:	492b      	ldr	r1, [pc, #172]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800aabe:	4313      	orrs	r3, r2
 800aac0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800aac2:	4b29      	ldr	r3, [pc, #164]	; (800ab68 <HAL_RCC_ClockConfig+0x25c>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f003 030f 	and.w	r3, r3, #15
 800aaca:	683a      	ldr	r2, [r7, #0]
 800aacc:	429a      	cmp	r2, r3
 800aace:	d210      	bcs.n	800aaf2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aad0:	4b25      	ldr	r3, [pc, #148]	; (800ab68 <HAL_RCC_ClockConfig+0x25c>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	f023 020f 	bic.w	r2, r3, #15
 800aad8:	4923      	ldr	r1, [pc, #140]	; (800ab68 <HAL_RCC_ClockConfig+0x25c>)
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	4313      	orrs	r3, r2
 800aade:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aae0:	4b21      	ldr	r3, [pc, #132]	; (800ab68 <HAL_RCC_ClockConfig+0x25c>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f003 030f 	and.w	r3, r3, #15
 800aae8:	683a      	ldr	r2, [r7, #0]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d001      	beq.n	800aaf2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e036      	b.n	800ab60 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f003 0304 	and.w	r3, r3, #4
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d008      	beq.n	800ab10 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aafe:	4b1b      	ldr	r3, [pc, #108]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	68db      	ldr	r3, [r3, #12]
 800ab0a:	4918      	ldr	r1, [pc, #96]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800ab0c:	4313      	orrs	r3, r2
 800ab0e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f003 0308 	and.w	r3, r3, #8
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d009      	beq.n	800ab30 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ab1c:	4b13      	ldr	r3, [pc, #76]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800ab1e:	689b      	ldr	r3, [r3, #8]
 800ab20:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	691b      	ldr	r3, [r3, #16]
 800ab28:	00db      	lsls	r3, r3, #3
 800ab2a:	4910      	ldr	r1, [pc, #64]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800ab2c:	4313      	orrs	r3, r2
 800ab2e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ab30:	f000 f826 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800ab34:	4602      	mov	r2, r0
 800ab36:	4b0d      	ldr	r3, [pc, #52]	; (800ab6c <HAL_RCC_ClockConfig+0x260>)
 800ab38:	689b      	ldr	r3, [r3, #8]
 800ab3a:	091b      	lsrs	r3, r3, #4
 800ab3c:	f003 030f 	and.w	r3, r3, #15
 800ab40:	490c      	ldr	r1, [pc, #48]	; (800ab74 <HAL_RCC_ClockConfig+0x268>)
 800ab42:	5ccb      	ldrb	r3, [r1, r3]
 800ab44:	f003 031f 	and.w	r3, r3, #31
 800ab48:	fa22 f303 	lsr.w	r3, r2, r3
 800ab4c:	4a0a      	ldr	r2, [pc, #40]	; (800ab78 <HAL_RCC_ClockConfig+0x26c>)
 800ab4e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800ab50:	4b0a      	ldr	r3, [pc, #40]	; (800ab7c <HAL_RCC_ClockConfig+0x270>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7fb fee3 	bl	8006920 <HAL_InitTick>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	73fb      	strb	r3, [r7, #15]

  return status;
 800ab5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3718      	adds	r7, #24
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}
 800ab68:	40022000 	.word	0x40022000
 800ab6c:	40021000 	.word	0x40021000
 800ab70:	04c4b400 	.word	0x04c4b400
 800ab74:	0801c0f0 	.word	0x0801c0f0
 800ab78:	20000010 	.word	0x20000010
 800ab7c:	20000014 	.word	0x20000014

0800ab80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b089      	sub	sp, #36	; 0x24
 800ab84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800ab86:	2300      	movs	r3, #0
 800ab88:	61fb      	str	r3, [r7, #28]
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab8e:	4b3e      	ldr	r3, [pc, #248]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800ab90:	689b      	ldr	r3, [r3, #8]
 800ab92:	f003 030c 	and.w	r3, r3, #12
 800ab96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ab98:	4b3b      	ldr	r3, [pc, #236]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800ab9a:	68db      	ldr	r3, [r3, #12]
 800ab9c:	f003 0303 	and.w	r3, r3, #3
 800aba0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d005      	beq.n	800abb4 <HAL_RCC_GetSysClockFreq+0x34>
 800aba8:	693b      	ldr	r3, [r7, #16]
 800abaa:	2b0c      	cmp	r3, #12
 800abac:	d121      	bne.n	800abf2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d11e      	bne.n	800abf2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800abb4:	4b34      	ldr	r3, [pc, #208]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f003 0308 	and.w	r3, r3, #8
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d107      	bne.n	800abd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800abc0:	4b31      	ldr	r3, [pc, #196]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800abc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800abc6:	0a1b      	lsrs	r3, r3, #8
 800abc8:	f003 030f 	and.w	r3, r3, #15
 800abcc:	61fb      	str	r3, [r7, #28]
 800abce:	e005      	b.n	800abdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800abd0:	4b2d      	ldr	r3, [pc, #180]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	091b      	lsrs	r3, r3, #4
 800abd6:	f003 030f 	and.w	r3, r3, #15
 800abda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800abdc:	4a2b      	ldr	r2, [pc, #172]	; (800ac8c <HAL_RCC_GetSysClockFreq+0x10c>)
 800abde:	69fb      	ldr	r3, [r7, #28]
 800abe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800abe4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800abe6:	693b      	ldr	r3, [r7, #16]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d10d      	bne.n	800ac08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800abf0:	e00a      	b.n	800ac08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	2b04      	cmp	r3, #4
 800abf6:	d102      	bne.n	800abfe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800abf8:	4b25      	ldr	r3, [pc, #148]	; (800ac90 <HAL_RCC_GetSysClockFreq+0x110>)
 800abfa:	61bb      	str	r3, [r7, #24]
 800abfc:	e004      	b.n	800ac08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	2b08      	cmp	r3, #8
 800ac02:	d101      	bne.n	800ac08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ac04:	4b23      	ldr	r3, [pc, #140]	; (800ac94 <HAL_RCC_GetSysClockFreq+0x114>)
 800ac06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	2b0c      	cmp	r3, #12
 800ac0c:	d134      	bne.n	800ac78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ac0e:	4b1e      	ldr	r3, [pc, #120]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac10:	68db      	ldr	r3, [r3, #12]
 800ac12:	f003 0303 	and.w	r3, r3, #3
 800ac16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	2b02      	cmp	r3, #2
 800ac1c:	d003      	beq.n	800ac26 <HAL_RCC_GetSysClockFreq+0xa6>
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	2b03      	cmp	r3, #3
 800ac22:	d003      	beq.n	800ac2c <HAL_RCC_GetSysClockFreq+0xac>
 800ac24:	e005      	b.n	800ac32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800ac26:	4b1a      	ldr	r3, [pc, #104]	; (800ac90 <HAL_RCC_GetSysClockFreq+0x110>)
 800ac28:	617b      	str	r3, [r7, #20]
      break;
 800ac2a:	e005      	b.n	800ac38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800ac2c:	4b19      	ldr	r3, [pc, #100]	; (800ac94 <HAL_RCC_GetSysClockFreq+0x114>)
 800ac2e:	617b      	str	r3, [r7, #20]
      break;
 800ac30:	e002      	b.n	800ac38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	617b      	str	r3, [r7, #20]
      break;
 800ac36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ac38:	4b13      	ldr	r3, [pc, #76]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac3a:	68db      	ldr	r3, [r3, #12]
 800ac3c:	091b      	lsrs	r3, r3, #4
 800ac3e:	f003 030f 	and.w	r3, r3, #15
 800ac42:	3301      	adds	r3, #1
 800ac44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800ac46:	4b10      	ldr	r3, [pc, #64]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac48:	68db      	ldr	r3, [r3, #12]
 800ac4a:	0a1b      	lsrs	r3, r3, #8
 800ac4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac50:	697a      	ldr	r2, [r7, #20]
 800ac52:	fb03 f202 	mul.w	r2, r3, r2
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ac5e:	4b0a      	ldr	r3, [pc, #40]	; (800ac88 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac60:	68db      	ldr	r3, [r3, #12]
 800ac62:	0e5b      	lsrs	r3, r3, #25
 800ac64:	f003 0303 	and.w	r3, r3, #3
 800ac68:	3301      	adds	r3, #1
 800ac6a:	005b      	lsls	r3, r3, #1
 800ac6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800ac6e:	697a      	ldr	r2, [r7, #20]
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800ac78:	69bb      	ldr	r3, [r7, #24]
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3724      	adds	r7, #36	; 0x24
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr
 800ac86:	bf00      	nop
 800ac88:	40021000 	.word	0x40021000
 800ac8c:	0801c108 	.word	0x0801c108
 800ac90:	00f42400 	.word	0x00f42400
 800ac94:	007a1200 	.word	0x007a1200

0800ac98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ac9c:	4b03      	ldr	r3, [pc, #12]	; (800acac <HAL_RCC_GetHCLKFreq+0x14>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
}
 800aca0:	4618      	mov	r0, r3
 800aca2:	46bd      	mov	sp, r7
 800aca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca8:	4770      	bx	lr
 800acaa:	bf00      	nop
 800acac:	20000010 	.word	0x20000010

0800acb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800acb4:	f7ff fff0 	bl	800ac98 <HAL_RCC_GetHCLKFreq>
 800acb8:	4602      	mov	r2, r0
 800acba:	4b06      	ldr	r3, [pc, #24]	; (800acd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	0a1b      	lsrs	r3, r3, #8
 800acc0:	f003 0307 	and.w	r3, r3, #7
 800acc4:	4904      	ldr	r1, [pc, #16]	; (800acd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800acc6:	5ccb      	ldrb	r3, [r1, r3]
 800acc8:	f003 031f 	and.w	r3, r3, #31
 800accc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	40021000 	.word	0x40021000
 800acd8:	0801c100 	.word	0x0801c100

0800acdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ace0:	f7ff ffda 	bl	800ac98 <HAL_RCC_GetHCLKFreq>
 800ace4:	4602      	mov	r2, r0
 800ace6:	4b06      	ldr	r3, [pc, #24]	; (800ad00 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ace8:	689b      	ldr	r3, [r3, #8]
 800acea:	0adb      	lsrs	r3, r3, #11
 800acec:	f003 0307 	and.w	r3, r3, #7
 800acf0:	4904      	ldr	r1, [pc, #16]	; (800ad04 <HAL_RCC_GetPCLK2Freq+0x28>)
 800acf2:	5ccb      	ldrb	r3, [r1, r3]
 800acf4:	f003 031f 	and.w	r3, r3, #31
 800acf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	40021000 	.word	0x40021000
 800ad04:	0801c100 	.word	0x0801c100

0800ad08 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800ad0c:	4b05      	ldr	r3, [pc, #20]	; (800ad24 <HAL_RCC_EnableCSS+0x1c>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a04      	ldr	r2, [pc, #16]	; (800ad24 <HAL_RCC_EnableCSS+0x1c>)
 800ad12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ad16:	6013      	str	r3, [r2, #0]
}
 800ad18:	bf00      	nop
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr
 800ad22:	bf00      	nop
 800ad24:	40021000 	.word	0x40021000

0800ad28 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800ad2c:	4b07      	ldr	r3, [pc, #28]	; (800ad4c <HAL_RCC_NMI_IRQHandler+0x24>)
 800ad2e:	69db      	ldr	r3, [r3, #28]
 800ad30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad38:	d105      	bne.n	800ad46 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800ad3a:	f000 f809 	bl	800ad50 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800ad3e:	4b03      	ldr	r3, [pc, #12]	; (800ad4c <HAL_RCC_NMI_IRQHandler+0x24>)
 800ad40:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ad44:	621a      	str	r2, [r3, #32]
  }
}
 800ad46:	bf00      	nop
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	40021000 	.word	0x40021000

0800ad50 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800ad50:	b480      	push	{r7}
 800ad52:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 800ad54:	bf00      	nop
 800ad56:	46bd      	mov	sp, r7
 800ad58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5c:	4770      	bx	lr
	...

0800ad60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b086      	sub	sp, #24
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800ad68:	2300      	movs	r3, #0
 800ad6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800ad6c:	4b27      	ldr	r3, [pc, #156]	; (800ae0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ad6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d003      	beq.n	800ad80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800ad78:	f7ff f8da 	bl	8009f30 <HAL_PWREx_GetVoltageRange>
 800ad7c:	6178      	str	r0, [r7, #20]
 800ad7e:	e014      	b.n	800adaa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800ad80:	4b22      	ldr	r3, [pc, #136]	; (800ae0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ad82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad84:	4a21      	ldr	r2, [pc, #132]	; (800ae0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ad86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad8a:	6593      	str	r3, [r2, #88]	; 0x58
 800ad8c:	4b1f      	ldr	r3, [pc, #124]	; (800ae0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ad8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad94:	60fb      	str	r3, [r7, #12]
 800ad96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800ad98:	f7ff f8ca 	bl	8009f30 <HAL_PWREx_GetVoltageRange>
 800ad9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800ad9e:	4b1b      	ldr	r3, [pc, #108]	; (800ae0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ada0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ada2:	4a1a      	ldr	r2, [pc, #104]	; (800ae0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ada4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ada8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800adb0:	d10b      	bne.n	800adca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2b80      	cmp	r3, #128	; 0x80
 800adb6:	d913      	bls.n	800ade0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2ba0      	cmp	r3, #160	; 0xa0
 800adbc:	d902      	bls.n	800adc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800adbe:	2302      	movs	r3, #2
 800adc0:	613b      	str	r3, [r7, #16]
 800adc2:	e00d      	b.n	800ade0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800adc4:	2301      	movs	r3, #1
 800adc6:	613b      	str	r3, [r7, #16]
 800adc8:	e00a      	b.n	800ade0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2b7f      	cmp	r3, #127	; 0x7f
 800adce:	d902      	bls.n	800add6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800add0:	2302      	movs	r3, #2
 800add2:	613b      	str	r3, [r7, #16]
 800add4:	e004      	b.n	800ade0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2b70      	cmp	r3, #112	; 0x70
 800adda:	d101      	bne.n	800ade0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800addc:	2301      	movs	r3, #1
 800adde:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ade0:	4b0b      	ldr	r3, [pc, #44]	; (800ae10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f023 020f 	bic.w	r2, r3, #15
 800ade8:	4909      	ldr	r1, [pc, #36]	; (800ae10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	4313      	orrs	r3, r2
 800adee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800adf0:	4b07      	ldr	r3, [pc, #28]	; (800ae10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f003 030f 	and.w	r3, r3, #15
 800adf8:	693a      	ldr	r2, [r7, #16]
 800adfa:	429a      	cmp	r2, r3
 800adfc:	d001      	beq.n	800ae02 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800adfe:	2301      	movs	r3, #1
 800ae00:	e000      	b.n	800ae04 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800ae02:	2300      	movs	r3, #0
}
 800ae04:	4618      	mov	r0, r3
 800ae06:	3718      	adds	r7, #24
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	bd80      	pop	{r7, pc}
 800ae0c:	40021000 	.word	0x40021000
 800ae10:	40022000 	.word	0x40022000

0800ae14 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800ae14:	b480      	push	{r7}
 800ae16:	b087      	sub	sp, #28
 800ae18:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ae1a:	4b2d      	ldr	r3, [pc, #180]	; (800aed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ae1c:	68db      	ldr	r3, [r3, #12]
 800ae1e:	f003 0303 	and.w	r3, r3, #3
 800ae22:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	2b03      	cmp	r3, #3
 800ae28:	d00b      	beq.n	800ae42 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2b03      	cmp	r3, #3
 800ae2e:	d825      	bhi.n	800ae7c <RCC_GetSysClockFreqFromPLLSource+0x68>
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d008      	beq.n	800ae48 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2b02      	cmp	r3, #2
 800ae3a:	d11f      	bne.n	800ae7c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800ae3c:	4b25      	ldr	r3, [pc, #148]	; (800aed4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800ae3e:	613b      	str	r3, [r7, #16]
    break;
 800ae40:	e01f      	b.n	800ae82 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800ae42:	4b25      	ldr	r3, [pc, #148]	; (800aed8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800ae44:	613b      	str	r3, [r7, #16]
    break;
 800ae46:	e01c      	b.n	800ae82 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800ae48:	4b21      	ldr	r3, [pc, #132]	; (800aed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f003 0308 	and.w	r3, r3, #8
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d107      	bne.n	800ae64 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ae54:	4b1e      	ldr	r3, [pc, #120]	; (800aed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ae56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ae5a:	0a1b      	lsrs	r3, r3, #8
 800ae5c:	f003 030f 	and.w	r3, r3, #15
 800ae60:	617b      	str	r3, [r7, #20]
 800ae62:	e005      	b.n	800ae70 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800ae64:	4b1a      	ldr	r3, [pc, #104]	; (800aed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	091b      	lsrs	r3, r3, #4
 800ae6a:	f003 030f 	and.w	r3, r3, #15
 800ae6e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800ae70:	4a1a      	ldr	r2, [pc, #104]	; (800aedc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae78:	613b      	str	r3, [r7, #16]
    break;
 800ae7a:	e002      	b.n	800ae82 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	613b      	str	r3, [r7, #16]
    break;
 800ae80:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ae82:	4b13      	ldr	r3, [pc, #76]	; (800aed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ae84:	68db      	ldr	r3, [r3, #12]
 800ae86:	091b      	lsrs	r3, r3, #4
 800ae88:	f003 030f 	and.w	r3, r3, #15
 800ae8c:	3301      	adds	r3, #1
 800ae8e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800ae90:	4b0f      	ldr	r3, [pc, #60]	; (800aed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ae92:	68db      	ldr	r3, [r3, #12]
 800ae94:	0a1b      	lsrs	r3, r3, #8
 800ae96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae9a:	693a      	ldr	r2, [r7, #16]
 800ae9c:	fb03 f202 	mul.w	r2, r3, r2
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aea6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800aea8:	4b09      	ldr	r3, [pc, #36]	; (800aed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800aeaa:	68db      	ldr	r3, [r3, #12]
 800aeac:	0e5b      	lsrs	r3, r3, #25
 800aeae:	f003 0303 	and.w	r3, r3, #3
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	005b      	lsls	r3, r3, #1
 800aeb6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800aeb8:	693a      	ldr	r2, [r7, #16]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	fbb2 f3f3 	udiv	r3, r2, r3
 800aec0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800aec2:	683b      	ldr	r3, [r7, #0]
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	371c      	adds	r7, #28
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr
 800aed0:	40021000 	.word	0x40021000
 800aed4:	00f42400 	.word	0x00f42400
 800aed8:	007a1200 	.word	0x007a1200
 800aedc:	0801c108 	.word	0x0801c108

0800aee0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b086      	sub	sp, #24
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800aee8:	2300      	movs	r3, #0
 800aeea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800aeec:	2300      	movs	r3, #0
 800aeee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d040      	beq.n	800af7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800af00:	2b80      	cmp	r3, #128	; 0x80
 800af02:	d02a      	beq.n	800af5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800af04:	2b80      	cmp	r3, #128	; 0x80
 800af06:	d825      	bhi.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800af08:	2b60      	cmp	r3, #96	; 0x60
 800af0a:	d026      	beq.n	800af5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800af0c:	2b60      	cmp	r3, #96	; 0x60
 800af0e:	d821      	bhi.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800af10:	2b40      	cmp	r3, #64	; 0x40
 800af12:	d006      	beq.n	800af22 <HAL_RCCEx_PeriphCLKConfig+0x42>
 800af14:	2b40      	cmp	r3, #64	; 0x40
 800af16:	d81d      	bhi.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d009      	beq.n	800af30 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800af1c:	2b20      	cmp	r3, #32
 800af1e:	d010      	beq.n	800af42 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800af20:	e018      	b.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800af22:	4b89      	ldr	r3, [pc, #548]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800af24:	68db      	ldr	r3, [r3, #12]
 800af26:	4a88      	ldr	r2, [pc, #544]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800af28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af2c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800af2e:	e015      	b.n	800af5c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	3304      	adds	r3, #4
 800af34:	2100      	movs	r1, #0
 800af36:	4618      	mov	r0, r3
 800af38:	f001 fa24 	bl	800c384 <RCCEx_PLLSAI1_Config>
 800af3c:	4603      	mov	r3, r0
 800af3e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800af40:	e00c      	b.n	800af5c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	3320      	adds	r3, #32
 800af46:	2100      	movs	r1, #0
 800af48:	4618      	mov	r0, r3
 800af4a:	f001 fb0f 	bl	800c56c <RCCEx_PLLSAI2_Config>
 800af4e:	4603      	mov	r3, r0
 800af50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800af52:	e003      	b.n	800af5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800af54:	2301      	movs	r3, #1
 800af56:	74fb      	strb	r3, [r7, #19]
      break;
 800af58:	e000      	b.n	800af5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800af5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800af5c:	7cfb      	ldrb	r3, [r7, #19]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d10b      	bne.n	800af7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800af62:	4b79      	ldr	r3, [pc, #484]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800af64:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800af68:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800af70:	4975      	ldr	r1, [pc, #468]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800af72:	4313      	orrs	r3, r2
 800af74:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800af78:	e001      	b.n	800af7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af7a:	7cfb      	ldrb	r3, [r7, #19]
 800af7c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800af86:	2b00      	cmp	r3, #0
 800af88:	d047      	beq.n	800b01a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af92:	d030      	beq.n	800aff6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800af94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af98:	d82a      	bhi.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800af9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800af9e:	d02a      	beq.n	800aff6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800afa0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800afa4:	d824      	bhi.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800afa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afaa:	d008      	beq.n	800afbe <HAL_RCCEx_PeriphCLKConfig+0xde>
 800afac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afb0:	d81e      	bhi.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d00a      	beq.n	800afcc <HAL_RCCEx_PeriphCLKConfig+0xec>
 800afb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800afba:	d010      	beq.n	800afde <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800afbc:	e018      	b.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800afbe:	4b62      	ldr	r3, [pc, #392]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	4a61      	ldr	r2, [pc, #388]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800afc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800afc8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800afca:	e015      	b.n	800aff8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	3304      	adds	r3, #4
 800afd0:	2100      	movs	r1, #0
 800afd2:	4618      	mov	r0, r3
 800afd4:	f001 f9d6 	bl	800c384 <RCCEx_PLLSAI1_Config>
 800afd8:	4603      	mov	r3, r0
 800afda:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800afdc:	e00c      	b.n	800aff8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	3320      	adds	r3, #32
 800afe2:	2100      	movs	r1, #0
 800afe4:	4618      	mov	r0, r3
 800afe6:	f001 fac1 	bl	800c56c <RCCEx_PLLSAI2_Config>
 800afea:	4603      	mov	r3, r0
 800afec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800afee:	e003      	b.n	800aff8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800aff0:	2301      	movs	r3, #1
 800aff2:	74fb      	strb	r3, [r7, #19]
      break;
 800aff4:	e000      	b.n	800aff8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800aff6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800aff8:	7cfb      	ldrb	r3, [r7, #19]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d10b      	bne.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800affe:	4b52      	ldr	r3, [pc, #328]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b000:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b004:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b00c:	494e      	ldr	r1, [pc, #312]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b00e:	4313      	orrs	r3, r2
 800b010:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800b014:	e001      	b.n	800b01a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b016:	7cfb      	ldrb	r3, [r7, #19]
 800b018:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b022:	2b00      	cmp	r3, #0
 800b024:	f000 809f 	beq.w	800b166 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b028:	2300      	movs	r3, #0
 800b02a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b02c:	4b46      	ldr	r3, [pc, #280]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b02e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b034:	2b00      	cmp	r3, #0
 800b036:	d101      	bne.n	800b03c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800b038:	2301      	movs	r3, #1
 800b03a:	e000      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800b03c:	2300      	movs	r3, #0
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d00d      	beq.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b042:	4b41      	ldr	r3, [pc, #260]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b046:	4a40      	ldr	r2, [pc, #256]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b04c:	6593      	str	r3, [r2, #88]	; 0x58
 800b04e:	4b3e      	ldr	r3, [pc, #248]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b056:	60bb      	str	r3, [r7, #8]
 800b058:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b05a:	2301      	movs	r3, #1
 800b05c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b05e:	4b3b      	ldr	r3, [pc, #236]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	4a3a      	ldr	r2, [pc, #232]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800b064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b068:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b06a:	f7fb fca9 	bl	80069c0 <HAL_GetTick>
 800b06e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b070:	e009      	b.n	800b086 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b072:	f7fb fca5 	bl	80069c0 <HAL_GetTick>
 800b076:	4602      	mov	r2, r0
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	1ad3      	subs	r3, r2, r3
 800b07c:	2b02      	cmp	r3, #2
 800b07e:	d902      	bls.n	800b086 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800b080:	2303      	movs	r3, #3
 800b082:	74fb      	strb	r3, [r7, #19]
        break;
 800b084:	e005      	b.n	800b092 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b086:	4b31      	ldr	r3, [pc, #196]	; (800b14c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d0ef      	beq.n	800b072 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800b092:	7cfb      	ldrb	r3, [r7, #19]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d15b      	bne.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b098:	4b2b      	ldr	r3, [pc, #172]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b09a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b09e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b0a2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d01f      	beq.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0b0:	697a      	ldr	r2, [r7, #20]
 800b0b2:	429a      	cmp	r2, r3
 800b0b4:	d019      	beq.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b0b6:	4b24      	ldr	r3, [pc, #144]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b0b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b0c2:	4b21      	ldr	r3, [pc, #132]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b0c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0c8:	4a1f      	ldr	r2, [pc, #124]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b0ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b0ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b0d2:	4b1d      	ldr	r3, [pc, #116]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b0d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0d8:	4a1b      	ldr	r2, [pc, #108]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b0da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b0de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b0e2:	4a19      	ldr	r2, [pc, #100]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	f003 0301 	and.w	r3, r3, #1
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d016      	beq.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0f4:	f7fb fc64 	bl	80069c0 <HAL_GetTick>
 800b0f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0fa:	e00b      	b.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b0fc:	f7fb fc60 	bl	80069c0 <HAL_GetTick>
 800b100:	4602      	mov	r2, r0
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	1ad3      	subs	r3, r2, r3
 800b106:	f241 3288 	movw	r2, #5000	; 0x1388
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d902      	bls.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800b10e:	2303      	movs	r3, #3
 800b110:	74fb      	strb	r3, [r7, #19]
            break;
 800b112:	e006      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b114:	4b0c      	ldr	r3, [pc, #48]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b11a:	f003 0302 	and.w	r3, r3, #2
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d0ec      	beq.n	800b0fc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800b122:	7cfb      	ldrb	r3, [r7, #19]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d10c      	bne.n	800b142 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b128:	4b07      	ldr	r3, [pc, #28]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b12a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b12e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b138:	4903      	ldr	r1, [pc, #12]	; (800b148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b13a:	4313      	orrs	r3, r2
 800b13c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b140:	e008      	b.n	800b154 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b142:	7cfb      	ldrb	r3, [r7, #19]
 800b144:	74bb      	strb	r3, [r7, #18]
 800b146:	e005      	b.n	800b154 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800b148:	40021000 	.word	0x40021000
 800b14c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b150:	7cfb      	ldrb	r3, [r7, #19]
 800b152:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b154:	7c7b      	ldrb	r3, [r7, #17]
 800b156:	2b01      	cmp	r3, #1
 800b158:	d105      	bne.n	800b166 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b15a:	4ba0      	ldr	r3, [pc, #640]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b15c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b15e:	4a9f      	ldr	r2, [pc, #636]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b164:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f003 0301 	and.w	r3, r3, #1
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d00a      	beq.n	800b188 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b172:	4b9a      	ldr	r3, [pc, #616]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b178:	f023 0203 	bic.w	r2, r3, #3
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b180:	4996      	ldr	r1, [pc, #600]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b182:	4313      	orrs	r3, r2
 800b184:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f003 0302 	and.w	r3, r3, #2
 800b190:	2b00      	cmp	r3, #0
 800b192:	d00a      	beq.n	800b1aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b194:	4b91      	ldr	r3, [pc, #580]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b19a:	f023 020c 	bic.w	r2, r3, #12
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1a2:	498e      	ldr	r1, [pc, #568]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b1a4:	4313      	orrs	r3, r2
 800b1a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f003 0304 	and.w	r3, r3, #4
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d00a      	beq.n	800b1cc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b1b6:	4b89      	ldr	r3, [pc, #548]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b1b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1c4:	4985      	ldr	r1, [pc, #532]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b1c6:	4313      	orrs	r3, r2
 800b1c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f003 0308 	and.w	r3, r3, #8
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d00a      	beq.n	800b1ee <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b1d8:	4b80      	ldr	r3, [pc, #512]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b1da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b1e6:	497d      	ldr	r1, [pc, #500]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f003 0310 	and.w	r3, r3, #16
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d00a      	beq.n	800b210 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b1fa:	4b78      	ldr	r3, [pc, #480]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b1fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b200:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b208:	4974      	ldr	r1, [pc, #464]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b20a:	4313      	orrs	r3, r2
 800b20c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f003 0320 	and.w	r3, r3, #32
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d00a      	beq.n	800b232 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b21c:	4b6f      	ldr	r3, [pc, #444]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b21e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b222:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b22a:	496c      	ldr	r1, [pc, #432]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b22c:	4313      	orrs	r3, r2
 800b22e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d00a      	beq.n	800b254 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b23e:	4b67      	ldr	r3, [pc, #412]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b244:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b24c:	4963      	ldr	r1, [pc, #396]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b24e:	4313      	orrs	r3, r2
 800b250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d00a      	beq.n	800b276 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b260:	4b5e      	ldr	r3, [pc, #376]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b266:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b26e:	495b      	ldr	r1, [pc, #364]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b270:	4313      	orrs	r3, r2
 800b272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00a      	beq.n	800b298 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b282:	4b56      	ldr	r3, [pc, #344]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b288:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b290:	4952      	ldr	r1, [pc, #328]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b292:	4313      	orrs	r3, r2
 800b294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d00a      	beq.n	800b2ba <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b2a4:	4b4d      	ldr	r3, [pc, #308]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b2b2:	494a      	ldr	r1, [pc, #296]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d00a      	beq.n	800b2dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b2c6:	4b45      	ldr	r3, [pc, #276]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b2d4:	4941      	ldr	r1, [pc, #260]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d00a      	beq.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b2e8:	4b3c      	ldr	r3, [pc, #240]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b2ee:	f023 0203 	bic.w	r2, r3, #3
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b2f6:	4939      	ldr	r1, [pc, #228]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b306:	2b00      	cmp	r3, #0
 800b308:	d028      	beq.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b30a:	4b34      	ldr	r3, [pc, #208]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b30c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b310:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b318:	4930      	ldr	r1, [pc, #192]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b31a:	4313      	orrs	r3, r2
 800b31c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b324:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b328:	d106      	bne.n	800b338 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b32a:	4b2c      	ldr	r3, [pc, #176]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b32c:	68db      	ldr	r3, [r3, #12]
 800b32e:	4a2b      	ldr	r2, [pc, #172]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b330:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b334:	60d3      	str	r3, [r2, #12]
 800b336:	e011      	b.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b33c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b340:	d10c      	bne.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	3304      	adds	r3, #4
 800b346:	2101      	movs	r1, #1
 800b348:	4618      	mov	r0, r3
 800b34a:	f001 f81b 	bl	800c384 <RCCEx_PLLSAI1_Config>
 800b34e:	4603      	mov	r3, r0
 800b350:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b352:	7cfb      	ldrb	r3, [r7, #19]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d001      	beq.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800b358:	7cfb      	ldrb	r3, [r7, #19]
 800b35a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b364:	2b00      	cmp	r3, #0
 800b366:	d04d      	beq.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b36c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b370:	d108      	bne.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800b372:	4b1a      	ldr	r3, [pc, #104]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b374:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b378:	4a18      	ldr	r2, [pc, #96]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b37a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b37e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800b382:	e012      	b.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800b384:	4b15      	ldr	r3, [pc, #84]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b386:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b38a:	4a14      	ldr	r2, [pc, #80]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b38c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b390:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800b394:	4b11      	ldr	r3, [pc, #68]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b39a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b3a2:	490e      	ldr	r1, [pc, #56]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b3ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b3b2:	d106      	bne.n	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b3b4:	4b09      	ldr	r3, [pc, #36]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3b6:	68db      	ldr	r3, [r3, #12]
 800b3b8:	4a08      	ldr	r2, [pc, #32]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b3be:	60d3      	str	r3, [r2, #12]
 800b3c0:	e020      	b.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b3c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b3ca:	d109      	bne.n	800b3e0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b3cc:	4b03      	ldr	r3, [pc, #12]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3ce:	68db      	ldr	r3, [r3, #12]
 800b3d0:	4a02      	ldr	r2, [pc, #8]	; (800b3dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b3d6:	60d3      	str	r3, [r2, #12]
 800b3d8:	e014      	b.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800b3da:	bf00      	nop
 800b3dc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b3e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b3e8:	d10c      	bne.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	3304      	adds	r3, #4
 800b3ee:	2101      	movs	r1, #1
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f000 ffc7 	bl	800c384 <RCCEx_PLLSAI1_Config>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b3fa:	7cfb      	ldrb	r3, [r7, #19]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d001      	beq.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800b400:	7cfb      	ldrb	r3, [r7, #19]
 800b402:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d028      	beq.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b410:	4b4a      	ldr	r3, [pc, #296]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b416:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b41e:	4947      	ldr	r1, [pc, #284]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b420:	4313      	orrs	r3, r2
 800b422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b42a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b42e:	d106      	bne.n	800b43e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b430:	4b42      	ldr	r3, [pc, #264]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b432:	68db      	ldr	r3, [r3, #12]
 800b434:	4a41      	ldr	r2, [pc, #260]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b436:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b43a:	60d3      	str	r3, [r2, #12]
 800b43c:	e011      	b.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b442:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b446:	d10c      	bne.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	3304      	adds	r3, #4
 800b44c:	2101      	movs	r1, #1
 800b44e:	4618      	mov	r0, r3
 800b450:	f000 ff98 	bl	800c384 <RCCEx_PLLSAI1_Config>
 800b454:	4603      	mov	r3, r0
 800b456:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b458:	7cfb      	ldrb	r3, [r7, #19]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d001      	beq.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800b45e:	7cfb      	ldrb	r3, [r7, #19]
 800b460:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d01e      	beq.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b46e:	4b33      	ldr	r3, [pc, #204]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b474:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b47e:	492f      	ldr	r1, [pc, #188]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b480:	4313      	orrs	r3, r2
 800b482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b48c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b490:	d10c      	bne.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	3304      	adds	r3, #4
 800b496:	2102      	movs	r1, #2
 800b498:	4618      	mov	r0, r3
 800b49a:	f000 ff73 	bl	800c384 <RCCEx_PLLSAI1_Config>
 800b49e:	4603      	mov	r3, r0
 800b4a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b4a2:	7cfb      	ldrb	r3, [r7, #19]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d001      	beq.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800b4a8:	7cfb      	ldrb	r3, [r7, #19]
 800b4aa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d00b      	beq.n	800b4d0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b4b8:	4b20      	ldr	r3, [pc, #128]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b4ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b4be:	f023 0204 	bic.w	r2, r3, #4
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b4c8:	491c      	ldr	r1, [pc, #112]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b4ca:	4313      	orrs	r3, r2
 800b4cc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d00b      	beq.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800b4dc:	4b17      	ldr	r3, [pc, #92]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b4de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b4e2:	f023 0218 	bic.w	r2, r3, #24
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4ec:	4913      	ldr	r1, [pc, #76]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d017      	beq.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800b500:	4b0e      	ldr	r3, [pc, #56]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b502:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b506:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b510:	490a      	ldr	r1, [pc, #40]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b512:	4313      	orrs	r3, r2
 800b514:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b51e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b522:	d105      	bne.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b524:	4b05      	ldr	r3, [pc, #20]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	4a04      	ldr	r2, [pc, #16]	; (800b53c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b52a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b52e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b530:	7cbb      	ldrb	r3, [r7, #18]
}
 800b532:	4618      	mov	r0, r3
 800b534:	3718      	adds	r7, #24
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}
 800b53a:	bf00      	nop
 800b53c:	40021000 	.word	0x40021000

0800b540 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b088      	sub	sp, #32
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800b548:	2300      	movs	r3, #0
 800b54a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b552:	d13e      	bne.n	800b5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800b554:	4bb6      	ldr	r3, [pc, #728]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b55a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b55e:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b566:	d028      	beq.n	800b5ba <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b56e:	f200 86f4 	bhi.w	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b578:	d005      	beq.n	800b586 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b580:	d00e      	beq.n	800b5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800b582:	f000 beea 	b.w	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b586:	4baa      	ldr	r3, [pc, #680]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b58c:	f003 0302 	and.w	r3, r3, #2
 800b590:	2b02      	cmp	r3, #2
 800b592:	f040 86e4 	bne.w	800c35e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 800b596:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b59a:	61fb      	str	r3, [r7, #28]
      break;
 800b59c:	f000 bedf 	b.w	800c35e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800b5a0:	4ba3      	ldr	r3, [pc, #652]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b5a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b5a6:	f003 0302 	and.w	r3, r3, #2
 800b5aa:	2b02      	cmp	r3, #2
 800b5ac:	f040 86d9 	bne.w	800c362 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 800b5b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800b5b4:	61fb      	str	r3, [r7, #28]
      break;
 800b5b6:	f000 bed4 	b.w	800c362 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b5ba:	4b9d      	ldr	r3, [pc, #628]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b5c6:	f040 86ce 	bne.w	800c366 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 800b5ca:	4b9a      	ldr	r3, [pc, #616]	; (800b834 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800b5cc:	61fb      	str	r3, [r7, #28]
      break;
 800b5ce:	f000 beca 	b.w	800c366 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b5d2:	4b97      	ldr	r3, [pc, #604]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b5d4:	68db      	ldr	r3, [r3, #12]
 800b5d6:	f003 0303 	and.w	r3, r3, #3
 800b5da:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800b5dc:	693b      	ldr	r3, [r7, #16]
 800b5de:	2b03      	cmp	r3, #3
 800b5e0:	d036      	beq.n	800b650 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800b5e2:	693b      	ldr	r3, [r7, #16]
 800b5e4:	2b03      	cmp	r3, #3
 800b5e6:	d840      	bhi.n	800b66a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	2b01      	cmp	r3, #1
 800b5ec:	d003      	beq.n	800b5f6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	2b02      	cmp	r3, #2
 800b5f2:	d020      	beq.n	800b636 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800b5f4:	e039      	b.n	800b66a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800b5f6:	4b8e      	ldr	r3, [pc, #568]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f003 0302 	and.w	r3, r3, #2
 800b5fe:	2b02      	cmp	r3, #2
 800b600:	d116      	bne.n	800b630 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800b602:	4b8b      	ldr	r3, [pc, #556]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f003 0308 	and.w	r3, r3, #8
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d005      	beq.n	800b61a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800b60e:	4b88      	ldr	r3, [pc, #544]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	091b      	lsrs	r3, r3, #4
 800b614:	f003 030f 	and.w	r3, r3, #15
 800b618:	e005      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800b61a:	4b85      	ldr	r3, [pc, #532]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b61c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b620:	0a1b      	lsrs	r3, r3, #8
 800b622:	f003 030f 	and.w	r3, r3, #15
 800b626:	4a84      	ldr	r2, [pc, #528]	; (800b838 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800b628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b62c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800b62e:	e01f      	b.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800b630:	2300      	movs	r3, #0
 800b632:	61bb      	str	r3, [r7, #24]
      break;
 800b634:	e01c      	b.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b636:	4b7e      	ldr	r3, [pc, #504]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b63e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b642:	d102      	bne.n	800b64a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800b644:	4b7d      	ldr	r3, [pc, #500]	; (800b83c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800b646:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800b648:	e012      	b.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800b64a:	2300      	movs	r3, #0
 800b64c:	61bb      	str	r3, [r7, #24]
      break;
 800b64e:	e00f      	b.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b650:	4b77      	ldr	r3, [pc, #476]	; (800b830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b658:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b65c:	d102      	bne.n	800b664 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800b65e:	4b78      	ldr	r3, [pc, #480]	; (800b840 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800b660:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800b662:	e005      	b.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800b664:	2300      	movs	r3, #0
 800b666:	61bb      	str	r3, [r7, #24]
      break;
 800b668:	e002      	b.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800b66a:	2300      	movs	r3, #0
 800b66c:	61bb      	str	r3, [r7, #24]
      break;
 800b66e:	bf00      	nop
    }

    switch(PeriphClk)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b676:	f000 8606 	beq.w	800c286 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b680:	f200 8673 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b68a:	f000 8469 	beq.w	800bf60 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b694:	f200 8669 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b69e:	f000 8531 	beq.w	800c104 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b6a8:	f200 865f 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b6b2:	f000 8187 	beq.w	800b9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b6bc:	f200 8655 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b6c6:	f000 80cd 	beq.w	800b864 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b6d0:	f200 864b 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6da:	f000 8430 	beq.w	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6e4:	f200 8641 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b6ee:	f000 83e4 	beq.w	800beba <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b6f8:	f200 8637 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b702:	f000 80af 	beq.w	800b864 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b70c:	f200 862d 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b716:	f000 809d 	beq.w	800b854 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b720:	f200 8623 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b72a:	f000 808b 	beq.w	800b844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b734:	f200 8619 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b73e:	f000 8554 	beq.w	800c1ea <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b748:	f200 860f 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b752:	f000 8500 	beq.w	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b75c:	f200 8605 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b766:	f000 84a1 	beq.w	800c0ac <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b770:	f200 85fb 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2b80      	cmp	r3, #128	; 0x80
 800b778:	f000 846c 	beq.w	800c054 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2b80      	cmp	r3, #128	; 0x80
 800b780:	f200 85f3 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2b20      	cmp	r3, #32
 800b788:	d84c      	bhi.n	800b824 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	f000 85ec 	beq.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	3b01      	subs	r3, #1
 800b796:	2b1f      	cmp	r3, #31
 800b798:	f200 85e7 	bhi.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b79c:	a201      	add	r2, pc, #4	; (adr r2, 800b7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800b79e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7a2:	bf00      	nop
 800b7a4:	0800bbb9 	.word	0x0800bbb9
 800b7a8:	0800bc27 	.word	0x0800bc27
 800b7ac:	0800c36b 	.word	0x0800c36b
 800b7b0:	0800bcbb 	.word	0x0800bcbb
 800b7b4:	0800c36b 	.word	0x0800c36b
 800b7b8:	0800c36b 	.word	0x0800c36b
 800b7bc:	0800c36b 	.word	0x0800c36b
 800b7c0:	0800bd33 	.word	0x0800bd33
 800b7c4:	0800c36b 	.word	0x0800c36b
 800b7c8:	0800c36b 	.word	0x0800c36b
 800b7cc:	0800c36b 	.word	0x0800c36b
 800b7d0:	0800c36b 	.word	0x0800c36b
 800b7d4:	0800c36b 	.word	0x0800c36b
 800b7d8:	0800c36b 	.word	0x0800c36b
 800b7dc:	0800c36b 	.word	0x0800c36b
 800b7e0:	0800bdb7 	.word	0x0800bdb7
 800b7e4:	0800c36b 	.word	0x0800c36b
 800b7e8:	0800c36b 	.word	0x0800c36b
 800b7ec:	0800c36b 	.word	0x0800c36b
 800b7f0:	0800c36b 	.word	0x0800c36b
 800b7f4:	0800c36b 	.word	0x0800c36b
 800b7f8:	0800c36b 	.word	0x0800c36b
 800b7fc:	0800c36b 	.word	0x0800c36b
 800b800:	0800c36b 	.word	0x0800c36b
 800b804:	0800c36b 	.word	0x0800c36b
 800b808:	0800c36b 	.word	0x0800c36b
 800b80c:	0800c36b 	.word	0x0800c36b
 800b810:	0800c36b 	.word	0x0800c36b
 800b814:	0800c36b 	.word	0x0800c36b
 800b818:	0800c36b 	.word	0x0800c36b
 800b81c:	0800c36b 	.word	0x0800c36b
 800b820:	0800be39 	.word	0x0800be39
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2b40      	cmp	r3, #64	; 0x40
 800b828:	f000 83e8 	beq.w	800bffc <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800b82c:	f000 bd9d 	b.w	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b830:	40021000 	.word	0x40021000
 800b834:	0003d090 	.word	0x0003d090
 800b838:	0801c108 	.word	0x0801c108
 800b83c:	00f42400 	.word	0x00f42400
 800b840:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800b844:	69b9      	ldr	r1, [r7, #24]
 800b846:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b84a:	f000 ff83 	bl	800c754 <RCCEx_GetSAIxPeriphCLKFreq>
 800b84e:	61f8      	str	r0, [r7, #28]
      break;
 800b850:	f000 bd8e 	b.w	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800b854:	69b9      	ldr	r1, [r7, #24]
 800b856:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b85a:	f000 ff7b 	bl	800c754 <RCCEx_GetSAIxPeriphCLKFreq>
 800b85e:	61f8      	str	r0, [r7, #28]
      break;
 800b860:	f000 bd86 	b.w	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800b864:	4b9a      	ldr	r3, [pc, #616]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b86a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800b86e:	60fb      	str	r3, [r7, #12]
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b876:	d015      	beq.n	800b8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b87e:	f200 8092 	bhi.w	800b9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b888:	d029      	beq.n	800b8de <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b890:	f200 8089 	bhi.w	800b9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d07b      	beq.n	800b992 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b8a0:	d04a      	beq.n	800b938 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 800b8a2:	e080      	b.n	800b9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800b8a4:	4b8a      	ldr	r3, [pc, #552]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f003 0302 	and.w	r3, r3, #2
 800b8ac:	2b02      	cmp	r3, #2
 800b8ae:	d17d      	bne.n	800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800b8b0:	4b87      	ldr	r3, [pc, #540]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f003 0308 	and.w	r3, r3, #8
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d005      	beq.n	800b8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 800b8bc:	4b84      	ldr	r3, [pc, #528]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	091b      	lsrs	r3, r3, #4
 800b8c2:	f003 030f 	and.w	r3, r3, #15
 800b8c6:	e005      	b.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 800b8c8:	4b81      	ldr	r3, [pc, #516]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b8ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b8ce:	0a1b      	lsrs	r3, r3, #8
 800b8d0:	f003 030f 	and.w	r3, r3, #15
 800b8d4:	4a7f      	ldr	r2, [pc, #508]	; (800bad4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800b8d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8da:	61fb      	str	r3, [r7, #28]
          break;
 800b8dc:	e066      	b.n	800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800b8de:	4b7c      	ldr	r3, [pc, #496]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b8e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b8ea:	d162      	bne.n	800b9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800b8ec:	4b78      	ldr	r3, [pc, #480]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b8ee:	68db      	ldr	r3, [r3, #12]
 800b8f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b8f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b8f8:	d15b      	bne.n	800b9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800b8fa:	4b75      	ldr	r3, [pc, #468]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b8fc:	68db      	ldr	r3, [r3, #12]
 800b8fe:	0a1b      	lsrs	r3, r3, #8
 800b900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b904:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b906:	69bb      	ldr	r3, [r7, #24]
 800b908:	68ba      	ldr	r2, [r7, #8]
 800b90a:	fb03 f202 	mul.w	r2, r3, r2
 800b90e:	4b70      	ldr	r3, [pc, #448]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b910:	68db      	ldr	r3, [r3, #12]
 800b912:	091b      	lsrs	r3, r3, #4
 800b914:	f003 030f 	and.w	r3, r3, #15
 800b918:	3301      	adds	r3, #1
 800b91a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b91e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800b920:	4b6b      	ldr	r3, [pc, #428]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b922:	68db      	ldr	r3, [r3, #12]
 800b924:	0d5b      	lsrs	r3, r3, #21
 800b926:	f003 0303 	and.w	r3, r3, #3
 800b92a:	3301      	adds	r3, #1
 800b92c:	005b      	lsls	r3, r3, #1
 800b92e:	69ba      	ldr	r2, [r7, #24]
 800b930:	fbb2 f3f3 	udiv	r3, r2, r3
 800b934:	61fb      	str	r3, [r7, #28]
          break;
 800b936:	e03c      	b.n	800b9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800b938:	4b65      	ldr	r3, [pc, #404]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b940:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b944:	d138      	bne.n	800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800b946:	4b62      	ldr	r3, [pc, #392]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b948:	691b      	ldr	r3, [r3, #16]
 800b94a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b94e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b952:	d131      	bne.n	800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800b954:	4b5e      	ldr	r3, [pc, #376]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b956:	691b      	ldr	r3, [r3, #16]
 800b958:	0a1b      	lsrs	r3, r3, #8
 800b95a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b95e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800b960:	69bb      	ldr	r3, [r7, #24]
 800b962:	68ba      	ldr	r2, [r7, #8]
 800b964:	fb03 f202 	mul.w	r2, r3, r2
 800b968:	4b59      	ldr	r3, [pc, #356]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b96a:	691b      	ldr	r3, [r3, #16]
 800b96c:	091b      	lsrs	r3, r3, #4
 800b96e:	f003 030f 	and.w	r3, r3, #15
 800b972:	3301      	adds	r3, #1
 800b974:	fbb2 f3f3 	udiv	r3, r2, r3
 800b978:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800b97a:	4b55      	ldr	r3, [pc, #340]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b97c:	691b      	ldr	r3, [r3, #16]
 800b97e:	0d5b      	lsrs	r3, r3, #21
 800b980:	f003 0303 	and.w	r3, r3, #3
 800b984:	3301      	adds	r3, #1
 800b986:	005b      	lsls	r3, r3, #1
 800b988:	69ba      	ldr	r2, [r7, #24]
 800b98a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b98e:	61fb      	str	r3, [r7, #28]
          break;
 800b990:	e012      	b.n	800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800b992:	4b4f      	ldr	r3, [pc, #316]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b994:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b998:	f003 0302 	and.w	r3, r3, #2
 800b99c:	2b02      	cmp	r3, #2
 800b99e:	d10e      	bne.n	800b9be <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 800b9a0:	4b4d      	ldr	r3, [pc, #308]	; (800bad8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800b9a2:	61fb      	str	r3, [r7, #28]
          break;
 800b9a4:	e00b      	b.n	800b9be <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800b9a6:	bf00      	nop
 800b9a8:	f000 bce2 	b.w	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b9ac:	bf00      	nop
 800b9ae:	f000 bcdf 	b.w	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b9b2:	bf00      	nop
 800b9b4:	f000 bcdc 	b.w	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b9b8:	bf00      	nop
 800b9ba:	f000 bcd9 	b.w	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b9be:	bf00      	nop
        break;
 800b9c0:	f000 bcd6 	b.w	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800b9c4:	4b42      	ldr	r3, [pc, #264]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b9ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b9d2:	d13d      	bne.n	800ba50 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800b9d4:	4b3e      	ldr	r3, [pc, #248]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b9dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b9e0:	f040 84c5 	bne.w	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800b9e4:	4b3a      	ldr	r3, [pc, #232]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9e6:	68db      	ldr	r3, [r3, #12]
 800b9e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b9ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b9f0:	f040 84bd 	bne.w	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800b9f4:	4b36      	ldr	r3, [pc, #216]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9f6:	68db      	ldr	r3, [r3, #12]
 800b9f8:	0a1b      	lsrs	r3, r3, #8
 800b9fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9fe:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ba00:	69bb      	ldr	r3, [r7, #24]
 800ba02:	68ba      	ldr	r2, [r7, #8]
 800ba04:	fb03 f202 	mul.w	r2, r3, r2
 800ba08:	4b31      	ldr	r3, [pc, #196]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba0a:	68db      	ldr	r3, [r3, #12]
 800ba0c:	091b      	lsrs	r3, r3, #4
 800ba0e:	f003 030f 	and.w	r3, r3, #15
 800ba12:	3301      	adds	r3, #1
 800ba14:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba18:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800ba1a:	4b2d      	ldr	r3, [pc, #180]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba1c:	68db      	ldr	r3, [r3, #12]
 800ba1e:	0edb      	lsrs	r3, r3, #27
 800ba20:	f003 031f 	and.w	r3, r3, #31
 800ba24:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d10a      	bne.n	800ba42 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800ba2c:	4b28      	ldr	r3, [pc, #160]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba2e:	68db      	ldr	r3, [r3, #12]
 800ba30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d002      	beq.n	800ba3e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 800ba38:	2311      	movs	r3, #17
 800ba3a:	617b      	str	r3, [r7, #20]
 800ba3c:	e001      	b.n	800ba42 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 800ba3e:	2307      	movs	r3, #7
 800ba40:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 800ba42:	69ba      	ldr	r2, [r7, #24]
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba4a:	61fb      	str	r3, [r7, #28]
      break;
 800ba4c:	f000 bc8f 	b.w	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800ba50:	4b1f      	ldr	r3, [pc, #124]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba56:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800ba5a:	60fb      	str	r3, [r7, #12]
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800ba62:	d016      	beq.n	800ba92 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800ba6a:	f200 809b 	bhi.w	800bba4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ba74:	d032      	beq.n	800badc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ba7c:	f200 8092 	bhi.w	800bba4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	f000 8084 	beq.w	800bb90 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ba8e:	d052      	beq.n	800bb36 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 800ba90:	e088      	b.n	800bba4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800ba92:	4b0f      	ldr	r3, [pc, #60]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f003 0302 	and.w	r3, r3, #2
 800ba9a:	2b02      	cmp	r3, #2
 800ba9c:	f040 8084 	bne.w	800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800baa0:	4b0b      	ldr	r3, [pc, #44]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	f003 0308 	and.w	r3, r3, #8
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d005      	beq.n	800bab8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800baac:	4b08      	ldr	r3, [pc, #32]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	091b      	lsrs	r3, r3, #4
 800bab2:	f003 030f 	and.w	r3, r3, #15
 800bab6:	e005      	b.n	800bac4 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 800bab8:	4b05      	ldr	r3, [pc, #20]	; (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800baba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800babe:	0a1b      	lsrs	r3, r3, #8
 800bac0:	f003 030f 	and.w	r3, r3, #15
 800bac4:	4a03      	ldr	r2, [pc, #12]	; (800bad4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800bac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800baca:	61fb      	str	r3, [r7, #28]
          break;
 800bacc:	e06c      	b.n	800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800bace:	bf00      	nop
 800bad0:	40021000 	.word	0x40021000
 800bad4:	0801c108 	.word	0x0801c108
 800bad8:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800badc:	4ba5      	ldr	r3, [pc, #660]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bae4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bae8:	d160      	bne.n	800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800baea:	4ba2      	ldr	r3, [pc, #648]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800baf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800baf6:	d159      	bne.n	800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800baf8:	4b9e      	ldr	r3, [pc, #632]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bafa:	68db      	ldr	r3, [r3, #12]
 800bafc:	0a1b      	lsrs	r3, r3, #8
 800bafe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb02:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800bb04:	69bb      	ldr	r3, [r7, #24]
 800bb06:	68ba      	ldr	r2, [r7, #8]
 800bb08:	fb03 f202 	mul.w	r2, r3, r2
 800bb0c:	4b99      	ldr	r3, [pc, #612]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bb0e:	68db      	ldr	r3, [r3, #12]
 800bb10:	091b      	lsrs	r3, r3, #4
 800bb12:	f003 030f 	and.w	r3, r3, #15
 800bb16:	3301      	adds	r3, #1
 800bb18:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb1c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800bb1e:	4b95      	ldr	r3, [pc, #596]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bb20:	68db      	ldr	r3, [r3, #12]
 800bb22:	0d5b      	lsrs	r3, r3, #21
 800bb24:	f003 0303 	and.w	r3, r3, #3
 800bb28:	3301      	adds	r3, #1
 800bb2a:	005b      	lsls	r3, r3, #1
 800bb2c:	69ba      	ldr	r2, [r7, #24]
 800bb2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb32:	61fb      	str	r3, [r7, #28]
          break;
 800bb34:	e03a      	b.n	800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800bb36:	4b8f      	ldr	r3, [pc, #572]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bb3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb42:	d135      	bne.n	800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800bb44:	4b8b      	ldr	r3, [pc, #556]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bb46:	691b      	ldr	r3, [r3, #16]
 800bb48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bb4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb50:	d12e      	bne.n	800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800bb52:	4b88      	ldr	r3, [pc, #544]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bb54:	691b      	ldr	r3, [r3, #16]
 800bb56:	0a1b      	lsrs	r3, r3, #8
 800bb58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb5c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800bb5e:	69bb      	ldr	r3, [r7, #24]
 800bb60:	68ba      	ldr	r2, [r7, #8]
 800bb62:	fb03 f202 	mul.w	r2, r3, r2
 800bb66:	4b83      	ldr	r3, [pc, #524]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bb68:	691b      	ldr	r3, [r3, #16]
 800bb6a:	091b      	lsrs	r3, r3, #4
 800bb6c:	f003 030f 	and.w	r3, r3, #15
 800bb70:	3301      	adds	r3, #1
 800bb72:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb76:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800bb78:	4b7e      	ldr	r3, [pc, #504]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bb7a:	691b      	ldr	r3, [r3, #16]
 800bb7c:	0d5b      	lsrs	r3, r3, #21
 800bb7e:	f003 0303 	and.w	r3, r3, #3
 800bb82:	3301      	adds	r3, #1
 800bb84:	005b      	lsls	r3, r3, #1
 800bb86:	69ba      	ldr	r2, [r7, #24]
 800bb88:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb8c:	61fb      	str	r3, [r7, #28]
          break;
 800bb8e:	e00f      	b.n	800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800bb90:	4b78      	ldr	r3, [pc, #480]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bb92:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bb96:	f003 0302 	and.w	r3, r3, #2
 800bb9a:	2b02      	cmp	r3, #2
 800bb9c:	d10a      	bne.n	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 800bb9e:	4b76      	ldr	r3, [pc, #472]	; (800bd78 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800bba0:	61fb      	str	r3, [r7, #28]
          break;
 800bba2:	e007      	b.n	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 800bba4:	bf00      	nop
 800bba6:	e3e2      	b.n	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800bba8:	bf00      	nop
 800bbaa:	e3e0      	b.n	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800bbac:	bf00      	nop
 800bbae:	e3de      	b.n	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800bbb0:	bf00      	nop
 800bbb2:	e3dc      	b.n	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800bbb4:	bf00      	nop
      break;
 800bbb6:	e3da      	b.n	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800bbb8:	4b6e      	ldr	r3, [pc, #440]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bbba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbbe:	f003 0303 	and.w	r3, r3, #3
 800bbc2:	60fb      	str	r3, [r7, #12]
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2b03      	cmp	r3, #3
 800bbc8:	d827      	bhi.n	800bc1a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800bbca:	a201      	add	r2, pc, #4	; (adr r2, 800bbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800bbcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbd0:	0800bbe1 	.word	0x0800bbe1
 800bbd4:	0800bbe9 	.word	0x0800bbe9
 800bbd8:	0800bbf1 	.word	0x0800bbf1
 800bbdc:	0800bc05 	.word	0x0800bc05
          frequency = HAL_RCC_GetPCLK2Freq();
 800bbe0:	f7ff f87c 	bl	800acdc <HAL_RCC_GetPCLK2Freq>
 800bbe4:	61f8      	str	r0, [r7, #28]
          break;
 800bbe6:	e01d      	b.n	800bc24 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 800bbe8:	f7fe ffca 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800bbec:	61f8      	str	r0, [r7, #28]
          break;
 800bbee:	e019      	b.n	800bc24 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bbf0:	4b60      	ldr	r3, [pc, #384]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bbf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbfc:	d10f      	bne.n	800bc1e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 800bbfe:	4b5f      	ldr	r3, [pc, #380]	; (800bd7c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800bc00:	61fb      	str	r3, [r7, #28]
          break;
 800bc02:	e00c      	b.n	800bc1e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bc04:	4b5b      	ldr	r3, [pc, #364]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc0a:	f003 0302 	and.w	r3, r3, #2
 800bc0e:	2b02      	cmp	r3, #2
 800bc10:	d107      	bne.n	800bc22 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800bc12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bc16:	61fb      	str	r3, [r7, #28]
          break;
 800bc18:	e003      	b.n	800bc22 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 800bc1a:	bf00      	nop
 800bc1c:	e3a8      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bc1e:	bf00      	nop
 800bc20:	e3a6      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bc22:	bf00      	nop
        break;
 800bc24:	e3a4      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800bc26:	4b53      	ldr	r3, [pc, #332]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc2c:	f003 030c 	and.w	r3, r3, #12
 800bc30:	60fb      	str	r3, [r7, #12]
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	2b0c      	cmp	r3, #12
 800bc36:	d83a      	bhi.n	800bcae <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800bc38:	a201      	add	r2, pc, #4	; (adr r2, 800bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 800bc3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc3e:	bf00      	nop
 800bc40:	0800bc75 	.word	0x0800bc75
 800bc44:	0800bcaf 	.word	0x0800bcaf
 800bc48:	0800bcaf 	.word	0x0800bcaf
 800bc4c:	0800bcaf 	.word	0x0800bcaf
 800bc50:	0800bc7d 	.word	0x0800bc7d
 800bc54:	0800bcaf 	.word	0x0800bcaf
 800bc58:	0800bcaf 	.word	0x0800bcaf
 800bc5c:	0800bcaf 	.word	0x0800bcaf
 800bc60:	0800bc85 	.word	0x0800bc85
 800bc64:	0800bcaf 	.word	0x0800bcaf
 800bc68:	0800bcaf 	.word	0x0800bcaf
 800bc6c:	0800bcaf 	.word	0x0800bcaf
 800bc70:	0800bc99 	.word	0x0800bc99
          frequency = HAL_RCC_GetPCLK1Freq();
 800bc74:	f7ff f81c 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800bc78:	61f8      	str	r0, [r7, #28]
          break;
 800bc7a:	e01d      	b.n	800bcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 800bc7c:	f7fe ff80 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800bc80:	61f8      	str	r0, [r7, #28]
          break;
 800bc82:	e019      	b.n	800bcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc84:	4b3b      	ldr	r3, [pc, #236]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bc8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc90:	d10f      	bne.n	800bcb2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 800bc92:	4b3a      	ldr	r3, [pc, #232]	; (800bd7c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800bc94:	61fb      	str	r3, [r7, #28]
          break;
 800bc96:	e00c      	b.n	800bcb2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bc98:	4b36      	ldr	r3, [pc, #216]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc9e:	f003 0302 	and.w	r3, r3, #2
 800bca2:	2b02      	cmp	r3, #2
 800bca4:	d107      	bne.n	800bcb6 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800bca6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bcaa:	61fb      	str	r3, [r7, #28]
          break;
 800bcac:	e003      	b.n	800bcb6 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 800bcae:	bf00      	nop
 800bcb0:	e35e      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bcb2:	bf00      	nop
 800bcb4:	e35c      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bcb6:	bf00      	nop
        break;
 800bcb8:	e35a      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800bcba:	4b2e      	ldr	r3, [pc, #184]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bcbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcc0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bcc4:	60fb      	str	r3, [r7, #12]
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	2b30      	cmp	r3, #48	; 0x30
 800bcca:	d021      	beq.n	800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	2b30      	cmp	r3, #48	; 0x30
 800bcd0:	d829      	bhi.n	800bd26 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2b20      	cmp	r3, #32
 800bcd6:	d011      	beq.n	800bcfc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	2b20      	cmp	r3, #32
 800bcdc:	d823      	bhi.n	800bd26 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d003      	beq.n	800bcec <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	2b10      	cmp	r3, #16
 800bce8:	d004      	beq.n	800bcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800bcea:	e01c      	b.n	800bd26 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bcec:	f7fe ffe0 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800bcf0:	61f8      	str	r0, [r7, #28]
          break;
 800bcf2:	e01d      	b.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800bcf4:	f7fe ff44 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800bcf8:	61f8      	str	r0, [r7, #28]
          break;
 800bcfa:	e019      	b.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bcfc:	4b1d      	ldr	r3, [pc, #116]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd08:	d10f      	bne.n	800bd2a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 800bd0a:	4b1c      	ldr	r3, [pc, #112]	; (800bd7c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800bd0c:	61fb      	str	r3, [r7, #28]
          break;
 800bd0e:	e00c      	b.n	800bd2a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bd10:	4b18      	ldr	r3, [pc, #96]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bd12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd16:	f003 0302 	and.w	r3, r3, #2
 800bd1a:	2b02      	cmp	r3, #2
 800bd1c:	d107      	bne.n	800bd2e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 800bd1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bd22:	61fb      	str	r3, [r7, #28]
          break;
 800bd24:	e003      	b.n	800bd2e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800bd26:	bf00      	nop
 800bd28:	e322      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bd2a:	bf00      	nop
 800bd2c:	e320      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bd2e:	bf00      	nop
        break;
 800bd30:	e31e      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800bd32:	4b10      	ldr	r3, [pc, #64]	; (800bd74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bd34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd38:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bd3c:	60fb      	str	r3, [r7, #12]
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2bc0      	cmp	r3, #192	; 0xc0
 800bd42:	d027      	beq.n	800bd94 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	2bc0      	cmp	r3, #192	; 0xc0
 800bd48:	d82f      	bhi.n	800bdaa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	2b80      	cmp	r3, #128	; 0x80
 800bd4e:	d017      	beq.n	800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	2b80      	cmp	r3, #128	; 0x80
 800bd54:	d829      	bhi.n	800bdaa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d003      	beq.n	800bd64 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2b40      	cmp	r3, #64	; 0x40
 800bd60:	d004      	beq.n	800bd6c <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 800bd62:	e022      	b.n	800bdaa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bd64:	f7fe ffa4 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800bd68:	61f8      	str	r0, [r7, #28]
          break;
 800bd6a:	e023      	b.n	800bdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 800bd6c:	f7fe ff08 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800bd70:	61f8      	str	r0, [r7, #28]
          break;
 800bd72:	e01f      	b.n	800bdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 800bd74:	40021000 	.word	0x40021000
 800bd78:	02dc6c00 	.word	0x02dc6c00
 800bd7c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bd80:	4b9b      	ldr	r3, [pc, #620]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd8c:	d10f      	bne.n	800bdae <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 800bd8e:	4b99      	ldr	r3, [pc, #612]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800bd90:	61fb      	str	r3, [r7, #28]
          break;
 800bd92:	e00c      	b.n	800bdae <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bd94:	4b96      	ldr	r3, [pc, #600]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bd96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd9a:	f003 0302 	and.w	r3, r3, #2
 800bd9e:	2b02      	cmp	r3, #2
 800bda0:	d107      	bne.n	800bdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 800bda2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bda6:	61fb      	str	r3, [r7, #28]
          break;
 800bda8:	e003      	b.n	800bdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 800bdaa:	bf00      	nop
 800bdac:	e2e0      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bdae:	bf00      	nop
 800bdb0:	e2de      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bdb2:	bf00      	nop
        break;
 800bdb4:	e2dc      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800bdb6:	4b8e      	ldr	r3, [pc, #568]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bdb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bdbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bdc0:	60fb      	str	r3, [r7, #12]
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bdc8:	d025      	beq.n	800be16 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bdd0:	d82c      	bhi.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bdd8:	d013      	beq.n	800be02 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bde0:	d824      	bhi.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d004      	beq.n	800bdf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bdee:	d004      	beq.n	800bdfa <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 800bdf0:	e01c      	b.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bdf2:	f7fe ff5d 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800bdf6:	61f8      	str	r0, [r7, #28]
          break;
 800bdf8:	e01d      	b.n	800be36 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800bdfa:	f7fe fec1 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800bdfe:	61f8      	str	r0, [r7, #28]
          break;
 800be00:	e019      	b.n	800be36 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800be02:	4b7b      	ldr	r3, [pc, #492]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be0e:	d10f      	bne.n	800be30 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800be10:	4b78      	ldr	r3, [pc, #480]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800be12:	61fb      	str	r3, [r7, #28]
          break;
 800be14:	e00c      	b.n	800be30 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800be16:	4b76      	ldr	r3, [pc, #472]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800be18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be1c:	f003 0302 	and.w	r3, r3, #2
 800be20:	2b02      	cmp	r3, #2
 800be22:	d107      	bne.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800be24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be28:	61fb      	str	r3, [r7, #28]
          break;
 800be2a:	e003      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 800be2c:	bf00      	nop
 800be2e:	e29f      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800be30:	bf00      	nop
 800be32:	e29d      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800be34:	bf00      	nop
        break;
 800be36:	e29b      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800be38:	4b6d      	ldr	r3, [pc, #436]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800be3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800be42:	60fb      	str	r3, [r7, #12]
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800be4a:	d025      	beq.n	800be98 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800be52:	d82c      	bhi.n	800beae <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be5a:	d013      	beq.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be62:	d824      	bhi.n	800beae <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d004      	beq.n	800be74 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be70:	d004      	beq.n	800be7c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 800be72:	e01c      	b.n	800beae <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800be74:	f7fe ff1c 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800be78:	61f8      	str	r0, [r7, #28]
          break;
 800be7a:	e01d      	b.n	800beb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 800be7c:	f7fe fe80 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800be80:	61f8      	str	r0, [r7, #28]
          break;
 800be82:	e019      	b.n	800beb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800be84:	4b5a      	ldr	r3, [pc, #360]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be90:	d10f      	bne.n	800beb2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 800be92:	4b58      	ldr	r3, [pc, #352]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800be94:	61fb      	str	r3, [r7, #28]
          break;
 800be96:	e00c      	b.n	800beb2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800be98:	4b55      	ldr	r3, [pc, #340]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800be9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be9e:	f003 0302 	and.w	r3, r3, #2
 800bea2:	2b02      	cmp	r3, #2
 800bea4:	d107      	bne.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 800bea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800beaa:	61fb      	str	r3, [r7, #28]
          break;
 800beac:	e003      	b.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 800beae:	bf00      	nop
 800beb0:	e25e      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800beb2:	bf00      	nop
 800beb4:	e25c      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800beb6:	bf00      	nop
        break;
 800beb8:	e25a      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800beba:	4b4d      	ldr	r3, [pc, #308]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bec0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bec4:	60fb      	str	r3, [r7, #12]
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800becc:	d007      	beq.n	800bede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bed4:	d12f      	bne.n	800bf36 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800bed6:	f7fe fe53 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800beda:	61f8      	str	r0, [r7, #28]
          break;
 800bedc:	e02e      	b.n	800bf3c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800bede:	4b44      	ldr	r3, [pc, #272]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bee6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800beea:	d126      	bne.n	800bf3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 800beec:	4b40      	ldr	r3, [pc, #256]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800beee:	691b      	ldr	r3, [r3, #16]
 800bef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d020      	beq.n	800bf3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800bef8:	4b3d      	ldr	r3, [pc, #244]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800befa:	691b      	ldr	r3, [r3, #16]
 800befc:	0a1b      	lsrs	r3, r3, #8
 800befe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf02:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800bf04:	69bb      	ldr	r3, [r7, #24]
 800bf06:	68ba      	ldr	r2, [r7, #8]
 800bf08:	fb03 f202 	mul.w	r2, r3, r2
 800bf0c:	4b38      	ldr	r3, [pc, #224]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf0e:	691b      	ldr	r3, [r3, #16]
 800bf10:	091b      	lsrs	r3, r3, #4
 800bf12:	f003 030f 	and.w	r3, r3, #15
 800bf16:	3301      	adds	r3, #1
 800bf18:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf1c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800bf1e:	4b34      	ldr	r3, [pc, #208]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf20:	691b      	ldr	r3, [r3, #16]
 800bf22:	0e5b      	lsrs	r3, r3, #25
 800bf24:	f003 0303 	and.w	r3, r3, #3
 800bf28:	3301      	adds	r3, #1
 800bf2a:	005b      	lsls	r3, r3, #1
 800bf2c:	69ba      	ldr	r2, [r7, #24]
 800bf2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf32:	61fb      	str	r3, [r7, #28]
          break;
 800bf34:	e001      	b.n	800bf3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 800bf36:	bf00      	nop
 800bf38:	e21a      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bf3a:	bf00      	nop
        break;
 800bf3c:	e218      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800bf3e:	4b2c      	ldr	r3, [pc, #176]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bf44:	f003 0304 	and.w	r3, r3, #4
 800bf48:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d103      	bne.n	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 800bf50:	f7fe fec4 	bl	800acdc <HAL_RCC_GetPCLK2Freq>
 800bf54:	61f8      	str	r0, [r7, #28]
        break;
 800bf56:	e20b      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 800bf58:	f7fe fe12 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800bf5c:	61f8      	str	r0, [r7, #28]
        break;
 800bf5e:	e207      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800bf60:	4b23      	ldr	r3, [pc, #140]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bf66:	f003 0318 	and.w	r3, r3, #24
 800bf6a:	60fb      	str	r3, [r7, #12]
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2b10      	cmp	r3, #16
 800bf70:	d010      	beq.n	800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2b10      	cmp	r3, #16
 800bf76:	d834      	bhi.n	800bfe2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d003      	beq.n	800bf86 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	2b08      	cmp	r3, #8
 800bf82:	d024      	beq.n	800bfce <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 800bf84:	e02d      	b.n	800bfe2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800bf86:	69b9      	ldr	r1, [r7, #24]
 800bf88:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800bf8c:	f000 fbe2 	bl	800c754 <RCCEx_GetSAIxPeriphCLKFreq>
 800bf90:	61f8      	str	r0, [r7, #28]
          break;
 800bf92:	e02b      	b.n	800bfec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800bf94:	4b16      	ldr	r3, [pc, #88]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	f003 0302 	and.w	r3, r3, #2
 800bf9c:	2b02      	cmp	r3, #2
 800bf9e:	d122      	bne.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800bfa0:	4b13      	ldr	r3, [pc, #76]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f003 0308 	and.w	r3, r3, #8
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d005      	beq.n	800bfb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800bfac:	4b10      	ldr	r3, [pc, #64]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	091b      	lsrs	r3, r3, #4
 800bfb2:	f003 030f 	and.w	r3, r3, #15
 800bfb6:	e005      	b.n	800bfc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 800bfb8:	4b0d      	ldr	r3, [pc, #52]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bfba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bfbe:	0a1b      	lsrs	r3, r3, #8
 800bfc0:	f003 030f 	and.w	r3, r3, #15
 800bfc4:	4a0c      	ldr	r2, [pc, #48]	; (800bff8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800bfc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfca:	61fb      	str	r3, [r7, #28]
          break;
 800bfcc:	e00b      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bfce:	4b08      	ldr	r3, [pc, #32]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bfd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bfda:	d106      	bne.n	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800bfdc:	4b05      	ldr	r3, [pc, #20]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800bfde:	61fb      	str	r3, [r7, #28]
          break;
 800bfe0:	e003      	b.n	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800bfe2:	bf00      	nop
 800bfe4:	e1c4      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bfe6:	bf00      	nop
 800bfe8:	e1c2      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bfea:	bf00      	nop
        break;
 800bfec:	e1c0      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 800bfee:	bf00      	nop
 800bff0:	40021000 	.word	0x40021000
 800bff4:	00f42400 	.word	0x00f42400
 800bff8:	0801c108 	.word	0x0801c108
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800bffc:	4b96      	ldr	r3, [pc, #600]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800bffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c002:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800c006:	60fb      	str	r3, [r7, #12]
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c00e:	d013      	beq.n	800c038 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c016:	d819      	bhi.n	800c04c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d004      	beq.n	800c028 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c024:	d004      	beq.n	800c030 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800c026:	e011      	b.n	800c04c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c028:	f7fe fe42 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800c02c:	61f8      	str	r0, [r7, #28]
          break;
 800c02e:	e010      	b.n	800c052 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 800c030:	f7fe fda6 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800c034:	61f8      	str	r0, [r7, #28]
          break;
 800c036:	e00c      	b.n	800c052 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c038:	4b87      	ldr	r3, [pc, #540]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c044:	d104      	bne.n	800c050 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 800c046:	4b85      	ldr	r3, [pc, #532]	; (800c25c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c048:	61fb      	str	r3, [r7, #28]
          break;
 800c04a:	e001      	b.n	800c050 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 800c04c:	bf00      	nop
 800c04e:	e18f      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c050:	bf00      	nop
        break;
 800c052:	e18d      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800c054:	4b80      	ldr	r3, [pc, #512]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c05a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c05e:	60fb      	str	r3, [r7, #12]
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c066:	d013      	beq.n	800c090 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c06e:	d819      	bhi.n	800c0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d004      	beq.n	800c080 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c07c:	d004      	beq.n	800c088 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800c07e:	e011      	b.n	800c0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c080:	f7fe fe16 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800c084:	61f8      	str	r0, [r7, #28]
          break;
 800c086:	e010      	b.n	800c0aa <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 800c088:	f7fe fd7a 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800c08c:	61f8      	str	r0, [r7, #28]
          break;
 800c08e:	e00c      	b.n	800c0aa <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c090:	4b71      	ldr	r3, [pc, #452]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c098:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c09c:	d104      	bne.n	800c0a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 800c09e:	4b6f      	ldr	r3, [pc, #444]	; (800c25c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c0a0:	61fb      	str	r3, [r7, #28]
          break;
 800c0a2:	e001      	b.n	800c0a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 800c0a4:	bf00      	nop
 800c0a6:	e163      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c0a8:	bf00      	nop
        break;
 800c0aa:	e161      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800c0ac:	4b6a      	ldr	r3, [pc, #424]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c0ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c0b6:	60fb      	str	r3, [r7, #12]
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0be:	d013      	beq.n	800c0e8 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0c6:	d819      	bhi.n	800c0fc <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d004      	beq.n	800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0d4:	d004      	beq.n	800c0e0 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800c0d6:	e011      	b.n	800c0fc <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c0d8:	f7fe fdea 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800c0dc:	61f8      	str	r0, [r7, #28]
          break;
 800c0de:	e010      	b.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 800c0e0:	f7fe fd4e 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800c0e4:	61f8      	str	r0, [r7, #28]
          break;
 800c0e6:	e00c      	b.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c0e8:	4b5b      	ldr	r3, [pc, #364]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c0f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c0f4:	d104      	bne.n	800c100 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800c0f6:	4b59      	ldr	r3, [pc, #356]	; (800c25c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c0f8:	61fb      	str	r3, [r7, #28]
          break;
 800c0fa:	e001      	b.n	800c100 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 800c0fc:	bf00      	nop
 800c0fe:	e137      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c100:	bf00      	nop
        break;
 800c102:	e135      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800c104:	4b54      	ldr	r3, [pc, #336]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c106:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c10a:	f003 0303 	and.w	r3, r3, #3
 800c10e:	60fb      	str	r3, [r7, #12]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	2b02      	cmp	r3, #2
 800c114:	d011      	beq.n	800c13a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2b02      	cmp	r3, #2
 800c11a:	d818      	bhi.n	800c14e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d003      	beq.n	800c12a <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	2b01      	cmp	r3, #1
 800c126:	d004      	beq.n	800c132 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 800c128:	e011      	b.n	800c14e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c12a:	f7fe fdc1 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800c12e:	61f8      	str	r0, [r7, #28]
          break;
 800c130:	e010      	b.n	800c154 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 800c132:	f7fe fd25 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800c136:	61f8      	str	r0, [r7, #28]
          break;
 800c138:	e00c      	b.n	800c154 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c13a:	4b47      	ldr	r3, [pc, #284]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c146:	d104      	bne.n	800c152 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 800c148:	4b44      	ldr	r3, [pc, #272]	; (800c25c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c14a:	61fb      	str	r3, [r7, #28]
          break;
 800c14c:	e001      	b.n	800c152 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 800c14e:	bf00      	nop
 800c150:	e10e      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c152:	bf00      	nop
        break;
 800c154:	e10c      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c156:	4b40      	ldr	r3, [pc, #256]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c15c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800c160:	60fb      	str	r3, [r7, #12]
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c168:	d02c      	beq.n	800c1c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c170:	d833      	bhi.n	800c1da <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c178:	d01a      	beq.n	800c1b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c180:	d82b      	bhi.n	800c1da <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d004      	beq.n	800c192 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c18e:	d004      	beq.n	800c19a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 800c190:	e023      	b.n	800c1da <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c192:	f7fe fd8d 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800c196:	61f8      	str	r0, [r7, #28]
          break;
 800c198:	e026      	b.n	800c1e8 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800c19a:	4b2f      	ldr	r3, [pc, #188]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c19c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1a0:	f003 0302 	and.w	r3, r3, #2
 800c1a4:	2b02      	cmp	r3, #2
 800c1a6:	d11a      	bne.n	800c1de <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 800c1a8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c1ac:	61fb      	str	r3, [r7, #28]
          break;
 800c1ae:	e016      	b.n	800c1de <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c1b0:	4b29      	ldr	r3, [pc, #164]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c1b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1bc:	d111      	bne.n	800c1e2 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 800c1be:	4b27      	ldr	r3, [pc, #156]	; (800c25c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c1c0:	61fb      	str	r3, [r7, #28]
          break;
 800c1c2:	e00e      	b.n	800c1e2 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c1c4:	4b24      	ldr	r3, [pc, #144]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c1c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c1ca:	f003 0302 	and.w	r3, r3, #2
 800c1ce:	2b02      	cmp	r3, #2
 800c1d0:	d109      	bne.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800c1d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c1d6:	61fb      	str	r3, [r7, #28]
          break;
 800c1d8:	e005      	b.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 800c1da:	bf00      	nop
 800c1dc:	e0c8      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c1de:	bf00      	nop
 800c1e0:	e0c6      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c1e2:	bf00      	nop
 800c1e4:	e0c4      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c1e6:	bf00      	nop
        break;
 800c1e8:	e0c2      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800c1ea:	4b1b      	ldr	r3, [pc, #108]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c1ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1f0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800c1f4:	60fb      	str	r3, [r7, #12]
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c1fc:	d030      	beq.n	800c260 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c204:	d837      	bhi.n	800c276 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c20c:	d01a      	beq.n	800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c214:	d82f      	bhi.n	800c276 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d004      	beq.n	800c226 <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c222:	d004      	beq.n	800c22e <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800c224:	e027      	b.n	800c276 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c226:	f7fe fd43 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 800c22a:	61f8      	str	r0, [r7, #28]
          break;
 800c22c:	e02a      	b.n	800c284 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800c22e:	4b0a      	ldr	r3, [pc, #40]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c234:	f003 0302 	and.w	r3, r3, #2
 800c238:	2b02      	cmp	r3, #2
 800c23a:	d11e      	bne.n	800c27a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 800c23c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c240:	61fb      	str	r3, [r7, #28]
          break;
 800c242:	e01a      	b.n	800c27a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c244:	4b04      	ldr	r3, [pc, #16]	; (800c258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c24c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c250:	d115      	bne.n	800c27e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 800c252:	4b02      	ldr	r3, [pc, #8]	; (800c25c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c254:	61fb      	str	r3, [r7, #28]
          break;
 800c256:	e012      	b.n	800c27e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800c258:	40021000 	.word	0x40021000
 800c25c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c260:	4b46      	ldr	r3, [pc, #280]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c266:	f003 0302 	and.w	r3, r3, #2
 800c26a:	2b02      	cmp	r3, #2
 800c26c:	d109      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800c26e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c272:	61fb      	str	r3, [r7, #28]
          break;
 800c274:	e005      	b.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 800c276:	bf00      	nop
 800c278:	e07a      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c27a:	bf00      	nop
 800c27c:	e078      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c27e:	bf00      	nop
 800c280:	e076      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c282:	bf00      	nop
        break;
 800c284:	e074      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800c286:	4b3d      	ldr	r3, [pc, #244]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c288:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c28c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800c290:	60fb      	str	r3, [r7, #12]
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c298:	d02c      	beq.n	800c2f4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c2a0:	d855      	bhi.n	800c34e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d004      	beq.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2ae:	d004      	beq.n	800c2ba <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 800c2b0:	e04d      	b.n	800c34e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800c2b2:	f7fe fc65 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 800c2b6:	61f8      	str	r0, [r7, #28]
          break;
 800c2b8:	e04e      	b.n	800c358 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800c2ba:	4b30      	ldr	r3, [pc, #192]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f003 0302 	and.w	r3, r3, #2
 800c2c2:	2b02      	cmp	r3, #2
 800c2c4:	d145      	bne.n	800c352 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800c2c6:	4b2d      	ldr	r3, [pc, #180]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f003 0308 	and.w	r3, r3, #8
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d005      	beq.n	800c2de <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800c2d2:	4b2a      	ldr	r3, [pc, #168]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	091b      	lsrs	r3, r3, #4
 800c2d8:	f003 030f 	and.w	r3, r3, #15
 800c2dc:	e005      	b.n	800c2ea <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 800c2de:	4b27      	ldr	r3, [pc, #156]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c2e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c2e4:	0a1b      	lsrs	r3, r3, #8
 800c2e6:	f003 030f 	and.w	r3, r3, #15
 800c2ea:	4a25      	ldr	r2, [pc, #148]	; (800c380 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 800c2ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2f0:	61fb      	str	r3, [r7, #28]
          break;
 800c2f2:	e02e      	b.n	800c352 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800c2f4:	4b21      	ldr	r3, [pc, #132]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c2fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c300:	d129      	bne.n	800c356 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800c302:	4b1e      	ldr	r3, [pc, #120]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c304:	68db      	ldr	r3, [r3, #12]
 800c306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c30a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c30e:	d122      	bne.n	800c356 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c310:	4b1a      	ldr	r3, [pc, #104]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c312:	68db      	ldr	r3, [r3, #12]
 800c314:	0a1b      	lsrs	r3, r3, #8
 800c316:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c31a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c31c:	69bb      	ldr	r3, [r7, #24]
 800c31e:	68ba      	ldr	r2, [r7, #8]
 800c320:	fb03 f202 	mul.w	r2, r3, r2
 800c324:	4b15      	ldr	r3, [pc, #84]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c326:	68db      	ldr	r3, [r3, #12]
 800c328:	091b      	lsrs	r3, r3, #4
 800c32a:	f003 030f 	and.w	r3, r3, #15
 800c32e:	3301      	adds	r3, #1
 800c330:	fbb2 f3f3 	udiv	r3, r2, r3
 800c334:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800c336:	4b11      	ldr	r3, [pc, #68]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c338:	68db      	ldr	r3, [r3, #12]
 800c33a:	0d5b      	lsrs	r3, r3, #21
 800c33c:	f003 0303 	and.w	r3, r3, #3
 800c340:	3301      	adds	r3, #1
 800c342:	005b      	lsls	r3, r3, #1
 800c344:	69ba      	ldr	r2, [r7, #24]
 800c346:	fbb2 f3f3 	udiv	r3, r2, r3
 800c34a:	61fb      	str	r3, [r7, #28]
          break;
 800c34c:	e003      	b.n	800c356 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 800c34e:	bf00      	nop
 800c350:	e00e      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c352:	bf00      	nop
 800c354:	e00c      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c356:	bf00      	nop
        break;
 800c358:	e00a      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c35a:	bf00      	nop
 800c35c:	e008      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c35e:	bf00      	nop
 800c360:	e006      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c362:	bf00      	nop
 800c364:	e004      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c366:	bf00      	nop
 800c368:	e002      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c36a:	bf00      	nop
 800c36c:	e000      	b.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c36e:	bf00      	nop
    }
  }

  return(frequency);
 800c370:	69fb      	ldr	r3, [r7, #28]
}
 800c372:	4618      	mov	r0, r3
 800c374:	3720      	adds	r7, #32
 800c376:	46bd      	mov	sp, r7
 800c378:	bd80      	pop	{r7, pc}
 800c37a:	bf00      	nop
 800c37c:	40021000 	.word	0x40021000
 800c380:	0801c108 	.word	0x0801c108

0800c384 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b084      	sub	sp, #16
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
 800c38c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c38e:	2300      	movs	r3, #0
 800c390:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c392:	4b72      	ldr	r3, [pc, #456]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c394:	68db      	ldr	r3, [r3, #12]
 800c396:	f003 0303 	and.w	r3, r3, #3
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d00e      	beq.n	800c3bc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c39e:	4b6f      	ldr	r3, [pc, #444]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c3a0:	68db      	ldr	r3, [r3, #12]
 800c3a2:	f003 0203 	and.w	r2, r3, #3
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d103      	bne.n	800c3b6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
       ||
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d142      	bne.n	800c43c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	73fb      	strb	r3, [r7, #15]
 800c3ba:	e03f      	b.n	800c43c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	2b03      	cmp	r3, #3
 800c3c2:	d018      	beq.n	800c3f6 <RCCEx_PLLSAI1_Config+0x72>
 800c3c4:	2b03      	cmp	r3, #3
 800c3c6:	d825      	bhi.n	800c414 <RCCEx_PLLSAI1_Config+0x90>
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	d002      	beq.n	800c3d2 <RCCEx_PLLSAI1_Config+0x4e>
 800c3cc:	2b02      	cmp	r3, #2
 800c3ce:	d009      	beq.n	800c3e4 <RCCEx_PLLSAI1_Config+0x60>
 800c3d0:	e020      	b.n	800c414 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c3d2:	4b62      	ldr	r3, [pc, #392]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f003 0302 	and.w	r3, r3, #2
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d11d      	bne.n	800c41a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800c3de:	2301      	movs	r3, #1
 800c3e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c3e2:	e01a      	b.n	800c41a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c3e4:	4b5d      	ldr	r3, [pc, #372]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d116      	bne.n	800c41e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c3f4:	e013      	b.n	800c41e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c3f6:	4b59      	ldr	r3, [pc, #356]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d10f      	bne.n	800c422 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c402:	4b56      	ldr	r3, [pc, #344]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d109      	bne.n	800c422 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800c40e:	2301      	movs	r3, #1
 800c410:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c412:	e006      	b.n	800c422 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800c414:	2301      	movs	r3, #1
 800c416:	73fb      	strb	r3, [r7, #15]
      break;
 800c418:	e004      	b.n	800c424 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c41a:	bf00      	nop
 800c41c:	e002      	b.n	800c424 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c41e:	bf00      	nop
 800c420:	e000      	b.n	800c424 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c422:	bf00      	nop
    }

    if(status == HAL_OK)
 800c424:	7bfb      	ldrb	r3, [r7, #15]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d108      	bne.n	800c43c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800c42a:	4b4c      	ldr	r3, [pc, #304]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c42c:	68db      	ldr	r3, [r3, #12]
 800c42e:	f023 0203 	bic.w	r2, r3, #3
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	4949      	ldr	r1, [pc, #292]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c438:	4313      	orrs	r3, r2
 800c43a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800c43c:	7bfb      	ldrb	r3, [r7, #15]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	f040 8086 	bne.w	800c550 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c444:	4b45      	ldr	r3, [pc, #276]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	4a44      	ldr	r2, [pc, #272]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c44a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c44e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c450:	f7fa fab6 	bl	80069c0 <HAL_GetTick>
 800c454:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c456:	e009      	b.n	800c46c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c458:	f7fa fab2 	bl	80069c0 <HAL_GetTick>
 800c45c:	4602      	mov	r2, r0
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	1ad3      	subs	r3, r2, r3
 800c462:	2b02      	cmp	r3, #2
 800c464:	d902      	bls.n	800c46c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800c466:	2303      	movs	r3, #3
 800c468:	73fb      	strb	r3, [r7, #15]
        break;
 800c46a:	e005      	b.n	800c478 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c46c:	4b3b      	ldr	r3, [pc, #236]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c474:	2b00      	cmp	r3, #0
 800c476:	d1ef      	bne.n	800c458 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800c478:	7bfb      	ldrb	r3, [r7, #15]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d168      	bne.n	800c550 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d113      	bne.n	800c4ac <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c484:	4b35      	ldr	r3, [pc, #212]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c486:	691a      	ldr	r2, [r3, #16]
 800c488:	4b35      	ldr	r3, [pc, #212]	; (800c560 <RCCEx_PLLSAI1_Config+0x1dc>)
 800c48a:	4013      	ands	r3, r2
 800c48c:	687a      	ldr	r2, [r7, #4]
 800c48e:	6892      	ldr	r2, [r2, #8]
 800c490:	0211      	lsls	r1, r2, #8
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	68d2      	ldr	r2, [r2, #12]
 800c496:	06d2      	lsls	r2, r2, #27
 800c498:	4311      	orrs	r1, r2
 800c49a:	687a      	ldr	r2, [r7, #4]
 800c49c:	6852      	ldr	r2, [r2, #4]
 800c49e:	3a01      	subs	r2, #1
 800c4a0:	0112      	lsls	r2, r2, #4
 800c4a2:	430a      	orrs	r2, r1
 800c4a4:	492d      	ldr	r1, [pc, #180]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c4a6:	4313      	orrs	r3, r2
 800c4a8:	610b      	str	r3, [r1, #16]
 800c4aa:	e02d      	b.n	800c508 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	2b01      	cmp	r3, #1
 800c4b0:	d115      	bne.n	800c4de <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c4b2:	4b2a      	ldr	r3, [pc, #168]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c4b4:	691a      	ldr	r2, [r3, #16]
 800c4b6:	4b2b      	ldr	r3, [pc, #172]	; (800c564 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4b8:	4013      	ands	r3, r2
 800c4ba:	687a      	ldr	r2, [r7, #4]
 800c4bc:	6892      	ldr	r2, [r2, #8]
 800c4be:	0211      	lsls	r1, r2, #8
 800c4c0:	687a      	ldr	r2, [r7, #4]
 800c4c2:	6912      	ldr	r2, [r2, #16]
 800c4c4:	0852      	lsrs	r2, r2, #1
 800c4c6:	3a01      	subs	r2, #1
 800c4c8:	0552      	lsls	r2, r2, #21
 800c4ca:	4311      	orrs	r1, r2
 800c4cc:	687a      	ldr	r2, [r7, #4]
 800c4ce:	6852      	ldr	r2, [r2, #4]
 800c4d0:	3a01      	subs	r2, #1
 800c4d2:	0112      	lsls	r2, r2, #4
 800c4d4:	430a      	orrs	r2, r1
 800c4d6:	4921      	ldr	r1, [pc, #132]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	610b      	str	r3, [r1, #16]
 800c4dc:	e014      	b.n	800c508 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c4de:	4b1f      	ldr	r3, [pc, #124]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c4e0:	691a      	ldr	r2, [r3, #16]
 800c4e2:	4b21      	ldr	r3, [pc, #132]	; (800c568 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c4e4:	4013      	ands	r3, r2
 800c4e6:	687a      	ldr	r2, [r7, #4]
 800c4e8:	6892      	ldr	r2, [r2, #8]
 800c4ea:	0211      	lsls	r1, r2, #8
 800c4ec:	687a      	ldr	r2, [r7, #4]
 800c4ee:	6952      	ldr	r2, [r2, #20]
 800c4f0:	0852      	lsrs	r2, r2, #1
 800c4f2:	3a01      	subs	r2, #1
 800c4f4:	0652      	lsls	r2, r2, #25
 800c4f6:	4311      	orrs	r1, r2
 800c4f8:	687a      	ldr	r2, [r7, #4]
 800c4fa:	6852      	ldr	r2, [r2, #4]
 800c4fc:	3a01      	subs	r2, #1
 800c4fe:	0112      	lsls	r2, r2, #4
 800c500:	430a      	orrs	r2, r1
 800c502:	4916      	ldr	r1, [pc, #88]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c504:	4313      	orrs	r3, r2
 800c506:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c508:	4b14      	ldr	r3, [pc, #80]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	4a13      	ldr	r2, [pc, #76]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c50e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c512:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c514:	f7fa fa54 	bl	80069c0 <HAL_GetTick>
 800c518:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c51a:	e009      	b.n	800c530 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c51c:	f7fa fa50 	bl	80069c0 <HAL_GetTick>
 800c520:	4602      	mov	r2, r0
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	1ad3      	subs	r3, r2, r3
 800c526:	2b02      	cmp	r3, #2
 800c528:	d902      	bls.n	800c530 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800c52a:	2303      	movs	r3, #3
 800c52c:	73fb      	strb	r3, [r7, #15]
          break;
 800c52e:	e005      	b.n	800c53c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c530:	4b0a      	ldr	r3, [pc, #40]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d0ef      	beq.n	800c51c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800c53c:	7bfb      	ldrb	r3, [r7, #15]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d106      	bne.n	800c550 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c542:	4b06      	ldr	r3, [pc, #24]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c544:	691a      	ldr	r2, [r3, #16]
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	699b      	ldr	r3, [r3, #24]
 800c54a:	4904      	ldr	r1, [pc, #16]	; (800c55c <RCCEx_PLLSAI1_Config+0x1d8>)
 800c54c:	4313      	orrs	r3, r2
 800c54e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c550:	7bfb      	ldrb	r3, [r7, #15]
}
 800c552:	4618      	mov	r0, r3
 800c554:	3710      	adds	r7, #16
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
 800c55a:	bf00      	nop
 800c55c:	40021000 	.word	0x40021000
 800c560:	07ff800f 	.word	0x07ff800f
 800c564:	ff9f800f 	.word	0xff9f800f
 800c568:	f9ff800f 	.word	0xf9ff800f

0800c56c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b084      	sub	sp, #16
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c576:	2300      	movs	r3, #0
 800c578:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c57a:	4b72      	ldr	r3, [pc, #456]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c57c:	68db      	ldr	r3, [r3, #12]
 800c57e:	f003 0303 	and.w	r3, r3, #3
 800c582:	2b00      	cmp	r3, #0
 800c584:	d00e      	beq.n	800c5a4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800c586:	4b6f      	ldr	r3, [pc, #444]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c588:	68db      	ldr	r3, [r3, #12]
 800c58a:	f003 0203 	and.w	r2, r3, #3
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	429a      	cmp	r2, r3
 800c594:	d103      	bne.n	800c59e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
       ||
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d142      	bne.n	800c624 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800c59e:	2301      	movs	r3, #1
 800c5a0:	73fb      	strb	r3, [r7, #15]
 800c5a2:	e03f      	b.n	800c624 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	2b03      	cmp	r3, #3
 800c5aa:	d018      	beq.n	800c5de <RCCEx_PLLSAI2_Config+0x72>
 800c5ac:	2b03      	cmp	r3, #3
 800c5ae:	d825      	bhi.n	800c5fc <RCCEx_PLLSAI2_Config+0x90>
 800c5b0:	2b01      	cmp	r3, #1
 800c5b2:	d002      	beq.n	800c5ba <RCCEx_PLLSAI2_Config+0x4e>
 800c5b4:	2b02      	cmp	r3, #2
 800c5b6:	d009      	beq.n	800c5cc <RCCEx_PLLSAI2_Config+0x60>
 800c5b8:	e020      	b.n	800c5fc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c5ba:	4b62      	ldr	r3, [pc, #392]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	f003 0302 	and.w	r3, r3, #2
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d11d      	bne.n	800c602 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c5ca:	e01a      	b.n	800c602 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c5cc:	4b5d      	ldr	r3, [pc, #372]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d116      	bne.n	800c606 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800c5d8:	2301      	movs	r3, #1
 800c5da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c5dc:	e013      	b.n	800c606 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c5de:	4b59      	ldr	r3, [pc, #356]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d10f      	bne.n	800c60a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c5ea:	4b56      	ldr	r3, [pc, #344]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d109      	bne.n	800c60a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c5fa:	e006      	b.n	800c60a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	73fb      	strb	r3, [r7, #15]
      break;
 800c600:	e004      	b.n	800c60c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c602:	bf00      	nop
 800c604:	e002      	b.n	800c60c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c606:	bf00      	nop
 800c608:	e000      	b.n	800c60c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c60a:	bf00      	nop
    }

    if(status == HAL_OK)
 800c60c:	7bfb      	ldrb	r3, [r7, #15]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d108      	bne.n	800c624 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800c612:	4b4c      	ldr	r3, [pc, #304]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c614:	68db      	ldr	r3, [r3, #12]
 800c616:	f023 0203 	bic.w	r2, r3, #3
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	4949      	ldr	r1, [pc, #292]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c620:	4313      	orrs	r3, r2
 800c622:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800c624:	7bfb      	ldrb	r3, [r7, #15]
 800c626:	2b00      	cmp	r3, #0
 800c628:	f040 8086 	bne.w	800c738 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800c62c:	4b45      	ldr	r3, [pc, #276]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	4a44      	ldr	r2, [pc, #272]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c632:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c638:	f7fa f9c2 	bl	80069c0 <HAL_GetTick>
 800c63c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c63e:	e009      	b.n	800c654 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c640:	f7fa f9be 	bl	80069c0 <HAL_GetTick>
 800c644:	4602      	mov	r2, r0
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	1ad3      	subs	r3, r2, r3
 800c64a:	2b02      	cmp	r3, #2
 800c64c:	d902      	bls.n	800c654 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800c64e:	2303      	movs	r3, #3
 800c650:	73fb      	strb	r3, [r7, #15]
        break;
 800c652:	e005      	b.n	800c660 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c654:	4b3b      	ldr	r3, [pc, #236]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d1ef      	bne.n	800c640 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800c660:	7bfb      	ldrb	r3, [r7, #15]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d168      	bne.n	800c738 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c666:	683b      	ldr	r3, [r7, #0]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d113      	bne.n	800c694 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c66c:	4b35      	ldr	r3, [pc, #212]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c66e:	695a      	ldr	r2, [r3, #20]
 800c670:	4b35      	ldr	r3, [pc, #212]	; (800c748 <RCCEx_PLLSAI2_Config+0x1dc>)
 800c672:	4013      	ands	r3, r2
 800c674:	687a      	ldr	r2, [r7, #4]
 800c676:	6892      	ldr	r2, [r2, #8]
 800c678:	0211      	lsls	r1, r2, #8
 800c67a:	687a      	ldr	r2, [r7, #4]
 800c67c:	68d2      	ldr	r2, [r2, #12]
 800c67e:	06d2      	lsls	r2, r2, #27
 800c680:	4311      	orrs	r1, r2
 800c682:	687a      	ldr	r2, [r7, #4]
 800c684:	6852      	ldr	r2, [r2, #4]
 800c686:	3a01      	subs	r2, #1
 800c688:	0112      	lsls	r2, r2, #4
 800c68a:	430a      	orrs	r2, r1
 800c68c:	492d      	ldr	r1, [pc, #180]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c68e:	4313      	orrs	r3, r2
 800c690:	614b      	str	r3, [r1, #20]
 800c692:	e02d      	b.n	800c6f0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	2b01      	cmp	r3, #1
 800c698:	d115      	bne.n	800c6c6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c69a:	4b2a      	ldr	r3, [pc, #168]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c69c:	695a      	ldr	r2, [r3, #20]
 800c69e:	4b2b      	ldr	r3, [pc, #172]	; (800c74c <RCCEx_PLLSAI2_Config+0x1e0>)
 800c6a0:	4013      	ands	r3, r2
 800c6a2:	687a      	ldr	r2, [r7, #4]
 800c6a4:	6892      	ldr	r2, [r2, #8]
 800c6a6:	0211      	lsls	r1, r2, #8
 800c6a8:	687a      	ldr	r2, [r7, #4]
 800c6aa:	6912      	ldr	r2, [r2, #16]
 800c6ac:	0852      	lsrs	r2, r2, #1
 800c6ae:	3a01      	subs	r2, #1
 800c6b0:	0552      	lsls	r2, r2, #21
 800c6b2:	4311      	orrs	r1, r2
 800c6b4:	687a      	ldr	r2, [r7, #4]
 800c6b6:	6852      	ldr	r2, [r2, #4]
 800c6b8:	3a01      	subs	r2, #1
 800c6ba:	0112      	lsls	r2, r2, #4
 800c6bc:	430a      	orrs	r2, r1
 800c6be:	4921      	ldr	r1, [pc, #132]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6c0:	4313      	orrs	r3, r2
 800c6c2:	614b      	str	r3, [r1, #20]
 800c6c4:	e014      	b.n	800c6f0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c6c6:	4b1f      	ldr	r3, [pc, #124]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6c8:	695a      	ldr	r2, [r3, #20]
 800c6ca:	4b21      	ldr	r3, [pc, #132]	; (800c750 <RCCEx_PLLSAI2_Config+0x1e4>)
 800c6cc:	4013      	ands	r3, r2
 800c6ce:	687a      	ldr	r2, [r7, #4]
 800c6d0:	6892      	ldr	r2, [r2, #8]
 800c6d2:	0211      	lsls	r1, r2, #8
 800c6d4:	687a      	ldr	r2, [r7, #4]
 800c6d6:	6952      	ldr	r2, [r2, #20]
 800c6d8:	0852      	lsrs	r2, r2, #1
 800c6da:	3a01      	subs	r2, #1
 800c6dc:	0652      	lsls	r2, r2, #25
 800c6de:	4311      	orrs	r1, r2
 800c6e0:	687a      	ldr	r2, [r7, #4]
 800c6e2:	6852      	ldr	r2, [r2, #4]
 800c6e4:	3a01      	subs	r2, #1
 800c6e6:	0112      	lsls	r2, r2, #4
 800c6e8:	430a      	orrs	r2, r1
 800c6ea:	4916      	ldr	r1, [pc, #88]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6ec:	4313      	orrs	r3, r2
 800c6ee:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800c6f0:	4b14      	ldr	r3, [pc, #80]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	4a13      	ldr	r2, [pc, #76]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c6fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c6fc:	f7fa f960 	bl	80069c0 <HAL_GetTick>
 800c700:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c702:	e009      	b.n	800c718 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c704:	f7fa f95c 	bl	80069c0 <HAL_GetTick>
 800c708:	4602      	mov	r2, r0
 800c70a:	68bb      	ldr	r3, [r7, #8]
 800c70c:	1ad3      	subs	r3, r2, r3
 800c70e:	2b02      	cmp	r3, #2
 800c710:	d902      	bls.n	800c718 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800c712:	2303      	movs	r3, #3
 800c714:	73fb      	strb	r3, [r7, #15]
          break;
 800c716:	e005      	b.n	800c724 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c718:	4b0a      	ldr	r3, [pc, #40]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c720:	2b00      	cmp	r3, #0
 800c722:	d0ef      	beq.n	800c704 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800c724:	7bfb      	ldrb	r3, [r7, #15]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d106      	bne.n	800c738 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800c72a:	4b06      	ldr	r3, [pc, #24]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c72c:	695a      	ldr	r2, [r3, #20]
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	699b      	ldr	r3, [r3, #24]
 800c732:	4904      	ldr	r1, [pc, #16]	; (800c744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c734:	4313      	orrs	r3, r2
 800c736:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800c738:	7bfb      	ldrb	r3, [r7, #15]
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	3710      	adds	r7, #16
 800c73e:	46bd      	mov	sp, r7
 800c740:	bd80      	pop	{r7, pc}
 800c742:	bf00      	nop
 800c744:	40021000 	.word	0x40021000
 800c748:	07ff800f 	.word	0x07ff800f
 800c74c:	ff9f800f 	.word	0xff9f800f
 800c750:	f9ff800f 	.word	0xf9ff800f

0800c754 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800c754:	b480      	push	{r7}
 800c756:	b089      	sub	sp, #36	; 0x24
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
 800c75c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800c75e:	2300      	movs	r3, #0
 800c760:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800c762:	2300      	movs	r3, #0
 800c764:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800c766:	2300      	movs	r3, #0
 800c768:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c770:	d10b      	bne.n	800c78a <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800c772:	4b7e      	ldr	r3, [pc, #504]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c774:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c778:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800c77c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800c77e:	69bb      	ldr	r3, [r7, #24]
 800c780:	2b60      	cmp	r3, #96	; 0x60
 800c782:	d112      	bne.n	800c7aa <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800c784:	4b7a      	ldr	r3, [pc, #488]	; (800c970 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800c786:	61fb      	str	r3, [r7, #28]
 800c788:	e00f      	b.n	800c7aa <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c790:	d10b      	bne.n	800c7aa <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800c792:	4b76      	ldr	r3, [pc, #472]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c794:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c798:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c79c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800c79e:	69bb      	ldr	r3, [r7, #24]
 800c7a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c7a4:	d101      	bne.n	800c7aa <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800c7a6:	4b72      	ldr	r3, [pc, #456]	; (800c970 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800c7a8:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800c7aa:	69fb      	ldr	r3, [r7, #28]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	f040 80d6 	bne.w	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800c7b6:	69bb      	ldr	r3, [r7, #24]
 800c7b8:	2b40      	cmp	r3, #64	; 0x40
 800c7ba:	d003      	beq.n	800c7c4 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 800c7bc:	69bb      	ldr	r3, [r7, #24]
 800c7be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c7c2:	d13b      	bne.n	800c83c <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800c7c4:	4b69      	ldr	r3, [pc, #420]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c7cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c7d0:	f040 80c4 	bne.w	800c95c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 800c7d4:	4b65      	ldr	r3, [pc, #404]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c7d6:	68db      	ldr	r3, [r3, #12]
 800c7d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	f000 80bd 	beq.w	800c95c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c7e2:	4b62      	ldr	r3, [pc, #392]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c7e4:	68db      	ldr	r3, [r3, #12]
 800c7e6:	091b      	lsrs	r3, r3, #4
 800c7e8:	f003 030f 	and.w	r3, r3, #15
 800c7ec:	3301      	adds	r3, #1
 800c7ee:	693a      	ldr	r2, [r7, #16]
 800c7f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7f4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c7f6:	4b5d      	ldr	r3, [pc, #372]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c7f8:	68db      	ldr	r3, [r3, #12]
 800c7fa:	0a1b      	lsrs	r3, r3, #8
 800c7fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c800:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800c802:	4b5a      	ldr	r3, [pc, #360]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c804:	68db      	ldr	r3, [r3, #12]
 800c806:	0edb      	lsrs	r3, r3, #27
 800c808:	f003 031f 	and.w	r3, r3, #31
 800c80c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800c80e:	697b      	ldr	r3, [r7, #20]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d10a      	bne.n	800c82a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800c814:	4b55      	ldr	r3, [pc, #340]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c816:	68db      	ldr	r3, [r3, #12]
 800c818:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d002      	beq.n	800c826 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 800c820:	2311      	movs	r3, #17
 800c822:	617b      	str	r3, [r7, #20]
 800c824:	e001      	b.n	800c82a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 800c826:	2307      	movs	r3, #7
 800c828:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	68fa      	ldr	r2, [r7, #12]
 800c82e:	fb03 f202 	mul.w	r2, r3, r2
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	fbb2 f3f3 	udiv	r3, r2, r3
 800c838:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800c83a:	e08f      	b.n	800c95c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800c83c:	69bb      	ldr	r3, [r7, #24]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d13a      	bne.n	800c8b8 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800c842:	4b4a      	ldr	r3, [pc, #296]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c84a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c84e:	f040 8086 	bne.w	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800c852:	4b46      	ldr	r3, [pc, #280]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c854:	691b      	ldr	r3, [r3, #16]
 800c856:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d07f      	beq.n	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800c85e:	4b43      	ldr	r3, [pc, #268]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c860:	691b      	ldr	r3, [r3, #16]
 800c862:	091b      	lsrs	r3, r3, #4
 800c864:	f003 030f 	and.w	r3, r3, #15
 800c868:	3301      	adds	r3, #1
 800c86a:	693a      	ldr	r2, [r7, #16]
 800c86c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c870:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800c872:	4b3e      	ldr	r3, [pc, #248]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c874:	691b      	ldr	r3, [r3, #16]
 800c876:	0a1b      	lsrs	r3, r3, #8
 800c878:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c87c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800c87e:	4b3b      	ldr	r3, [pc, #236]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c880:	691b      	ldr	r3, [r3, #16]
 800c882:	0edb      	lsrs	r3, r3, #27
 800c884:	f003 031f 	and.w	r3, r3, #31
 800c888:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d10a      	bne.n	800c8a6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800c890:	4b36      	ldr	r3, [pc, #216]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c892:	691b      	ldr	r3, [r3, #16]
 800c894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d002      	beq.n	800c8a2 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 800c89c:	2311      	movs	r3, #17
 800c89e:	617b      	str	r3, [r7, #20]
 800c8a0:	e001      	b.n	800c8a6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800c8a2:	2307      	movs	r3, #7
 800c8a4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800c8a6:	693b      	ldr	r3, [r7, #16]
 800c8a8:	68fa      	ldr	r2, [r7, #12]
 800c8aa:	fb03 f202 	mul.w	r2, r3, r2
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8b4:	61fb      	str	r3, [r7, #28]
 800c8b6:	e052      	b.n	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800c8b8:	69bb      	ldr	r3, [r7, #24]
 800c8ba:	2b80      	cmp	r3, #128	; 0x80
 800c8bc:	d003      	beq.n	800c8c6 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 800c8be:	69bb      	ldr	r3, [r7, #24]
 800c8c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8c4:	d109      	bne.n	800c8da <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c8c6:	4b29      	ldr	r3, [pc, #164]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c8ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8d2:	d144      	bne.n	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 800c8d4:	4b27      	ldr	r3, [pc, #156]	; (800c974 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800c8d6:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c8d8:	e041      	b.n	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800c8da:	69bb      	ldr	r3, [r7, #24]
 800c8dc:	2b20      	cmp	r3, #32
 800c8de:	d003      	beq.n	800c8e8 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 800c8e0:	69bb      	ldr	r3, [r7, #24]
 800c8e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c8e6:	d13a      	bne.n	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800c8e8:	4b20      	ldr	r3, [pc, #128]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c8f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c8f4:	d133      	bne.n	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800c8f6:	4b1d      	ldr	r3, [pc, #116]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c8f8:	695b      	ldr	r3, [r3, #20]
 800c8fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d02d      	beq.n	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800c902:	4b1a      	ldr	r3, [pc, #104]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c904:	695b      	ldr	r3, [r3, #20]
 800c906:	091b      	lsrs	r3, r3, #4
 800c908:	f003 030f 	and.w	r3, r3, #15
 800c90c:	3301      	adds	r3, #1
 800c90e:	693a      	ldr	r2, [r7, #16]
 800c910:	fbb2 f3f3 	udiv	r3, r2, r3
 800c914:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800c916:	4b15      	ldr	r3, [pc, #84]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c918:	695b      	ldr	r3, [r3, #20]
 800c91a:	0a1b      	lsrs	r3, r3, #8
 800c91c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c920:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800c922:	4b12      	ldr	r3, [pc, #72]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c924:	695b      	ldr	r3, [r3, #20]
 800c926:	0edb      	lsrs	r3, r3, #27
 800c928:	f003 031f 	and.w	r3, r3, #31
 800c92c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800c92e:	697b      	ldr	r3, [r7, #20]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d10a      	bne.n	800c94a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800c934:	4b0d      	ldr	r3, [pc, #52]	; (800c96c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c936:	695b      	ldr	r3, [r3, #20]
 800c938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d002      	beq.n	800c946 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 800c940:	2311      	movs	r3, #17
 800c942:	617b      	str	r3, [r7, #20]
 800c944:	e001      	b.n	800c94a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 800c946:	2307      	movs	r3, #7
 800c948:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800c94a:	693b      	ldr	r3, [r7, #16]
 800c94c:	68fa      	ldr	r2, [r7, #12]
 800c94e:	fb03 f202 	mul.w	r2, r3, r2
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	fbb2 f3f3 	udiv	r3, r2, r3
 800c958:	61fb      	str	r3, [r7, #28]
 800c95a:	e000      	b.n	800c95e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800c95c:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800c95e:	69fb      	ldr	r3, [r7, #28]
}
 800c960:	4618      	mov	r0, r3
 800c962:	3724      	adds	r7, #36	; 0x24
 800c964:	46bd      	mov	sp, r7
 800c966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96a:	4770      	bx	lr
 800c96c:	40021000 	.word	0x40021000
 800c970:	001fff68 	.word	0x001fff68
 800c974:	00f42400 	.word	0x00f42400

0800c978 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b08a      	sub	sp, #40	; 0x28
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d101      	bne.n	800c98a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800c986:	2301      	movs	r3, #1
 800c988:	e078      	b.n	800ca7c <HAL_SD_Init+0x104>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c990:	b2db      	uxtb	r3, r3
 800c992:	2b00      	cmp	r3, #0
 800c994:	d105      	bne.n	800c9a2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	2200      	movs	r2, #0
 800c99a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	f7f8 f811 	bl	80049c4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2203      	movs	r2, #3
 800c9a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f000 f86a 	bl	800ca84 <HAL_SD_InitCard>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d001      	beq.n	800c9ba <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	e060      	b.n	800ca7c <HAL_SD_Init+0x104>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800c9ba:	f107 0308 	add.w	r3, r7, #8
 800c9be:	4619      	mov	r1, r3
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f000 fdcd 	bl	800d560 <HAL_SD_GetCardStatus>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d001      	beq.n	800c9d0 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	e055      	b.n	800ca7c <HAL_SD_Init+0x104>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800c9d0:	7e3b      	ldrb	r3, [r7, #24]
 800c9d2:	b2db      	uxtb	r3, r3
 800c9d4:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800c9d6:	7e7b      	ldrb	r3, [r7, #25]
 800c9d8:	b2db      	uxtb	r3, r3
 800c9da:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9e0:	2b01      	cmp	r3, #1
 800c9e2:	d10a      	bne.n	800c9fa <HAL_SD_Init+0x82>
 800c9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d102      	bne.n	800c9f0 <HAL_SD_Init+0x78>
 800c9ea:	6a3b      	ldr	r3, [r7, #32]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d004      	beq.n	800c9fa <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c9f6:	65da      	str	r2, [r3, #92]	; 0x5c
 800c9f8:	e00b      	b.n	800ca12 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d104      	bne.n	800ca0c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ca08:	65da      	str	r2, [r3, #92]	; 0x5c
 800ca0a:	e002      	b.n	800ca12 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2200      	movs	r2, #0
 800ca10:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	68db      	ldr	r3, [r3, #12]
 800ca16:	4619      	mov	r1, r3
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f000 fe83 	bl	800d724 <HAL_SD_ConfigWideBusOperation>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d001      	beq.n	800ca28 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800ca24:	2301      	movs	r3, #1
 800ca26:	e029      	b.n	800ca7c <HAL_SD_Init+0x104>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800ca28:	f7f9 ffca 	bl	80069c0 <HAL_GetTick>
 800ca2c:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800ca2e:	e014      	b.n	800ca5a <HAL_SD_Init+0xe2>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 800ca30:	f7f9 ffc6 	bl	80069c0 <HAL_GetTick>
 800ca34:	4602      	mov	r2, r0
 800ca36:	69fb      	ldr	r3, [r7, #28]
 800ca38:	1ad3      	subs	r3, r2, r3
 800ca3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca3e:	d10c      	bne.n	800ca5a <HAL_SD_Init+0xe2>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ca46:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2201      	movs	r2, #1
 800ca4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2200      	movs	r2, #0
 800ca54:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800ca56:	2303      	movs	r3, #3
 800ca58:	e010      	b.n	800ca7c <HAL_SD_Init+0x104>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f000 ff76 	bl	800d94c <HAL_SD_GetCardState>
 800ca60:	4603      	mov	r3, r0
 800ca62:	2b04      	cmp	r3, #4
 800ca64:	d1e4      	bne.n	800ca30 <HAL_SD_Init+0xb8>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2200      	movs	r2, #0
 800ca6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2201      	movs	r2, #1
 800ca76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ca7a:	2300      	movs	r3, #0
}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	3728      	adds	r7, #40	; 0x28
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}

0800ca84 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ca84:	b5b0      	push	{r4, r5, r7, lr}
 800ca86:	b08e      	sub	sp, #56	; 0x38
 800ca88:	af04      	add	r7, sp, #16
 800ca8a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800ca90:	2300      	movs	r3, #0
 800ca92:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800ca94:	2300      	movs	r3, #0
 800ca96:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800ca9c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800caa0:	f7fe fd4e 	bl	800b540 <HAL_RCCEx_GetPeriphCLKFreq>
 800caa4:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800caa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d109      	bne.n	800cac0 <HAL_SD_InitCard+0x3c>
  {
      hsd->State = HAL_SD_STATE_READY;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	2201      	movs	r2, #1
 800cab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800caba:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cabc:	2301      	movs	r3, #1
 800cabe:	e079      	b.n	800cbb4 <HAL_SD_InitCard+0x130>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
#else
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800cac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cac2:	0a1b      	lsrs	r3, r3, #8
 800cac4:	4a3d      	ldr	r2, [pc, #244]	; (800cbbc <HAL_SD_InitCard+0x138>)
 800cac6:	fba2 2303 	umull	r2, r3, r2, r3
 800caca:	091b      	lsrs	r3, r3, #4
 800cacc:	61bb      	str	r3, [r7, #24]
#endif

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  Init.Transceiver = hsd->Init.Transceiver;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	699b      	ldr	r3, [r3, #24]
 800cad2:	61fb      	str	r3, [r7, #28]
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	699b      	ldr	r3, [r3, #24]
 800cad8:	2b01      	cmp	r3, #1
 800cada:	d107      	bne.n	800caec <HAL_SD_InitCard+0x68>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	681a      	ldr	r2, [r3, #0]
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	f042 0210 	orr.w	r2, r2, #16
 800caea:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681d      	ldr	r5, [r3, #0]
 800caf0:	466c      	mov	r4, sp
 800caf2:	f107 0314 	add.w	r3, r7, #20
 800caf6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cafa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cafe:	f107 0308 	add.w	r3, r7, #8
 800cb02:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cb04:	4628      	mov	r0, r5
 800cb06:	f004 fd1d 	bl	8011544 <SDMMC_Init>
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f004 fd60 	bl	80115d4 <SDMMC_PowerState_ON>
  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 800cb14:	69bb      	ldr	r3, [r7, #24]
 800cb16:	005b      	lsls	r3, r3, #1
 800cb18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb1e:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800cb20:	4a27      	ldr	r2, [pc, #156]	; (800cbc0 <HAL_SD_InitCard+0x13c>)
 800cb22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb24:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb28:	3301      	adds	r3, #1
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	f7f9 ff54 	bl	80069d8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f000 ffeb 	bl	800db0c <SD_PowerON>
 800cb36:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb38:	6a3b      	ldr	r3, [r7, #32]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d00b      	beq.n	800cb56 <HAL_SD_InitCard+0xd2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2201      	movs	r2, #1
 800cb42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cb4a:	6a3b      	ldr	r3, [r7, #32]
 800cb4c:	431a      	orrs	r2, r3
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cb52:	2301      	movs	r3, #1
 800cb54:	e02e      	b.n	800cbb4 <HAL_SD_InitCard+0x130>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800cb56:	6878      	ldr	r0, [r7, #4]
 800cb58:	f000 ff18 	bl	800d98c <SD_InitCard>
 800cb5c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb5e:	6a3b      	ldr	r3, [r7, #32]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d00b      	beq.n	800cb7c <HAL_SD_InitCard+0xf8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2201      	movs	r2, #1
 800cb68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cb70:	6a3b      	ldr	r3, [r7, #32]
 800cb72:	431a      	orrs	r2, r3
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cb78:	2301      	movs	r3, #1
 800cb7a:	e01b      	b.n	800cbb4 <HAL_SD_InitCard+0x130>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cb84:	4618      	mov	r0, r3
 800cb86:	f004 fdbb 	bl	8011700 <SDMMC_CmdBlockLength>
 800cb8a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb8c:	6a3b      	ldr	r3, [r7, #32]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d00f      	beq.n	800cbb2 <HAL_SD_InitCard+0x12e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	4a0b      	ldr	r2, [pc, #44]	; (800cbc4 <HAL_SD_InitCard+0x140>)
 800cb98:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cb9e:	6a3b      	ldr	r3, [r7, #32]
 800cba0:	431a      	orrs	r2, r3
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	2201      	movs	r2, #1
 800cbaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800cbae:	2301      	movs	r3, #1
 800cbb0:	e000      	b.n	800cbb4 <HAL_SD_InitCard+0x130>
  }

  return HAL_OK;
 800cbb2:	2300      	movs	r3, #0
}
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	3728      	adds	r7, #40	; 0x28
 800cbb8:	46bd      	mov	sp, r7
 800cbba:	bdb0      	pop	{r4, r5, r7, pc}
 800cbbc:	014f8b59 	.word	0x014f8b59
 800cbc0:	00012110 	.word	0x00012110
 800cbc4:	1fe00fff 	.word	0x1fe00fff

0800cbc8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to read
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b092      	sub	sp, #72	; 0x48
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	60f8      	str	r0, [r7, #12]
 800cbd0:	60b9      	str	r1, [r7, #8]
 800cbd2:	607a      	str	r2, [r7, #4]
 800cbd4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cbd6:	f7f9 fef3 	bl	80069c0 <HAL_GetTick>
 800cbda:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800cbe4:	68bb      	ldr	r3, [r7, #8]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d107      	bne.n	800cbfa <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbee:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cbf6:	2301      	movs	r3, #1
 800cbf8:	e170      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cc00:	b2db      	uxtb	r3, r3
 800cc02:	2b01      	cmp	r3, #1
 800cc04:	f040 8163 	bne.w	800cece <HAL_SD_ReadBlocks+0x306>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cc0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	441a      	add	r2, r3
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d907      	bls.n	800cc2c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc20:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cc28:	2301      	movs	r3, #1
 800cc2a:	e157      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	2203      	movs	r2, #3
 800cc30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	2200      	movs	r2, #0
 800cc3a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc40:	2b01      	cmp	r3, #1
 800cc42:	d002      	beq.n	800cc4a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800cc44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc46:	025b      	lsls	r3, r3, #9
 800cc48:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cc4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cc4e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	025b      	lsls	r3, r3, #9
 800cc54:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cc56:	2390      	movs	r3, #144	; 0x90
 800cc58:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800cc5a:	2302      	movs	r3, #2
 800cc5c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800cc62:	2300      	movs	r3, #0
 800cc64:	62bb      	str	r3, [r7, #40]	; 0x28
#else
    config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f107 0214 	add.w	r2, r7, #20
 800cc6e:	4611      	mov	r1, r2
 800cc70:	4618      	mov	r0, r3
 800cc72:	f004 fd19 	bl	80116a8 <SDMMC_ConfigData>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	68da      	ldr	r2, [r3, #12]
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cc84:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d90a      	bls.n	800cca2 <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	2202      	movs	r2, #2
 800cc90:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cc98:	4618      	mov	r0, r3
 800cc9a:	f004 fd77 	bl	801178c <SDMMC_CmdReadMultiBlock>
 800cc9e:	6478      	str	r0, [r7, #68]	; 0x44
 800cca0:	e009      	b.n	800ccb6 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	2201      	movs	r2, #1
 800cca6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f004 fd49 	bl	8011746 <SDMMC_CmdReadSingleBlock>
 800ccb4:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800ccb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d012      	beq.n	800cce2 <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	4a88      	ldr	r2, [pc, #544]	; (800cee4 <HAL_SD_ReadBlocks+0x31c>)
 800ccc2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ccc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ccca:	431a      	orrs	r2, r3
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2201      	movs	r2, #1
 800ccd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800ccde:	2301      	movs	r3, #1
 800cce0:	e0fc      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800cce2:	69bb      	ldr	r3, [r7, #24]
 800cce4:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cce6:	e061      	b.n	800cdac <HAL_SD_ReadBlocks+0x1e4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d03c      	beq.n	800cd70 <HAL_SD_ReadBlocks+0x1a8>
 800ccf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d039      	beq.n	800cd70 <HAL_SD_ReadBlocks+0x1a8>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	643b      	str	r3, [r7, #64]	; 0x40
 800cd00:	e033      	b.n	800cd6a <HAL_SD_ReadBlocks+0x1a2>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	4618      	mov	r0, r3
 800cd08:	f004 fc46 	bl	8011598 <SDMMC_ReadFIFO>
 800cd0c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800cd0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd10:	b2da      	uxtb	r2, r3
 800cd12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd14:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd18:	3301      	adds	r3, #1
 800cd1a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800cd1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd1e:	3b01      	subs	r3, #1
 800cd20:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800cd22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd24:	0a1b      	lsrs	r3, r3, #8
 800cd26:	b2da      	uxtb	r2, r3
 800cd28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd2a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd2e:	3301      	adds	r3, #1
 800cd30:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800cd32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd34:	3b01      	subs	r3, #1
 800cd36:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800cd38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd3a:	0c1b      	lsrs	r3, r3, #16
 800cd3c:	b2da      	uxtb	r2, r3
 800cd3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd40:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd44:	3301      	adds	r3, #1
 800cd46:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800cd48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd4a:	3b01      	subs	r3, #1
 800cd4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800cd4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd50:	0e1b      	lsrs	r3, r3, #24
 800cd52:	b2da      	uxtb	r2, r3
 800cd54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd56:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cd58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd5a:	3301      	adds	r3, #1
 800cd5c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800cd5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd60:	3b01      	subs	r3, #1
 800cd62:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800cd64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd66:	3301      	adds	r3, #1
 800cd68:	643b      	str	r3, [r7, #64]	; 0x40
 800cd6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd6c:	2b07      	cmp	r3, #7
 800cd6e:	d9c8      	bls.n	800cd02 <HAL_SD_ReadBlocks+0x13a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800cd70:	f7f9 fe26 	bl	80069c0 <HAL_GetTick>
 800cd74:	4602      	mov	r2, r0
 800cd76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd78:	1ad3      	subs	r3, r2, r3
 800cd7a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d902      	bls.n	800cd86 <HAL_SD_ReadBlocks+0x1be>
 800cd80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d112      	bne.n	800cdac <HAL_SD_ReadBlocks+0x1e4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a56      	ldr	r2, [pc, #344]	; (800cee4 <HAL_SD_ReadBlocks+0x31c>)
 800cd8c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd92:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	2201      	movs	r2, #1
 800cd9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	2200      	movs	r2, #0
 800cda6:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800cda8:	2303      	movs	r3, #3
 800cdaa:	e097      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cdb2:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d096      	beq.n	800cce8 <HAL_SD_ReadBlocks+0x120>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	68da      	ldr	r2, [r3, #12]
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cdc8:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cdd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d022      	beq.n	800ce1e <HAL_SD_ReadBlocks+0x256>
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	2b01      	cmp	r3, #1
 800cddc:	d91f      	bls.n	800ce1e <HAL_SD_ReadBlocks+0x256>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cde2:	2b03      	cmp	r3, #3
 800cde4:	d01b      	beq.n	800ce1e <HAL_SD_ReadBlocks+0x256>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	4618      	mov	r0, r3
 800cdec:	f004 fd38 	bl	8011860 <SDMMC_CmdStopTransfer>
 800cdf0:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800cdf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d012      	beq.n	800ce1e <HAL_SD_ReadBlocks+0x256>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	4a39      	ldr	r2, [pc, #228]	; (800cee4 <HAL_SD_ReadBlocks+0x31c>)
 800cdfe:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ce06:	431a      	orrs	r2, r3
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	2201      	movs	r2, #1
 800ce10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2200      	movs	r2, #0
 800ce18:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	e05e      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce24:	f003 0308 	and.w	r3, r3, #8
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d012      	beq.n	800ce52 <HAL_SD_ReadBlocks+0x28a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	4a2c      	ldr	r2, [pc, #176]	; (800cee4 <HAL_SD_ReadBlocks+0x31c>)
 800ce32:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce38:	f043 0208 	orr.w	r2, r3, #8
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2201      	movs	r2, #1
 800ce44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800ce4e:	2301      	movs	r3, #1
 800ce50:	e044      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce58:	f003 0302 	and.w	r3, r3, #2
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d012      	beq.n	800ce86 <HAL_SD_ReadBlocks+0x2be>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4a1f      	ldr	r2, [pc, #124]	; (800cee4 <HAL_SD_ReadBlocks+0x31c>)
 800ce66:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce6c:	f043 0202 	orr.w	r2, r3, #2
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800ce82:	2301      	movs	r3, #1
 800ce84:	e02a      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce8c:	f003 0320 	and.w	r3, r3, #32
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d012      	beq.n	800ceba <HAL_SD_ReadBlocks+0x2f2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a12      	ldr	r2, [pc, #72]	; (800cee4 <HAL_SD_ReadBlocks+0x31c>)
 800ce9a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cea0:	f043 0220 	orr.w	r2, r3, #32
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	2201      	movs	r2, #1
 800ceac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	e010      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
      }
    }
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	4a0a      	ldr	r2, [pc, #40]	; (800cee8 <HAL_SD_ReadBlocks+0x320>)
 800cec0:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	2201      	movs	r2, #1
 800cec6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800ceca:	2300      	movs	r3, #0
 800cecc:	e006      	b.n	800cedc <HAL_SD_ReadBlocks+0x314>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ced2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ceda:	2301      	movs	r3, #1
  }
}
 800cedc:	4618      	mov	r0, r3
 800cede:	3748      	adds	r7, #72	; 0x48
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}
 800cee4:	1fe00fff 	.word	0x1fe00fff
 800cee8:	18000f3a 	.word	0x18000f3a

0800ceec <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to write
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b092      	sub	sp, #72	; 0x48
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60f8      	str	r0, [r7, #12]
 800cef4:	60b9      	str	r1, [r7, #8]
 800cef6:	607a      	str	r2, [r7, #4]
 800cef8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cefa:	f7f9 fd61 	bl	80069c0 <HAL_GetTick>
 800cefe:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d107      	bne.n	800cf1e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf12:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	e174      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cf24:	b2db      	uxtb	r3, r3
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	f040 8167 	bne.w	800d1fa <HAL_SD_WriteBlocks+0x30e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	2200      	movs	r2, #0
 800cf30:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cf32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	441a      	add	r2, r3
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf3c:	429a      	cmp	r2, r3
 800cf3e:	d907      	bls.n	800cf50 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf44:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	e15b      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	2203      	movs	r2, #3
 800cf54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf64:	2b01      	cmp	r3, #1
 800cf66:	d002      	beq.n	800cf6e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800cf68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf6a:	025b      	lsls	r3, r3, #9
 800cf6c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cf6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cf72:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	025b      	lsls	r3, r3, #9
 800cf78:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cf7a:	2390      	movs	r3, #144	; 0x90
 800cf7c:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cf82:	2300      	movs	r3, #0
 800cf84:	62bb      	str	r3, [r7, #40]	; 0x28
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800cf86:	2300      	movs	r3, #0
 800cf88:	62fb      	str	r3, [r7, #44]	; 0x2c
#else
    config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	f107 0218 	add.w	r2, r7, #24
 800cf92:	4611      	mov	r1, r2
 800cf94:	4618      	mov	r0, r3
 800cf96:	f004 fb87 	bl	80116a8 <SDMMC_ConfigData>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	68da      	ldr	r2, [r3, #12]
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cfa8:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	2b01      	cmp	r3, #1
 800cfae:	d90a      	bls.n	800cfc6 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	2220      	movs	r2, #32
 800cfb4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f004 fc2b 	bl	8011818 <SDMMC_CmdWriteMultiBlock>
 800cfc2:	6478      	str	r0, [r7, #68]	; 0x44
 800cfc4:	e009      	b.n	800cfda <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	2210      	movs	r2, #16
 800cfca:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	f004 fbfd 	bl	80117d2 <SDMMC_CmdWriteSingleBlock>
 800cfd8:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800cfda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d012      	beq.n	800d006 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	4a8a      	ldr	r2, [pc, #552]	; (800d210 <HAL_SD_WriteBlocks+0x324>)
 800cfe6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cfec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cfee:	431a      	orrs	r2, r3
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	2201      	movs	r2, #1
 800cff8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	2200      	movs	r2, #0
 800d000:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d002:	2301      	movs	r3, #1
 800d004:	e100      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800d006:	69fb      	ldr	r3, [r7, #28]
 800d008:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d00a:	e065      	b.n	800d0d8 <HAL_SD_WriteBlocks+0x1ec>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d016:	2b00      	cmp	r3, #0
 800d018:	d040      	beq.n	800d09c <HAL_SD_WriteBlocks+0x1b0>
 800d01a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d03d      	beq.n	800d09c <HAL_SD_WriteBlocks+0x1b0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800d020:	2300      	movs	r3, #0
 800d022:	643b      	str	r3, [r7, #64]	; 0x40
 800d024:	e037      	b.n	800d096 <HAL_SD_WriteBlocks+0x1aa>
        {
          data = (uint32_t)(*tempbuff);
 800d026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d028:	781b      	ldrb	r3, [r3, #0]
 800d02a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d02c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d02e:	3301      	adds	r3, #1
 800d030:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d034:	3b01      	subs	r3, #1
 800d036:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800d038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d03a:	781b      	ldrb	r3, [r3, #0]
 800d03c:	021a      	lsls	r2, r3, #8
 800d03e:	697b      	ldr	r3, [r7, #20]
 800d040:	4313      	orrs	r3, r2
 800d042:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d046:	3301      	adds	r3, #1
 800d048:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d04a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d04c:	3b01      	subs	r3, #1
 800d04e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800d050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d052:	781b      	ldrb	r3, [r3, #0]
 800d054:	041a      	lsls	r2, r3, #16
 800d056:	697b      	ldr	r3, [r7, #20]
 800d058:	4313      	orrs	r3, r2
 800d05a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d05c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d05e:	3301      	adds	r3, #1
 800d060:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d062:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d064:	3b01      	subs	r3, #1
 800d066:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800d068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d06a:	781b      	ldrb	r3, [r3, #0]
 800d06c:	061a      	lsls	r2, r3, #24
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	4313      	orrs	r3, r2
 800d072:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d076:	3301      	adds	r3, #1
 800d078:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d07a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d07c:	3b01      	subs	r3, #1
 800d07e:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	f107 0214 	add.w	r2, r7, #20
 800d088:	4611      	mov	r1, r2
 800d08a:	4618      	mov	r0, r3
 800d08c:	f004 fa91 	bl	80115b2 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800d090:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d092:	3301      	adds	r3, #1
 800d094:	643b      	str	r3, [r7, #64]	; 0x40
 800d096:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d098:	2b07      	cmp	r3, #7
 800d09a:	d9c4      	bls.n	800d026 <HAL_SD_WriteBlocks+0x13a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800d09c:	f7f9 fc90 	bl	80069c0 <HAL_GetTick>
 800d0a0:	4602      	mov	r2, r0
 800d0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0a4:	1ad3      	subs	r3, r2, r3
 800d0a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d0a8:	429a      	cmp	r2, r3
 800d0aa:	d902      	bls.n	800d0b2 <HAL_SD_WriteBlocks+0x1c6>
 800d0ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d112      	bne.n	800d0d8 <HAL_SD_WriteBlocks+0x1ec>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	4a56      	ldr	r2, [pc, #344]	; (800d210 <HAL_SD_WriteBlocks+0x324>)
 800d0b8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d0be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d0c0:	431a      	orrs	r2, r3
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800d0d4:	2303      	movs	r3, #3
 800d0d6:	e097      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0de:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d092      	beq.n	800d00c <HAL_SD_WriteBlocks+0x120>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	68da      	ldr	r2, [r3, #12]
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d0f4:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d100:	2b00      	cmp	r3, #0
 800d102:	d022      	beq.n	800d14a <HAL_SD_WriteBlocks+0x25e>
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	2b01      	cmp	r3, #1
 800d108:	d91f      	bls.n	800d14a <HAL_SD_WriteBlocks+0x25e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d10e:	2b03      	cmp	r3, #3
 800d110:	d01b      	beq.n	800d14a <HAL_SD_WriteBlocks+0x25e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4618      	mov	r0, r3
 800d118:	f004 fba2 	bl	8011860 <SDMMC_CmdStopTransfer>
 800d11c:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800d11e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d120:	2b00      	cmp	r3, #0
 800d122:	d012      	beq.n	800d14a <HAL_SD_WriteBlocks+0x25e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	4a39      	ldr	r2, [pc, #228]	; (800d210 <HAL_SD_WriteBlocks+0x324>)
 800d12a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d130:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d132:	431a      	orrs	r2, r3
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	2201      	movs	r2, #1
 800d13c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	2200      	movs	r2, #0
 800d144:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800d146:	2301      	movs	r3, #1
 800d148:	e05e      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d150:	f003 0308 	and.w	r3, r3, #8
 800d154:	2b00      	cmp	r3, #0
 800d156:	d012      	beq.n	800d17e <HAL_SD_WriteBlocks+0x292>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	4a2c      	ldr	r2, [pc, #176]	; (800d210 <HAL_SD_WriteBlocks+0x324>)
 800d15e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d164:	f043 0208 	orr.w	r2, r3, #8
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	2201      	movs	r2, #1
 800d170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	2200      	movs	r2, #0
 800d178:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d17a:	2301      	movs	r3, #1
 800d17c:	e044      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d184:	f003 0302 	and.w	r3, r3, #2
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d012      	beq.n	800d1b2 <HAL_SD_WriteBlocks+0x2c6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	4a1f      	ldr	r2, [pc, #124]	; (800d210 <HAL_SD_WriteBlocks+0x324>)
 800d192:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d198:	f043 0202 	orr.w	r2, r3, #2
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	2201      	movs	r2, #1
 800d1a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	e02a      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1b8:	f003 0310 	and.w	r3, r3, #16
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d012      	beq.n	800d1e6 <HAL_SD_WriteBlocks+0x2fa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	4a12      	ldr	r2, [pc, #72]	; (800d210 <HAL_SD_WriteBlocks+0x324>)
 800d1c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1cc:	f043 0210 	orr.w	r2, r3, #16
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	2201      	movs	r2, #1
 800d1d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	2200      	movs	r2, #0
 800d1e0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	e010      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	4a0a      	ldr	r2, [pc, #40]	; (800d214 <HAL_SD_WriteBlocks+0x328>)
 800d1ec:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	2201      	movs	r2, #1
 800d1f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	e006      	b.n	800d208 <HAL_SD_WriteBlocks+0x31c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1fe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d206:	2301      	movs	r3, #1
  }
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3748      	adds	r7, #72	; 0x48
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}
 800d210:	1fe00fff 	.word	0x1fe00fff
 800d214:	18000f3a 	.word	0x18000f3a

0800d218 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d218:	b480      	push	{r7}
 800d21a:	b083      	sub	sp, #12
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
 800d220:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d226:	0f9b      	lsrs	r3, r3, #30
 800d228:	b2da      	uxtb	r2, r3
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d232:	0e9b      	lsrs	r3, r3, #26
 800d234:	b2db      	uxtb	r3, r3
 800d236:	f003 030f 	and.w	r3, r3, #15
 800d23a:	b2da      	uxtb	r2, r3
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d244:	0e1b      	lsrs	r3, r3, #24
 800d246:	b2db      	uxtb	r3, r3
 800d248:	f003 0303 	and.w	r3, r3, #3
 800d24c:	b2da      	uxtb	r2, r3
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d256:	0c1b      	lsrs	r3, r3, #16
 800d258:	b2da      	uxtb	r2, r3
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d262:	0a1b      	lsrs	r3, r3, #8
 800d264:	b2da      	uxtb	r2, r3
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d26e:	b2da      	uxtb	r2, r3
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d278:	0d1b      	lsrs	r3, r3, #20
 800d27a:	b29a      	uxth	r2, r3
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d284:	0c1b      	lsrs	r3, r3, #16
 800d286:	b2db      	uxtb	r3, r3
 800d288:	f003 030f 	and.w	r3, r3, #15
 800d28c:	b2da      	uxtb	r2, r3
 800d28e:	683b      	ldr	r3, [r7, #0]
 800d290:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d296:	0bdb      	lsrs	r3, r3, #15
 800d298:	b2db      	uxtb	r3, r3
 800d29a:	f003 0301 	and.w	r3, r3, #1
 800d29e:	b2da      	uxtb	r2, r3
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2a8:	0b9b      	lsrs	r3, r3, #14
 800d2aa:	b2db      	uxtb	r3, r3
 800d2ac:	f003 0301 	and.w	r3, r3, #1
 800d2b0:	b2da      	uxtb	r2, r3
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2ba:	0b5b      	lsrs	r3, r3, #13
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	f003 0301 	and.w	r3, r3, #1
 800d2c2:	b2da      	uxtb	r2, r3
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2cc:	0b1b      	lsrs	r3, r3, #12
 800d2ce:	b2db      	uxtb	r3, r3
 800d2d0:	f003 0301 	and.w	r3, r3, #1
 800d2d4:	b2da      	uxtb	r2, r3
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	2200      	movs	r2, #0
 800d2de:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d163      	bne.n	800d3b0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2ec:	009a      	lsls	r2, r3, #2
 800d2ee:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d2f2:	4013      	ands	r3, r2
 800d2f4:	687a      	ldr	r2, [r7, #4]
 800d2f6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800d2f8:	0f92      	lsrs	r2, r2, #30
 800d2fa:	431a      	orrs	r2, r3
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d304:	0edb      	lsrs	r3, r3, #27
 800d306:	b2db      	uxtb	r3, r3
 800d308:	f003 0307 	and.w	r3, r3, #7
 800d30c:	b2da      	uxtb	r2, r3
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d316:	0e1b      	lsrs	r3, r3, #24
 800d318:	b2db      	uxtb	r3, r3
 800d31a:	f003 0307 	and.w	r3, r3, #7
 800d31e:	b2da      	uxtb	r2, r3
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d328:	0d5b      	lsrs	r3, r3, #21
 800d32a:	b2db      	uxtb	r3, r3
 800d32c:	f003 0307 	and.w	r3, r3, #7
 800d330:	b2da      	uxtb	r2, r3
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d33a:	0c9b      	lsrs	r3, r3, #18
 800d33c:	b2db      	uxtb	r3, r3
 800d33e:	f003 0307 	and.w	r3, r3, #7
 800d342:	b2da      	uxtb	r2, r3
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d34c:	0bdb      	lsrs	r3, r3, #15
 800d34e:	b2db      	uxtb	r3, r3
 800d350:	f003 0307 	and.w	r3, r3, #7
 800d354:	b2da      	uxtb	r2, r3
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	691b      	ldr	r3, [r3, #16]
 800d35e:	1c5a      	adds	r2, r3, #1
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	7e1b      	ldrb	r3, [r3, #24]
 800d368:	b2db      	uxtb	r3, r3
 800d36a:	f003 0307 	and.w	r3, r3, #7
 800d36e:	3302      	adds	r3, #2
 800d370:	2201      	movs	r2, #1
 800d372:	fa02 f303 	lsl.w	r3, r2, r3
 800d376:	687a      	ldr	r2, [r7, #4]
 800d378:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800d37a:	fb03 f202 	mul.w	r2, r3, r2
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	7a1b      	ldrb	r3, [r3, #8]
 800d386:	b2db      	uxtb	r3, r3
 800d388:	f003 030f 	and.w	r3, r3, #15
 800d38c:	2201      	movs	r2, #1
 800d38e:	409a      	lsls	r2, r3
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d398:	687a      	ldr	r2, [r7, #4]
 800d39a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800d39c:	0a52      	lsrs	r2, r2, #9
 800d39e:	fb03 f202 	mul.w	r2, r3, r2
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d3ac:	659a      	str	r2, [r3, #88]	; 0x58
 800d3ae:	e031      	b.n	800d414 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	d11d      	bne.n	800d3f4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d3bc:	041b      	lsls	r3, r3, #16
 800d3be:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d3c6:	0c1b      	lsrs	r3, r3, #16
 800d3c8:	431a      	orrs	r2, r3
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	691b      	ldr	r3, [r3, #16]
 800d3d2:	3301      	adds	r3, #1
 800d3d4:	029a      	lsls	r2, r3, #10
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d3e8:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	659a      	str	r2, [r3, #88]	; 0x58
 800d3f2:	e00f      	b.n	800d414 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	4a58      	ldr	r2, [pc, #352]	; (800d55c <HAL_SD_GetCardCSD+0x344>)
 800d3fa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d400:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2201      	movs	r2, #1
 800d40c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d410:	2301      	movs	r3, #1
 800d412:	e09d      	b.n	800d550 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d418:	0b9b      	lsrs	r3, r3, #14
 800d41a:	b2db      	uxtb	r3, r3
 800d41c:	f003 0301 	and.w	r3, r3, #1
 800d420:	b2da      	uxtb	r2, r3
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d42a:	09db      	lsrs	r3, r3, #7
 800d42c:	b2db      	uxtb	r3, r3
 800d42e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d432:	b2da      	uxtb	r2, r3
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d43c:	b2db      	uxtb	r3, r3
 800d43e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d442:	b2da      	uxtb	r2, r3
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d44c:	0fdb      	lsrs	r3, r3, #31
 800d44e:	b2da      	uxtb	r2, r3
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d458:	0f5b      	lsrs	r3, r3, #29
 800d45a:	b2db      	uxtb	r3, r3
 800d45c:	f003 0303 	and.w	r3, r3, #3
 800d460:	b2da      	uxtb	r2, r3
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d46a:	0e9b      	lsrs	r3, r3, #26
 800d46c:	b2db      	uxtb	r3, r3
 800d46e:	f003 0307 	and.w	r3, r3, #7
 800d472:	b2da      	uxtb	r2, r3
 800d474:	683b      	ldr	r3, [r7, #0]
 800d476:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d47c:	0d9b      	lsrs	r3, r3, #22
 800d47e:	b2db      	uxtb	r3, r3
 800d480:	f003 030f 	and.w	r3, r3, #15
 800d484:	b2da      	uxtb	r2, r3
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d48e:	0d5b      	lsrs	r3, r3, #21
 800d490:	b2db      	uxtb	r3, r3
 800d492:	f003 0301 	and.w	r3, r3, #1
 800d496:	b2da      	uxtb	r2, r3
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4aa:	0c1b      	lsrs	r3, r3, #16
 800d4ac:	b2db      	uxtb	r3, r3
 800d4ae:	f003 0301 	and.w	r3, r3, #1
 800d4b2:	b2da      	uxtb	r2, r3
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4be:	0bdb      	lsrs	r3, r3, #15
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	f003 0301 	and.w	r3, r3, #1
 800d4c6:	b2da      	uxtb	r2, r3
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4d2:	0b9b      	lsrs	r3, r3, #14
 800d4d4:	b2db      	uxtb	r3, r3
 800d4d6:	f003 0301 	and.w	r3, r3, #1
 800d4da:	b2da      	uxtb	r2, r3
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4e6:	0b5b      	lsrs	r3, r3, #13
 800d4e8:	b2db      	uxtb	r3, r3
 800d4ea:	f003 0301 	and.w	r3, r3, #1
 800d4ee:	b2da      	uxtb	r2, r3
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4fa:	0b1b      	lsrs	r3, r3, #12
 800d4fc:	b2db      	uxtb	r3, r3
 800d4fe:	f003 0301 	and.w	r3, r3, #1
 800d502:	b2da      	uxtb	r2, r3
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d50e:	0a9b      	lsrs	r3, r3, #10
 800d510:	b2db      	uxtb	r3, r3
 800d512:	f003 0303 	and.w	r3, r3, #3
 800d516:	b2da      	uxtb	r2, r3
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d522:	0a1b      	lsrs	r3, r3, #8
 800d524:	b2db      	uxtb	r3, r3
 800d526:	f003 0303 	and.w	r3, r3, #3
 800d52a:	b2da      	uxtb	r2, r3
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d536:	085b      	lsrs	r3, r3, #1
 800d538:	b2db      	uxtb	r3, r3
 800d53a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d53e:	b2da      	uxtb	r2, r3
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	2201      	movs	r2, #1
 800d54a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800d54e:	2300      	movs	r3, #0
}
 800d550:	4618      	mov	r0, r3
 800d552:	370c      	adds	r7, #12
 800d554:	46bd      	mov	sp, r7
 800d556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55a:	4770      	bx	lr
 800d55c:	1fe00fff 	.word	0x1fe00fff

0800d560 <HAL_SD_GetCardStatus>:
  * @param  pStatus Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b094      	sub	sp, #80	; 0x50
 800d564:	af00      	add	r7, sp, #0
 800d566:	6078      	str	r0, [r7, #4]
 800d568:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800d56a:	2300      	movs	r3, #0
 800d56c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800d570:	f107 0308 	add.w	r3, r7, #8
 800d574:	4619      	mov	r1, r3
 800d576:	6878      	ldr	r0, [r7, #4]
 800d578:	f000 fbd4 	bl	800dd24 <SD_SendSDStatus>
 800d57c:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800d57e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d580:	2b00      	cmp	r3, #0
 800d582:	d011      	beq.n	800d5a8 <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	4a4f      	ldr	r2, [pc, #316]	; (800d6c8 <HAL_SD_GetCardStatus+0x168>)
 800d58a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d590:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d592:	431a      	orrs	r2, r3
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2201      	movs	r2, #1
 800d59c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800d5a0:	2301      	movs	r3, #1
 800d5a2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800d5a6:	e070      	b.n	800d68a <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	099b      	lsrs	r3, r3, #6
 800d5ac:	b2db      	uxtb	r3, r3
 800d5ae:	f003 0303 	and.w	r3, r3, #3
 800d5b2:	b2da      	uxtb	r2, r3
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800d5b8:	68bb      	ldr	r3, [r7, #8]
 800d5ba:	095b      	lsrs	r3, r3, #5
 800d5bc:	b2db      	uxtb	r3, r3
 800d5be:	f003 0301 	and.w	r3, r3, #1
 800d5c2:	b2da      	uxtb	r2, r3
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800d5c8:	68bb      	ldr	r3, [r7, #8]
 800d5ca:	0a1b      	lsrs	r3, r3, #8
 800d5cc:	b29b      	uxth	r3, r3
 800d5ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800d5d2:	b29a      	uxth	r2, r3
 800d5d4:	68bb      	ldr	r3, [r7, #8]
 800d5d6:	0e1b      	lsrs	r3, r3, #24
 800d5d8:	b29b      	uxth	r3, r3
 800d5da:	4313      	orrs	r3, r2
 800d5dc:	b29a      	uxth	r2, r3
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	061a      	lsls	r2, r3, #24
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	021b      	lsls	r3, r3, #8
 800d5ea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d5ee:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	0a1b      	lsrs	r3, r3, #8
 800d5f4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d5f8:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	0e1b      	lsrs	r3, r3, #24
 800d5fe:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	b2da      	uxtb	r2, r3
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	0a1b      	lsrs	r3, r3, #8
 800d610:	b2da      	uxtb	r2, r3
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	0d1b      	lsrs	r3, r3, #20
 800d61a:	b2db      	uxtb	r3, r3
 800d61c:	f003 030f 	and.w	r3, r3, #15
 800d620:	b2da      	uxtb	r2, r3
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800d626:	693b      	ldr	r3, [r7, #16]
 800d628:	0c1b      	lsrs	r3, r3, #16
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800d630:	b29a      	uxth	r2, r3
 800d632:	697b      	ldr	r3, [r7, #20]
 800d634:	b29b      	uxth	r3, r3
 800d636:	b2db      	uxtb	r3, r3
 800d638:	b29b      	uxth	r3, r3
 800d63a:	4313      	orrs	r3, r2
 800d63c:	b29a      	uxth	r2, r3
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800d642:	697b      	ldr	r3, [r7, #20]
 800d644:	0a9b      	lsrs	r3, r3, #10
 800d646:	b2db      	uxtb	r3, r3
 800d648:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d64c:	b2da      	uxtb	r2, r3
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800d652:	697b      	ldr	r3, [r7, #20]
 800d654:	0a1b      	lsrs	r3, r3, #8
 800d656:	b2db      	uxtb	r3, r3
 800d658:	f003 0303 	and.w	r3, r3, #3
 800d65c:	b2da      	uxtb	r2, r3
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	73da      	strb	r2, [r3, #15]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	091b      	lsrs	r3, r3, #4
 800d666:	b2db      	uxtb	r3, r3
 800d668:	f003 030f 	and.w	r3, r3, #15
 800d66c:	b2da      	uxtb	r2, r3
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	b2db      	uxtb	r3, r3
 800d676:	f003 030f 	and.w	r3, r3, #15
 800d67a:	b2da      	uxtb	r2, r3
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800d680:	69bb      	ldr	r3, [r7, #24]
 800d682:	0e1b      	lsrs	r3, r3, #24
 800d684:	b2da      	uxtb	r2, r3
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	749a      	strb	r2, [r3, #18]
#endif
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d692:	4618      	mov	r0, r3
 800d694:	f004 f834 	bl	8011700 <SDMMC_CmdBlockLength>
 800d698:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800d69a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d00d      	beq.n	800d6bc <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	4a08      	ldr	r2, [pc, #32]	; (800d6c8 <HAL_SD_GetCardStatus+0x168>)
 800d6a6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d6ac:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	2201      	movs	r2, #1
 800d6b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 800d6bc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	3750      	adds	r7, #80	; 0x50
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}
 800d6c8:	1fe00fff 	.word	0x1fe00fff

0800d6cc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d6cc:	b480      	push	{r7}
 800d6ce:	b083      	sub	sp, #12
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	6078      	str	r0, [r7, #4]
 800d6d4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d6da:	683b      	ldr	r3, [r7, #0]
 800d6dc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d716:	2300      	movs	r3, #0
}
 800d718:	4618      	mov	r0, r3
 800d71a:	370c      	adds	r7, #12
 800d71c:	46bd      	mov	sp, r7
 800d71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d722:	4770      	bx	lr

0800d724 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d724:	b5b0      	push	{r4, r5, r7, lr}
 800d726:	b090      	sub	sp, #64	; 0x40
 800d728:	af04      	add	r7, sp, #16
 800d72a:	6078      	str	r0, [r7, #4]
 800d72c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800d72e:	2300      	movs	r3, #0
 800d730:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2203      	movs	r2, #3
 800d738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d740:	2b03      	cmp	r3, #3
 800d742:	d02e      	beq.n	800d7a2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d74a:	d106      	bne.n	800d75a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d750:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	639a      	str	r2, [r3, #56]	; 0x38
 800d758:	e029      	b.n	800d7ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d760:	d10a      	bne.n	800d778 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f000 fbd6 	bl	800df14 <SD_WideBus_Enable>
 800d768:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d76e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d770:	431a      	orrs	r2, r3
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	639a      	str	r2, [r3, #56]	; 0x38
 800d776:	e01a      	b.n	800d7ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d10a      	bne.n	800d794 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d77e:	6878      	ldr	r0, [r7, #4]
 800d780:	f000 fc13 	bl	800dfaa <SD_WideBus_Disable>
 800d784:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d78a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d78c:	431a      	orrs	r2, r3
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	639a      	str	r2, [r3, #56]	; 0x38
 800d792:	e00c      	b.n	800d7ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d798:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	639a      	str	r2, [r3, #56]	; 0x38
 800d7a0:	e005      	b.n	800d7ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7a6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d007      	beq.n	800d7c6 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4a60      	ldr	r2, [pc, #384]	; (800d93c <HAL_SD_ConfigWideBusOperation+0x218>)
 800d7bc:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800d7be:	2301      	movs	r3, #1
 800d7c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d7c4:	e097      	b.n	800d8f6 <HAL_SD_ConfigWideBusOperation+0x1d2>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800d7c6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800d7ca:	f7fd feb9 	bl	800b540 <HAL_RCCEx_GetPeriphCLKFreq>
 800d7ce:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 800d7d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	f000 8086 	beq.w	800d8e4 <HAL_SD_ConfigWideBusOperation+0x1c0>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	685b      	ldr	r3, [r3, #4]
 800d7dc:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	689b      	ldr	r3, [r3, #8]
 800d7e2:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 800d7e4:	683b      	ldr	r3, [r7, #0]
 800d7e6:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	691b      	ldr	r3, [r3, #16]
 800d7ec:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	695a      	ldr	r2, [r3, #20]
 800d7f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7f4:	4952      	ldr	r1, [pc, #328]	; (800d940 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d7f6:	fba1 1303 	umull	r1, r3, r1, r3
 800d7fa:	0e1b      	lsrs	r3, r3, #24
 800d7fc:	429a      	cmp	r2, r3
 800d7fe:	d303      	bcc.n	800d808 <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	695b      	ldr	r3, [r3, #20]
 800d804:	61fb      	str	r3, [r7, #28]
 800d806:	e05a      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d80c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d810:	d103      	bne.n	800d81a <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	695b      	ldr	r3, [r3, #20]
 800d816:	61fb      	str	r3, [r7, #28]
 800d818:	e051      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d81e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d822:	d126      	bne.n	800d872 <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	695b      	ldr	r3, [r3, #20]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d10e      	bne.n	800d84a <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800d82c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d82e:	4a45      	ldr	r2, [pc, #276]	; (800d944 <HAL_SD_ConfigWideBusOperation+0x220>)
 800d830:	4293      	cmp	r3, r2
 800d832:	d906      	bls.n	800d842 <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800d834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d836:	4a42      	ldr	r2, [pc, #264]	; (800d940 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d838:	fba2 2303 	umull	r2, r3, r2, r3
 800d83c:	0e5b      	lsrs	r3, r3, #25
 800d83e:	61fb      	str	r3, [r7, #28]
 800d840:	e03d      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	695b      	ldr	r3, [r3, #20]
 800d846:	61fb      	str	r3, [r7, #28]
 800d848:	e039      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	695b      	ldr	r3, [r3, #20]
 800d84e:	005b      	lsls	r3, r3, #1
 800d850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d852:	fbb2 f3f3 	udiv	r3, r2, r3
 800d856:	4a3b      	ldr	r2, [pc, #236]	; (800d944 <HAL_SD_ConfigWideBusOperation+0x220>)
 800d858:	4293      	cmp	r3, r2
 800d85a:	d906      	bls.n	800d86a <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800d85c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d85e:	4a38      	ldr	r2, [pc, #224]	; (800d940 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d860:	fba2 2303 	umull	r2, r3, r2, r3
 800d864:	0e5b      	lsrs	r3, r3, #25
 800d866:	61fb      	str	r3, [r7, #28]
 800d868:	e029      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	695b      	ldr	r3, [r3, #20]
 800d86e:	61fb      	str	r3, [r7, #28]
 800d870:	e025      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	695b      	ldr	r3, [r3, #20]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d10e      	bne.n	800d898 <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800d87a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d87c:	4a32      	ldr	r2, [pc, #200]	; (800d948 <HAL_SD_ConfigWideBusOperation+0x224>)
 800d87e:	4293      	cmp	r3, r2
 800d880:	d906      	bls.n	800d890 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800d882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d884:	4a2e      	ldr	r2, [pc, #184]	; (800d940 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d886:	fba2 2303 	umull	r2, r3, r2, r3
 800d88a:	0e1b      	lsrs	r3, r3, #24
 800d88c:	61fb      	str	r3, [r7, #28]
 800d88e:	e016      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	695b      	ldr	r3, [r3, #20]
 800d894:	61fb      	str	r3, [r7, #28]
 800d896:	e012      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	695b      	ldr	r3, [r3, #20]
 800d89c:	005b      	lsls	r3, r3, #1
 800d89e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d8a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8a4:	4a28      	ldr	r2, [pc, #160]	; (800d948 <HAL_SD_ConfigWideBusOperation+0x224>)
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d906      	bls.n	800d8b8 <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800d8aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8ac:	4a24      	ldr	r2, [pc, #144]	; (800d940 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d8ae:	fba2 2303 	umull	r2, r3, r2, r3
 800d8b2:	0e1b      	lsrs	r3, r3, #24
 800d8b4:	61fb      	str	r3, [r7, #28]
 800d8b6:	e002      	b.n	800d8be <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	695b      	ldr	r3, [r3, #20]
 800d8bc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	699b      	ldr	r3, [r3, #24]
 800d8c2:	623b      	str	r3, [r7, #32]
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681d      	ldr	r5, [r3, #0]
 800d8c8:	466c      	mov	r4, sp
 800d8ca:	f107 0318 	add.w	r3, r7, #24
 800d8ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d8d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d8d6:	f107 030c 	add.w	r3, r7, #12
 800d8da:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d8dc:	4628      	mov	r0, r5
 800d8de:	f003 fe31 	bl	8011544 <SDMMC_Init>
 800d8e2:	e008      	b.n	800d8f6 <HAL_SD_ConfigWideBusOperation+0x1d2>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8e8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d8fe:	4618      	mov	r0, r3
 800d900:	f003 fefe 	bl	8011700 <SDMMC_CmdBlockLength>
 800d904:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800d906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d00c      	beq.n	800d926 <HAL_SD_ConfigWideBusOperation+0x202>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	4a0a      	ldr	r2, [pc, #40]	; (800d93c <HAL_SD_ConfigWideBusOperation+0x218>)
 800d912:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d91a:	431a      	orrs	r2, r3
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800d920:	2301      	movs	r3, #1
 800d922:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2201      	movs	r2, #1
 800d92a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800d92e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d932:	4618      	mov	r0, r3
 800d934:	3730      	adds	r7, #48	; 0x30
 800d936:	46bd      	mov	sp, r7
 800d938:	bdb0      	pop	{r4, r5, r7, pc}
 800d93a:	bf00      	nop
 800d93c:	1fe00fff 	.word	0x1fe00fff
 800d940:	55e63b89 	.word	0x55e63b89
 800d944:	02faf080 	.word	0x02faf080
 800d948:	017d7840 	.word	0x017d7840

0800d94c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b086      	sub	sp, #24
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d954:	2300      	movs	r3, #0
 800d956:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d958:	f107 030c 	add.w	r3, r7, #12
 800d95c:	4619      	mov	r1, r3
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f000 fab0 	bl	800dec4 <SD_SendStatus>
 800d964:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d966:	697b      	ldr	r3, [r7, #20]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d005      	beq.n	800d978 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	431a      	orrs	r2, r3
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	0a5b      	lsrs	r3, r3, #9
 800d97c:	f003 030f 	and.w	r3, r3, #15
 800d980:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d982:	693b      	ldr	r3, [r7, #16]
}
 800d984:	4618      	mov	r0, r3
 800d986:	3718      	adds	r7, #24
 800d988:	46bd      	mov	sp, r7
 800d98a:	bd80      	pop	{r7, pc}

0800d98c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d98c:	b5b0      	push	{r4, r5, r7, lr}
 800d98e:	b090      	sub	sp, #64	; 0x40
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800d994:	2301      	movs	r3, #1
 800d996:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	4618      	mov	r0, r3
 800d99e:	f003 fe2b 	bl	80115f8 <SDMMC_GetPowerState>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d102      	bne.n	800d9ae <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d9a8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800d9ac:	e0a9      	b.n	800db02 <SD_InitCard+0x176>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9b2:	2b03      	cmp	r3, #3
 800d9b4:	d02e      	beq.n	800da14 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f004 f870 	bl	8011aa0 <SDMMC_CmdSendCID>
 800d9c0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d9c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d001      	beq.n	800d9cc <SD_InitCard+0x40>
    {
      return errorstate;
 800d9c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9ca:	e09a      	b.n	800db02 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	2100      	movs	r1, #0
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f003 fe55 	bl	8011682 <SDMMC_GetResponse>
 800d9d8:	4602      	mov	r2, r0
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	2104      	movs	r1, #4
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	f003 fe4c 	bl	8011682 <SDMMC_GetResponse>
 800d9ea:	4602      	mov	r2, r0
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	2108      	movs	r1, #8
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f003 fe43 	bl	8011682 <SDMMC_GetResponse>
 800d9fc:	4602      	mov	r2, r0
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	210c      	movs	r1, #12
 800da08:	4618      	mov	r0, r3
 800da0a:	f003 fe3a 	bl	8011682 <SDMMC_GetResponse>
 800da0e:	4602      	mov	r2, r0
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da18:	2b03      	cmp	r3, #3
 800da1a:	d00d      	beq.n	800da38 <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	f107 020e 	add.w	r2, r7, #14
 800da24:	4611      	mov	r1, r2
 800da26:	4618      	mov	r0, r3
 800da28:	f004 f879 	bl	8011b1e <SDMMC_CmdSetRelAdd>
 800da2c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800da2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da30:	2b00      	cmp	r3, #0
 800da32:	d001      	beq.n	800da38 <SD_InitCard+0xac>
    {
      return errorstate;
 800da34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da36:	e064      	b.n	800db02 <SD_InitCard+0x176>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da3c:	2b03      	cmp	r3, #3
 800da3e:	d036      	beq.n	800daae <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800da40:	89fb      	ldrh	r3, [r7, #14]
 800da42:	461a      	mov	r2, r3
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681a      	ldr	r2, [r3, #0]
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da50:	041b      	lsls	r3, r3, #16
 800da52:	4619      	mov	r1, r3
 800da54:	4610      	mov	r0, r2
 800da56:	f004 f842 	bl	8011ade <SDMMC_CmdSendCSD>
 800da5a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800da5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d001      	beq.n	800da66 <SD_InitCard+0xda>
    {
      return errorstate;
 800da62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da64:	e04d      	b.n	800db02 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	2100      	movs	r1, #0
 800da6c:	4618      	mov	r0, r3
 800da6e:	f003 fe08 	bl	8011682 <SDMMC_GetResponse>
 800da72:	4602      	mov	r2, r0
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	2104      	movs	r1, #4
 800da7e:	4618      	mov	r0, r3
 800da80:	f003 fdff 	bl	8011682 <SDMMC_GetResponse>
 800da84:	4602      	mov	r2, r0
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	2108      	movs	r1, #8
 800da90:	4618      	mov	r0, r3
 800da92:	f003 fdf6 	bl	8011682 <SDMMC_GetResponse>
 800da96:	4602      	mov	r2, r0
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	210c      	movs	r1, #12
 800daa2:	4618      	mov	r0, r3
 800daa4:	f003 fded 	bl	8011682 <SDMMC_GetResponse>
 800daa8:	4602      	mov	r2, r0
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	2104      	movs	r1, #4
 800dab4:	4618      	mov	r0, r3
 800dab6:	f003 fde4 	bl	8011682 <SDMMC_GetResponse>
 800daba:	4603      	mov	r3, r0
 800dabc:	0d1a      	lsrs	r2, r3, #20
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800dac2:	f107 0310 	add.w	r3, r7, #16
 800dac6:	4619      	mov	r1, r3
 800dac8:	6878      	ldr	r0, [r7, #4]
 800daca:	f7ff fba5 	bl	800d218 <HAL_SD_GetCardCSD>
 800dace:	4603      	mov	r3, r0
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d002      	beq.n	800dada <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dad4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dad8:	e013      	b.n	800db02 <SD_InitCard+0x176>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6819      	ldr	r1, [r3, #0]
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dae2:	041b      	lsls	r3, r3, #16
 800dae4:	2200      	movs	r2, #0
 800dae6:	461c      	mov	r4, r3
 800dae8:	4615      	mov	r5, r2
 800daea:	4622      	mov	r2, r4
 800daec:	462b      	mov	r3, r5
 800daee:	4608      	mov	r0, r1
 800daf0:	f003 feec 	bl	80118cc <SDMMC_CmdSelDesel>
 800daf4:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800daf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d001      	beq.n	800db00 <SD_InitCard+0x174>
  {
    return errorstate;
 800dafc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dafe:	e000      	b.n	800db02 <SD_InitCard+0x176>
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800db00:	2300      	movs	r3, #0
}
 800db02:	4618      	mov	r0, r3
 800db04:	3740      	adds	r7, #64	; 0x40
 800db06:	46bd      	mov	sp, r7
 800db08:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800db0c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b088      	sub	sp, #32
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800db14:	2300      	movs	r3, #0
 800db16:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 800db18:	2300      	movs	r3, #0
 800db1a:	61fb      	str	r3, [r7, #28]
 800db1c:	2300      	movs	r3, #0
 800db1e:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
 800db20:	f7f8 ff4e 	bl	80069c0 <HAL_GetTick>
 800db24:	6178      	str	r0, [r7, #20]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	4618      	mov	r0, r3
 800db2c:	f003 fef2 	bl	8011914 <SDMMC_CmdGoIdleState>
 800db30:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800db32:	693b      	ldr	r3, [r7, #16]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d001      	beq.n	800db3c <SD_PowerON+0x30>
  {
    return errorstate;
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	e0ed      	b.n	800dd18 <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	4618      	mov	r0, r3
 800db42:	f003 ff05 	bl	8011950 <SDMMC_CmdOperCond>
 800db46:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d00d      	beq.n	800db6a <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2200      	movs	r2, #0
 800db52:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	4618      	mov	r0, r3
 800db5a:	f003 fedb 	bl	8011914 <SDMMC_CmdGoIdleState>
 800db5e:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d004      	beq.n	800db70 <SD_PowerON+0x64>
    {
      return errorstate;
 800db66:	693b      	ldr	r3, [r7, #16]
 800db68:	e0d6      	b.n	800dd18 <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	2201      	movs	r2, #1
 800db6e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db74:	2b01      	cmp	r3, #1
 800db76:	d137      	bne.n	800dbe8 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	2100      	movs	r1, #0
 800db7e:	4618      	mov	r0, r3
 800db80:	f003 ff06 	bl	8011990 <SDMMC_CmdAppCommand>
 800db84:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d02d      	beq.n	800dbe8 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800db8c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800db90:	e0c2      	b.n	800dd18 <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	2100      	movs	r1, #0
 800db98:	4618      	mov	r0, r3
 800db9a:	f003 fef9 	bl	8011990 <SDMMC_CmdAppCommand>
 800db9e:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dba0:	693b      	ldr	r3, [r7, #16]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d001      	beq.n	800dbaa <SD_PowerON+0x9e>
    {
      return errorstate;
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	e0b6      	b.n	800dd18 <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	495c      	ldr	r1, [pc, #368]	; (800dd20 <SD_PowerON+0x214>)
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f003 ff10 	bl	80119d6 <SDMMC_CmdAppOperCommand>
 800dbb6:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d002      	beq.n	800dbc4 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dbbe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dbc2:	e0a9      	b.n	800dd18 <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	2100      	movs	r1, #0
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f003 fd59 	bl	8011682 <SDMMC_GetResponse>
 800dbd0:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800dbd2:	69fb      	ldr	r3, [r7, #28]
 800dbd4:	0fdb      	lsrs	r3, r3, #31
 800dbd6:	2b01      	cmp	r3, #1
 800dbd8:	d101      	bne.n	800dbde <SD_PowerON+0xd2>
 800dbda:	2301      	movs	r3, #1
 800dbdc:	e000      	b.n	800dbe0 <SD_PowerON+0xd4>
 800dbde:	2300      	movs	r3, #0
 800dbe0:	61bb      	str	r3, [r7, #24]

    count++;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	3301      	adds	r3, #1
 800dbe6:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dbee:	4293      	cmp	r3, r2
 800dbf0:	d802      	bhi.n	800dbf8 <SD_PowerON+0xec>
 800dbf2:	69bb      	ldr	r3, [r7, #24]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d0cc      	beq.n	800db92 <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dbfe:	4293      	cmp	r3, r2
 800dc00:	d902      	bls.n	800dc08 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800dc02:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800dc06:	e087      	b.n	800dd18 <SD_PowerON+0x20c>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800dc08:	69fb      	ldr	r3, [r7, #28]
 800dc0a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d07e      	beq.n	800dd10 <SD_PowerON+0x204>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2201      	movs	r2, #1
 800dc16:	63da      	str	r2, [r3, #60]	; 0x3c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	699b      	ldr	r3, [r3, #24]
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	d17a      	bne.n	800dd16 <SD_PowerON+0x20a>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800dc20:	69fb      	ldr	r3, [r7, #28]
 800dc22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d075      	beq.n	800dd16 <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dc30:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	681a      	ldr	r2, [r3, #0]
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	f042 0208 	orr.w	r2, r2, #8
 800dc40:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	4618      	mov	r0, r3
 800dc48:	f003 ffd0 	bl	8011bec <SDMMC_CmdVoltageSwitch>
 800dc4c:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d00c      	beq.n	800dc6e <SD_PowerON+0x162>
        {
          return errorstate;
 800dc54:	693b      	ldr	r3, [r7, #16]
 800dc56:	e05f      	b.n	800dd18 <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800dc58:	f7f8 feb2 	bl	80069c0 <HAL_GetTick>
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	697b      	ldr	r3, [r7, #20]
 800dc60:	1ad3      	subs	r3, r2, r3
 800dc62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dc66:	d102      	bne.n	800dc6e <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 800dc68:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dc6c:	e054      	b.n	800dd18 <SD_PowerON+0x20c>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dc78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800dc7c:	d1ec      	bne.n	800dc58 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800dc86:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dc92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dc96:	d002      	beq.n	800dc9e <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 800dc98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dc9c:	e03c      	b.n	800dd18 <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 800dc9e:	2001      	movs	r0, #1
 800dca0:	f000 fa9e 	bl	800e1e0 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
#endif

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	681a      	ldr	r2, [r3, #0]
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	f042 0204 	orr.w	r2, r2, #4
 800dcb2:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800dcb4:	e00a      	b.n	800dccc <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800dcb6:	f7f8 fe83 	bl	80069c0 <HAL_GetTick>
 800dcba:	4602      	mov	r2, r0
 800dcbc:	697b      	ldr	r3, [r7, #20]
 800dcbe:	1ad3      	subs	r3, r2, r3
 800dcc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dcc4:	d102      	bne.n	800dccc <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 800dcc6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dcca:	e025      	b.n	800dd18 <SD_PowerON+0x20c>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dcd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dcda:	d1ec      	bne.n	800dcb6 <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800dce4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dcf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dcf4:	d102      	bne.n	800dcfc <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800dcf6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800dcfa:	e00d      	b.n	800dd18 <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	2213      	movs	r2, #19
 800dd02:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd0c:	639a      	str	r2, [r3, #56]	; 0x38
 800dd0e:	e002      	b.n	800dd16 <SD_PowerON+0x20a>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	2200      	movs	r2, #0
 800dd14:	63da      	str	r2, [r3, #60]	; 0x3c
  }


  return HAL_SD_ERROR_NONE;
 800dd16:	2300      	movs	r3, #0
}
 800dd18:	4618      	mov	r0, r3
 800dd1a:	3720      	adds	r7, #32
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	bd80      	pop	{r7, pc}
 800dd20:	c1100000 	.word	0xc1100000

0800dd24 <SD_SendSDStatus>:
  * @param  pSDstatus Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b08c      	sub	sp, #48	; 0x30
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
 800dd2c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800dd2e:	f7f8 fe47 	bl	80069c0 <HAL_GetTick>
 800dd32:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800dd34:	683b      	ldr	r3, [r7, #0]
 800dd36:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	2100      	movs	r1, #0
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f003 fc9f 	bl	8011682 <SDMMC_GetResponse>
 800dd44:	4603      	mov	r3, r0
 800dd46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dd4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dd4e:	d102      	bne.n	800dd56 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800dd50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dd54:	e0b0      	b.n	800deb8 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	2140      	movs	r1, #64	; 0x40
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	f003 fccf 	bl	8011700 <SDMMC_CmdBlockLength>
 800dd62:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dd64:	6a3b      	ldr	r3, [r7, #32]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d005      	beq.n	800dd76 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800dd72:	6a3b      	ldr	r3, [r7, #32]
 800dd74:	e0a0      	b.n	800deb8 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681a      	ldr	r2, [r3, #0]
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dd7e:	041b      	lsls	r3, r3, #16
 800dd80:	4619      	mov	r1, r3
 800dd82:	4610      	mov	r0, r2
 800dd84:	f003 fe04 	bl	8011990 <SDMMC_CmdAppCommand>
 800dd88:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dd8a:	6a3b      	ldr	r3, [r7, #32]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d005      	beq.n	800dd9c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800dd98:	6a3b      	ldr	r3, [r7, #32]
 800dd9a:	e08d      	b.n	800deb8 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dd9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dda0:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800dda2:	2340      	movs	r3, #64	; 0x40
 800dda4:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800dda6:	2360      	movs	r3, #96	; 0x60
 800dda8:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800ddaa:	2302      	movs	r3, #2
 800ddac:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	f107 0208 	add.w	r2, r7, #8
 800ddbe:	4611      	mov	r1, r2
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f003 fc71 	bl	80116a8 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	4618      	mov	r0, r3
 800ddcc:	f003 feec 	bl	8011ba8 <SDMMC_CmdStatusRegister>
 800ddd0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ddd2:	6a3b      	ldr	r3, [r7, #32]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d02b      	beq.n	800de30 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800dde0:	6a3b      	ldr	r3, [r7, #32]
 800dde2:	e069      	b.n	800deb8 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d013      	beq.n	800de1a <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ddf6:	e00d      	b.n	800de14 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f003 fbcb 	bl	8011598 <SDMMC_ReadFIFO>
 800de02:	4602      	mov	r2, r0
 800de04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de06:	601a      	str	r2, [r3, #0]
        pData++;
 800de08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de0a:	3304      	adds	r3, #4
 800de0c:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 800de0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de10:	3301      	adds	r3, #1
 800de12:	62fb      	str	r3, [r7, #44]	; 0x2c
 800de14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de16:	2b07      	cmp	r3, #7
 800de18:	d9ee      	bls.n	800ddf8 <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800de1a:	f7f8 fdd1 	bl	80069c0 <HAL_GetTick>
 800de1e:	4602      	mov	r2, r0
 800de20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de22:	1ad3      	subs	r3, r2, r3
 800de24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800de28:	d102      	bne.n	800de30 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800de2a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800de2e:	e043      	b.n	800deb8 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de36:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d0d2      	beq.n	800dde4 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de44:	f003 0308 	and.w	r3, r3, #8
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d001      	beq.n	800de50 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800de4c:	2308      	movs	r3, #8
 800de4e:	e033      	b.n	800deb8 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de56:	f003 0302 	and.w	r3, r3, #2
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d001      	beq.n	800de62 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800de5e:	2302      	movs	r3, #2
 800de60:	e02a      	b.n	800deb8 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de68:	f003 0320 	and.w	r3, r3, #32
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d017      	beq.n	800dea0 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800de70:	2320      	movs	r3, #32
 800de72:	e021      	b.n	800deb8 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
#else
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	4618      	mov	r0, r3
 800de7a:	f003 fb8d 	bl	8011598 <SDMMC_ReadFIFO>
 800de7e:	4602      	mov	r2, r0
 800de80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de82:	601a      	str	r2, [r3, #0]
    pData++;
 800de84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de86:	3304      	adds	r3, #4
 800de88:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800de8a:	f7f8 fd99 	bl	80069c0 <HAL_GetTick>
 800de8e:	4602      	mov	r2, r0
 800de90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de92:	1ad3      	subs	r3, r2, r3
 800de94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800de98:	d102      	bne.n	800dea0 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800de9a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800de9e:	e00b      	b.n	800deb8 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dea6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d1e2      	bne.n	800de74 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	4a03      	ldr	r2, [pc, #12]	; (800dec0 <SD_SendSDStatus+0x19c>)
 800deb4:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800deb6:	2300      	movs	r3, #0
}
 800deb8:	4618      	mov	r0, r3
 800deba:	3730      	adds	r7, #48	; 0x30
 800debc:	46bd      	mov	sp, r7
 800debe:	bd80      	pop	{r7, pc}
 800dec0:	18000f3a 	.word	0x18000f3a

0800dec4 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b084      	sub	sp, #16
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
 800decc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d102      	bne.n	800deda <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800ded4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ded8:	e018      	b.n	800df0c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681a      	ldr	r2, [r3, #0]
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dee2:	041b      	lsls	r3, r3, #16
 800dee4:	4619      	mov	r1, r3
 800dee6:	4610      	mov	r0, r2
 800dee8:	f003 fe3b 	bl	8011b62 <SDMMC_CmdSendStatus>
 800deec:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d001      	beq.n	800def8 <SD_SendStatus+0x34>
  {
    return errorstate;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	e009      	b.n	800df0c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	2100      	movs	r1, #0
 800defe:	4618      	mov	r0, r3
 800df00:	f003 fbbf 	bl	8011682 <SDMMC_GetResponse>
 800df04:	4602      	mov	r2, r0
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800df0a:	2300      	movs	r3, #0
}
 800df0c:	4618      	mov	r0, r3
 800df0e:	3710      	adds	r7, #16
 800df10:	46bd      	mov	sp, r7
 800df12:	bd80      	pop	{r7, pc}

0800df14 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b086      	sub	sp, #24
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800df1c:	2300      	movs	r3, #0
 800df1e:	60fb      	str	r3, [r7, #12]
 800df20:	2300      	movs	r3, #0
 800df22:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	2100      	movs	r1, #0
 800df2a:	4618      	mov	r0, r3
 800df2c:	f003 fba9 	bl	8011682 <SDMMC_GetResponse>
 800df30:	4603      	mov	r3, r0
 800df32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800df36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800df3a:	d102      	bne.n	800df42 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800df3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800df40:	e02f      	b.n	800dfa2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800df42:	f107 030c 	add.w	r3, r7, #12
 800df46:	4619      	mov	r1, r3
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f000 f879 	bl	800e040 <SD_FindSCR>
 800df4e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800df50:	697b      	ldr	r3, [r7, #20]
 800df52:	2b00      	cmp	r3, #0
 800df54:	d001      	beq.n	800df5a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800df56:	697b      	ldr	r3, [r7, #20]
 800df58:	e023      	b.n	800dfa2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800df5a:	693b      	ldr	r3, [r7, #16]
 800df5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800df60:	2b00      	cmp	r3, #0
 800df62:	d01c      	beq.n	800df9e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681a      	ldr	r2, [r3, #0]
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800df6c:	041b      	lsls	r3, r3, #16
 800df6e:	4619      	mov	r1, r3
 800df70:	4610      	mov	r0, r2
 800df72:	f003 fd0d 	bl	8011990 <SDMMC_CmdAppCommand>
 800df76:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800df78:	697b      	ldr	r3, [r7, #20]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d001      	beq.n	800df82 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800df7e:	697b      	ldr	r3, [r7, #20]
 800df80:	e00f      	b.n	800dfa2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	2102      	movs	r1, #2
 800df88:	4618      	mov	r0, r3
 800df8a:	f003 fd44 	bl	8011a16 <SDMMC_CmdBusWidth>
 800df8e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800df90:	697b      	ldr	r3, [r7, #20]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d001      	beq.n	800df9a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	e003      	b.n	800dfa2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800df9a:	2300      	movs	r3, #0
 800df9c:	e001      	b.n	800dfa2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800df9e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	3718      	adds	r7, #24
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	bd80      	pop	{r7, pc}

0800dfaa <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800dfaa:	b580      	push	{r7, lr}
 800dfac:	b086      	sub	sp, #24
 800dfae:	af00      	add	r7, sp, #0
 800dfb0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	60fb      	str	r3, [r7, #12]
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	2100      	movs	r1, #0
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	f003 fb5e 	bl	8011682 <SDMMC_GetResponse>
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dfcc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dfd0:	d102      	bne.n	800dfd8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800dfd2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dfd6:	e02f      	b.n	800e038 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800dfd8:	f107 030c 	add.w	r3, r7, #12
 800dfdc:	4619      	mov	r1, r3
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f000 f82e 	bl	800e040 <SD_FindSCR>
 800dfe4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d001      	beq.n	800dff0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800dfec:	697b      	ldr	r3, [r7, #20]
 800dfee:	e023      	b.n	800e038 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dff0:	693b      	ldr	r3, [r7, #16]
 800dff2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d01c      	beq.n	800e034 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	681a      	ldr	r2, [r3, #0]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e002:	041b      	lsls	r3, r3, #16
 800e004:	4619      	mov	r1, r3
 800e006:	4610      	mov	r0, r2
 800e008:	f003 fcc2 	bl	8011990 <SDMMC_CmdAppCommand>
 800e00c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e00e:	697b      	ldr	r3, [r7, #20]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d001      	beq.n	800e018 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e014:	697b      	ldr	r3, [r7, #20]
 800e016:	e00f      	b.n	800e038 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	2100      	movs	r1, #0
 800e01e:	4618      	mov	r0, r3
 800e020:	f003 fcf9 	bl	8011a16 <SDMMC_CmdBusWidth>
 800e024:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e026:	697b      	ldr	r3, [r7, #20]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d001      	beq.n	800e030 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e02c:	697b      	ldr	r3, [r7, #20]
 800e02e:	e003      	b.n	800e038 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e030:	2300      	movs	r3, #0
 800e032:	e001      	b.n	800e038 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e034:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e038:	4618      	mov	r0, r3
 800e03a:	3718      	adds	r7, #24
 800e03c:	46bd      	mov	sp, r7
 800e03e:	bd80      	pop	{r7, pc}

0800e040 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e040:	b580      	push	{r7, lr}
 800e042:	b08e      	sub	sp, #56	; 0x38
 800e044:	af00      	add	r7, sp, #0
 800e046:	6078      	str	r0, [r7, #4]
 800e048:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e04a:	f7f8 fcb9 	bl	80069c0 <HAL_GetTick>
 800e04e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e050:	2300      	movs	r3, #0
 800e052:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e054:	2300      	movs	r3, #0
 800e056:	60bb      	str	r3, [r7, #8]
 800e058:	2300      	movs	r3, #0
 800e05a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	2108      	movs	r1, #8
 800e066:	4618      	mov	r0, r3
 800e068:	f003 fb4a 	bl	8011700 <SDMMC_CmdBlockLength>
 800e06c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e06e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e070:	2b00      	cmp	r3, #0
 800e072:	d001      	beq.n	800e078 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e076:	e0ad      	b.n	800e1d4 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681a      	ldr	r2, [r3, #0]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e080:	041b      	lsls	r3, r3, #16
 800e082:	4619      	mov	r1, r3
 800e084:	4610      	mov	r0, r2
 800e086:	f003 fc83 	bl	8011990 <SDMMC_CmdAppCommand>
 800e08a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e08c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d001      	beq.n	800e096 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e094:	e09e      	b.n	800e1d4 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e096:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e09a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e09c:	2308      	movs	r3, #8
 800e09e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e0a0:	2330      	movs	r3, #48	; 0x30
 800e0a2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e0a4:	2302      	movs	r3, #2
 800e0a6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e0ac:	2301      	movs	r3, #1
 800e0ae:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	f107 0210 	add.w	r2, r7, #16
 800e0b8:	4611      	mov	r1, r2
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f003 faf4 	bl	80116a8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	f003 fcc9 	bl	8011a5c <SDMMC_CmdSendSCR>
 800e0ca:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d027      	beq.n	800e122 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e0d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0d4:	e07e      	b.n	800e1d4 <SD_FindSCR+0x194>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d113      	bne.n	800e10c <SD_FindSCR+0xcc>
 800e0e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d110      	bne.n	800e10c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	f003 fa52 	bl	8011598 <SDMMC_ReadFIFO>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	f003 fa4b 	bl	8011598 <SDMMC_ReadFIFO>
 800e102:	4603      	mov	r3, r0
 800e104:	60fb      	str	r3, [r7, #12]
      index++;
 800e106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e108:	3301      	adds	r3, #1
 800e10a:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e10c:	f7f8 fc58 	bl	80069c0 <HAL_GetTick>
 800e110:	4602      	mov	r2, r0
 800e112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e114:	1ad3      	subs	r3, r2, r3
 800e116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e11a:	d102      	bne.n	800e122 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e11c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e120:	e058      	b.n	800e1d4 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e128:	f240 532a 	movw	r3, #1322	; 0x52a
 800e12c:	4013      	ands	r3, r2
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d0d1      	beq.n	800e0d6 <SD_FindSCR+0x96>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e138:	f003 0308 	and.w	r3, r3, #8
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d005      	beq.n	800e14c <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	2208      	movs	r2, #8
 800e146:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e148:	2308      	movs	r3, #8
 800e14a:	e043      	b.n	800e1d4 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e152:	f003 0302 	and.w	r3, r3, #2
 800e156:	2b00      	cmp	r3, #0
 800e158:	d005      	beq.n	800e166 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	2202      	movs	r2, #2
 800e160:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e162:	2302      	movs	r3, #2
 800e164:	e036      	b.n	800e1d4 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e16c:	f003 0320 	and.w	r3, r3, #32
 800e170:	2b00      	cmp	r3, #0
 800e172:	d005      	beq.n	800e180 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	2220      	movs	r2, #32
 800e17a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e17c:	2320      	movs	r3, #32
 800e17e:	e029      	b.n	800e1d4 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	4a15      	ldr	r2, [pc, #84]	; (800e1dc <SD_FindSCR+0x19c>)
 800e186:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	061a      	lsls	r2, r3, #24
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	021b      	lsls	r3, r3, #8
 800e190:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e194:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	0a1b      	lsrs	r3, r3, #8
 800e19a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e19e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	0e1b      	lsrs	r3, r3, #24
 800e1a4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1a8:	601a      	str	r2, [r3, #0]
    scr++;
 800e1aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1ac:	3304      	adds	r3, #4
 800e1ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e1b0:	68bb      	ldr	r3, [r7, #8]
 800e1b2:	061a      	lsls	r2, r3, #24
 800e1b4:	68bb      	ldr	r3, [r7, #8]
 800e1b6:	021b      	lsls	r3, r3, #8
 800e1b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e1bc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e1be:	68bb      	ldr	r3, [r7, #8]
 800e1c0:	0a1b      	lsrs	r3, r3, #8
 800e1c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e1c6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	0e1b      	lsrs	r3, r3, #24
 800e1cc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1d0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e1d2:	2300      	movs	r3, #0
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3738      	adds	r7, #56	; 0x38
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}
 800e1dc:	18000f3a 	.word	0x18000f3a

0800e1e0 <HAL_SDEx_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status Voltage Switch State
  * @retval None
  */
__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 800e1e0:	b480      	push	{r7}
 800e1e2:	b083      	sub	sp, #12
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SD_EnableTransciver could be implemented in the user file
   */
}
 800e1ea:	bf00      	nop
 800e1ec:	370c      	adds	r7, #12
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f4:	4770      	bx	lr

0800e1f6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e1f6:	b580      	push	{r7, lr}
 800e1f8:	b084      	sub	sp, #16
 800e1fa:	af00      	add	r7, sp, #0
 800e1fc:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2b00      	cmp	r3, #0
 800e202:	d101      	bne.n	800e208 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e204:	2301      	movs	r3, #1
 800e206:	e095      	b.n	800e334 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d108      	bne.n	800e222 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	685b      	ldr	r3, [r3, #4]
 800e214:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e218:	d009      	beq.n	800e22e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	2200      	movs	r2, #0
 800e21e:	61da      	str	r2, [r3, #28]
 800e220:	e005      	b.n	800e22e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	2200      	movs	r2, #0
 800e226:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2200      	movs	r2, #0
 800e22c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	2200      	movs	r2, #0
 800e232:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e23a:	b2db      	uxtb	r3, r3
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d106      	bne.n	800e24e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	2200      	movs	r2, #0
 800e244:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e248:	6878      	ldr	r0, [r7, #4]
 800e24a:	f7f6 fc3f 	bl	8004acc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	2202      	movs	r2, #2
 800e252:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	681a      	ldr	r2, [r3, #0]
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e264:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	68db      	ldr	r3, [r3, #12]
 800e26a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e26e:	d902      	bls.n	800e276 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e270:	2300      	movs	r3, #0
 800e272:	60fb      	str	r3, [r7, #12]
 800e274:	e002      	b.n	800e27c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e27a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	68db      	ldr	r3, [r3, #12]
 800e280:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800e284:	d007      	beq.n	800e296 <HAL_SPI_Init+0xa0>
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	68db      	ldr	r3, [r3, #12]
 800e28a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e28e:	d002      	beq.n	800e296 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	2200      	movs	r2, #0
 800e294:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	685b      	ldr	r3, [r3, #4]
 800e29a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	689b      	ldr	r3, [r3, #8]
 800e2a2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800e2a6:	431a      	orrs	r2, r3
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	691b      	ldr	r3, [r3, #16]
 800e2ac:	f003 0302 	and.w	r3, r3, #2
 800e2b0:	431a      	orrs	r2, r3
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	695b      	ldr	r3, [r3, #20]
 800e2b6:	f003 0301 	and.w	r3, r3, #1
 800e2ba:	431a      	orrs	r2, r3
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	699b      	ldr	r3, [r3, #24]
 800e2c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e2c4:	431a      	orrs	r2, r3
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	69db      	ldr	r3, [r3, #28]
 800e2ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e2ce:	431a      	orrs	r2, r3
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6a1b      	ldr	r3, [r3, #32]
 800e2d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e2d8:	ea42 0103 	orr.w	r1, r2, r3
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	430a      	orrs	r2, r1
 800e2ea:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	699b      	ldr	r3, [r3, #24]
 800e2f0:	0c1b      	lsrs	r3, r3, #16
 800e2f2:	f003 0204 	and.w	r2, r3, #4
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2fa:	f003 0310 	and.w	r3, r3, #16
 800e2fe:	431a      	orrs	r2, r3
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e304:	f003 0308 	and.w	r3, r3, #8
 800e308:	431a      	orrs	r2, r3
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	68db      	ldr	r3, [r3, #12]
 800e30e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800e312:	ea42 0103 	orr.w	r1, r2, r3
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	430a      	orrs	r2, r1
 800e322:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	2200      	movs	r2, #0
 800e328:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2201      	movs	r2, #1
 800e32e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800e332:	2300      	movs	r3, #0
}
 800e334:	4618      	mov	r0, r3
 800e336:	3710      	adds	r7, #16
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}

0800e33c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b088      	sub	sp, #32
 800e340:	af00      	add	r7, sp, #0
 800e342:	60f8      	str	r0, [r7, #12]
 800e344:	60b9      	str	r1, [r7, #8]
 800e346:	603b      	str	r3, [r7, #0]
 800e348:	4613      	mov	r3, r2
 800e34a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e34c:	2300      	movs	r3, #0
 800e34e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e356:	2b01      	cmp	r3, #1
 800e358:	d101      	bne.n	800e35e <HAL_SPI_Transmit+0x22>
 800e35a:	2302      	movs	r3, #2
 800e35c:	e158      	b.n	800e610 <HAL_SPI_Transmit+0x2d4>
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	2201      	movs	r2, #1
 800e362:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e366:	f7f8 fb2b 	bl	80069c0 <HAL_GetTick>
 800e36a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e36c:	88fb      	ldrh	r3, [r7, #6]
 800e36e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e376:	b2db      	uxtb	r3, r3
 800e378:	2b01      	cmp	r3, #1
 800e37a:	d002      	beq.n	800e382 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e37c:	2302      	movs	r3, #2
 800e37e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e380:	e13d      	b.n	800e5fe <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800e382:	68bb      	ldr	r3, [r7, #8]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d002      	beq.n	800e38e <HAL_SPI_Transmit+0x52>
 800e388:	88fb      	ldrh	r3, [r7, #6]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d102      	bne.n	800e394 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e38e:	2301      	movs	r3, #1
 800e390:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e392:	e134      	b.n	800e5fe <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	2203      	movs	r2, #3
 800e398:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	2200      	movs	r2, #0
 800e3a0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	68ba      	ldr	r2, [r7, #8]
 800e3a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	88fa      	ldrh	r2, [r7, #6]
 800e3ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	88fa      	ldrh	r2, [r7, #6]
 800e3b2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	2200      	movs	r2, #0
 800e3be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	2200      	movs	r2, #0
 800e3ce:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	689b      	ldr	r3, [r3, #8]
 800e3da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e3de:	d10f      	bne.n	800e400 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	681a      	ldr	r2, [r3, #0]
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e3ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	681a      	ldr	r2, [r3, #0]
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e3fe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e40a:	2b40      	cmp	r3, #64	; 0x40
 800e40c:	d007      	beq.n	800e41e <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	681a      	ldr	r2, [r3, #0]
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e41c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	68db      	ldr	r3, [r3, #12]
 800e422:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e426:	d94b      	bls.n	800e4c0 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	685b      	ldr	r3, [r3, #4]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d002      	beq.n	800e436 <HAL_SPI_Transmit+0xfa>
 800e430:	8afb      	ldrh	r3, [r7, #22]
 800e432:	2b01      	cmp	r3, #1
 800e434:	d13e      	bne.n	800e4b4 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e43a:	881a      	ldrh	r2, [r3, #0]
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e446:	1c9a      	adds	r2, r3, #2
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e450:	b29b      	uxth	r3, r3
 800e452:	3b01      	subs	r3, #1
 800e454:	b29a      	uxth	r2, r3
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e45a:	e02b      	b.n	800e4b4 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	689b      	ldr	r3, [r3, #8]
 800e462:	f003 0302 	and.w	r3, r3, #2
 800e466:	2b02      	cmp	r3, #2
 800e468:	d112      	bne.n	800e490 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e46e:	881a      	ldrh	r2, [r3, #0]
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e47a:	1c9a      	adds	r2, r3, #2
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e484:	b29b      	uxth	r3, r3
 800e486:	3b01      	subs	r3, #1
 800e488:	b29a      	uxth	r2, r3
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e48e:	e011      	b.n	800e4b4 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e490:	f7f8 fa96 	bl	80069c0 <HAL_GetTick>
 800e494:	4602      	mov	r2, r0
 800e496:	69bb      	ldr	r3, [r7, #24]
 800e498:	1ad3      	subs	r3, r2, r3
 800e49a:	683a      	ldr	r2, [r7, #0]
 800e49c:	429a      	cmp	r2, r3
 800e49e:	d803      	bhi.n	800e4a8 <HAL_SPI_Transmit+0x16c>
 800e4a0:	683b      	ldr	r3, [r7, #0]
 800e4a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e4a6:	d102      	bne.n	800e4ae <HAL_SPI_Transmit+0x172>
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d102      	bne.n	800e4b4 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800e4ae:	2303      	movs	r3, #3
 800e4b0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e4b2:	e0a4      	b.n	800e5fe <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e4b8:	b29b      	uxth	r3, r3
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d1ce      	bne.n	800e45c <HAL_SPI_Transmit+0x120>
 800e4be:	e07c      	b.n	800e5ba <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	685b      	ldr	r3, [r3, #4]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d002      	beq.n	800e4ce <HAL_SPI_Transmit+0x192>
 800e4c8:	8afb      	ldrh	r3, [r7, #22]
 800e4ca:	2b01      	cmp	r3, #1
 800e4cc:	d170      	bne.n	800e5b0 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e4d2:	b29b      	uxth	r3, r3
 800e4d4:	2b01      	cmp	r3, #1
 800e4d6:	d912      	bls.n	800e4fe <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4dc:	881a      	ldrh	r2, [r3, #0]
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4e8:	1c9a      	adds	r2, r3, #2
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e4f2:	b29b      	uxth	r3, r3
 800e4f4:	3b02      	subs	r3, #2
 800e4f6:	b29a      	uxth	r2, r3
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e4fc:	e058      	b.n	800e5b0 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	330c      	adds	r3, #12
 800e508:	7812      	ldrb	r2, [r2, #0]
 800e50a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e510:	1c5a      	adds	r2, r3, #1
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e51a:	b29b      	uxth	r3, r3
 800e51c:	3b01      	subs	r3, #1
 800e51e:	b29a      	uxth	r2, r3
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e524:	e044      	b.n	800e5b0 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	689b      	ldr	r3, [r3, #8]
 800e52c:	f003 0302 	and.w	r3, r3, #2
 800e530:	2b02      	cmp	r3, #2
 800e532:	d12b      	bne.n	800e58c <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e538:	b29b      	uxth	r3, r3
 800e53a:	2b01      	cmp	r3, #1
 800e53c:	d912      	bls.n	800e564 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e542:	881a      	ldrh	r2, [r3, #0]
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e54e:	1c9a      	adds	r2, r3, #2
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e558:	b29b      	uxth	r3, r3
 800e55a:	3b02      	subs	r3, #2
 800e55c:	b29a      	uxth	r2, r3
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e562:	e025      	b.n	800e5b0 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	330c      	adds	r3, #12
 800e56e:	7812      	ldrb	r2, [r2, #0]
 800e570:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e576:	1c5a      	adds	r2, r3, #1
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e580:	b29b      	uxth	r3, r3
 800e582:	3b01      	subs	r3, #1
 800e584:	b29a      	uxth	r2, r3
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e58a:	e011      	b.n	800e5b0 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e58c:	f7f8 fa18 	bl	80069c0 <HAL_GetTick>
 800e590:	4602      	mov	r2, r0
 800e592:	69bb      	ldr	r3, [r7, #24]
 800e594:	1ad3      	subs	r3, r2, r3
 800e596:	683a      	ldr	r2, [r7, #0]
 800e598:	429a      	cmp	r2, r3
 800e59a:	d803      	bhi.n	800e5a4 <HAL_SPI_Transmit+0x268>
 800e59c:	683b      	ldr	r3, [r7, #0]
 800e59e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e5a2:	d102      	bne.n	800e5aa <HAL_SPI_Transmit+0x26e>
 800e5a4:	683b      	ldr	r3, [r7, #0]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d102      	bne.n	800e5b0 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800e5aa:	2303      	movs	r3, #3
 800e5ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e5ae:	e026      	b.n	800e5fe <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e5b4:	b29b      	uxth	r3, r3
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d1b5      	bne.n	800e526 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e5ba:	69ba      	ldr	r2, [r7, #24]
 800e5bc:	6839      	ldr	r1, [r7, #0]
 800e5be:	68f8      	ldr	r0, [r7, #12]
 800e5c0:	f000 fe78 	bl	800f2b4 <SPI_EndRxTxTransaction>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d002      	beq.n	800e5d0 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	2220      	movs	r2, #32
 800e5ce:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	689b      	ldr	r3, [r3, #8]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d10a      	bne.n	800e5ee <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e5d8:	2300      	movs	r3, #0
 800e5da:	613b      	str	r3, [r7, #16]
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	68db      	ldr	r3, [r3, #12]
 800e5e2:	613b      	str	r3, [r7, #16]
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	689b      	ldr	r3, [r3, #8]
 800e5ea:	613b      	str	r3, [r7, #16]
 800e5ec:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d002      	beq.n	800e5fc <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800e5f6:	2301      	movs	r3, #1
 800e5f8:	77fb      	strb	r3, [r7, #31]
 800e5fa:	e000      	b.n	800e5fe <HAL_SPI_Transmit+0x2c2>
  }

error:
 800e5fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	2201      	movs	r2, #1
 800e602:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2200      	movs	r2, #0
 800e60a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e60e:	7ffb      	ldrb	r3, [r7, #31]
}
 800e610:	4618      	mov	r0, r3
 800e612:	3720      	adds	r7, #32
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}

0800e618 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e618:	b580      	push	{r7, lr}
 800e61a:	b088      	sub	sp, #32
 800e61c:	af02      	add	r7, sp, #8
 800e61e:	60f8      	str	r0, [r7, #12]
 800e620:	60b9      	str	r1, [r7, #8]
 800e622:	603b      	str	r3, [r7, #0]
 800e624:	4613      	mov	r3, r2
 800e626:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e628:	2300      	movs	r3, #0
 800e62a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	685b      	ldr	r3, [r3, #4]
 800e630:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e634:	d112      	bne.n	800e65c <HAL_SPI_Receive+0x44>
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	689b      	ldr	r3, [r3, #8]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d10e      	bne.n	800e65c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	2204      	movs	r2, #4
 800e642:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e646:	88fa      	ldrh	r2, [r7, #6]
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	9300      	str	r3, [sp, #0]
 800e64c:	4613      	mov	r3, r2
 800e64e:	68ba      	ldr	r2, [r7, #8]
 800e650:	68b9      	ldr	r1, [r7, #8]
 800e652:	68f8      	ldr	r0, [r7, #12]
 800e654:	f000 f910 	bl	800e878 <HAL_SPI_TransmitReceive>
 800e658:	4603      	mov	r3, r0
 800e65a:	e109      	b.n	800e870 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e662:	2b01      	cmp	r3, #1
 800e664:	d101      	bne.n	800e66a <HAL_SPI_Receive+0x52>
 800e666:	2302      	movs	r3, #2
 800e668:	e102      	b.n	800e870 <HAL_SPI_Receive+0x258>
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	2201      	movs	r2, #1
 800e66e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e672:	f7f8 f9a5 	bl	80069c0 <HAL_GetTick>
 800e676:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e67e:	b2db      	uxtb	r3, r3
 800e680:	2b01      	cmp	r3, #1
 800e682:	d002      	beq.n	800e68a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e684:	2302      	movs	r3, #2
 800e686:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e688:	e0e9      	b.n	800e85e <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d002      	beq.n	800e696 <HAL_SPI_Receive+0x7e>
 800e690:	88fb      	ldrh	r3, [r7, #6]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d102      	bne.n	800e69c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e696:	2301      	movs	r3, #1
 800e698:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e69a:	e0e0      	b.n	800e85e <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	2204      	movs	r2, #4
 800e6a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	68ba      	ldr	r2, [r7, #8]
 800e6ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	88fa      	ldrh	r2, [r7, #6]
 800e6b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	88fa      	ldrh	r2, [r7, #6]
 800e6bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	2200      	movs	r2, #0
 800e6dc:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	68db      	ldr	r3, [r3, #12]
 800e6e2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e6e6:	d908      	bls.n	800e6fa <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	685a      	ldr	r2, [r3, #4]
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e6f6:	605a      	str	r2, [r3, #4]
 800e6f8:	e007      	b.n	800e70a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	685a      	ldr	r2, [r3, #4]
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e708:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	689b      	ldr	r3, [r3, #8]
 800e70e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e712:	d10f      	bne.n	800e734 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	681a      	ldr	r2, [r3, #0]
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e722:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	681a      	ldr	r2, [r3, #0]
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e732:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e73e:	2b40      	cmp	r3, #64	; 0x40
 800e740:	d007      	beq.n	800e752 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	681a      	ldr	r2, [r3, #0]
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e750:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	68db      	ldr	r3, [r3, #12]
 800e756:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e75a:	d867      	bhi.n	800e82c <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e75c:	e030      	b.n	800e7c0 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	689b      	ldr	r3, [r3, #8]
 800e764:	f003 0301 	and.w	r3, r3, #1
 800e768:	2b01      	cmp	r3, #1
 800e76a:	d117      	bne.n	800e79c <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	f103 020c 	add.w	r2, r3, #12
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e778:	7812      	ldrb	r2, [r2, #0]
 800e77a:	b2d2      	uxtb	r2, r2
 800e77c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e782:	1c5a      	adds	r2, r3, #1
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e78e:	b29b      	uxth	r3, r3
 800e790:	3b01      	subs	r3, #1
 800e792:	b29a      	uxth	r2, r3
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e79a:	e011      	b.n	800e7c0 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e79c:	f7f8 f910 	bl	80069c0 <HAL_GetTick>
 800e7a0:	4602      	mov	r2, r0
 800e7a2:	693b      	ldr	r3, [r7, #16]
 800e7a4:	1ad3      	subs	r3, r2, r3
 800e7a6:	683a      	ldr	r2, [r7, #0]
 800e7a8:	429a      	cmp	r2, r3
 800e7aa:	d803      	bhi.n	800e7b4 <HAL_SPI_Receive+0x19c>
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e7b2:	d102      	bne.n	800e7ba <HAL_SPI_Receive+0x1a2>
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d102      	bne.n	800e7c0 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800e7ba:	2303      	movs	r3, #3
 800e7bc:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e7be:	e04e      	b.n	800e85e <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e7c6:	b29b      	uxth	r3, r3
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d1c8      	bne.n	800e75e <HAL_SPI_Receive+0x146>
 800e7cc:	e034      	b.n	800e838 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	689b      	ldr	r3, [r3, #8]
 800e7d4:	f003 0301 	and.w	r3, r3, #1
 800e7d8:	2b01      	cmp	r3, #1
 800e7da:	d115      	bne.n	800e808 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	68da      	ldr	r2, [r3, #12]
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7e6:	b292      	uxth	r2, r2
 800e7e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7ee:	1c9a      	adds	r2, r3, #2
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e7fa:	b29b      	uxth	r3, r3
 800e7fc:	3b01      	subs	r3, #1
 800e7fe:	b29a      	uxth	r2, r3
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e806:	e011      	b.n	800e82c <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e808:	f7f8 f8da 	bl	80069c0 <HAL_GetTick>
 800e80c:	4602      	mov	r2, r0
 800e80e:	693b      	ldr	r3, [r7, #16]
 800e810:	1ad3      	subs	r3, r2, r3
 800e812:	683a      	ldr	r2, [r7, #0]
 800e814:	429a      	cmp	r2, r3
 800e816:	d803      	bhi.n	800e820 <HAL_SPI_Receive+0x208>
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e81e:	d102      	bne.n	800e826 <HAL_SPI_Receive+0x20e>
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d102      	bne.n	800e82c <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800e826:	2303      	movs	r3, #3
 800e828:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e82a:	e018      	b.n	800e85e <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e832:	b29b      	uxth	r3, r3
 800e834:	2b00      	cmp	r3, #0
 800e836:	d1ca      	bne.n	800e7ce <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e838:	693a      	ldr	r2, [r7, #16]
 800e83a:	6839      	ldr	r1, [r7, #0]
 800e83c:	68f8      	ldr	r0, [r7, #12]
 800e83e:	f000 fce1 	bl	800f204 <SPI_EndRxTransaction>
 800e842:	4603      	mov	r3, r0
 800e844:	2b00      	cmp	r3, #0
 800e846:	d002      	beq.n	800e84e <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	2220      	movs	r2, #32
 800e84c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e852:	2b00      	cmp	r3, #0
 800e854:	d002      	beq.n	800e85c <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800e856:	2301      	movs	r3, #1
 800e858:	75fb      	strb	r3, [r7, #23]
 800e85a:	e000      	b.n	800e85e <HAL_SPI_Receive+0x246>
  }

error :
 800e85c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	2201      	movs	r2, #1
 800e862:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	2200      	movs	r2, #0
 800e86a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e86e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e870:	4618      	mov	r0, r3
 800e872:	3718      	adds	r7, #24
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}

0800e878 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b08a      	sub	sp, #40	; 0x28
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	60f8      	str	r0, [r7, #12]
 800e880:	60b9      	str	r1, [r7, #8]
 800e882:	607a      	str	r2, [r7, #4]
 800e884:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e886:	2301      	movs	r3, #1
 800e888:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e88a:	2300      	movs	r3, #0
 800e88c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e896:	2b01      	cmp	r3, #1
 800e898:	d101      	bne.n	800e89e <HAL_SPI_TransmitReceive+0x26>
 800e89a:	2302      	movs	r3, #2
 800e89c:	e1fb      	b.n	800ec96 <HAL_SPI_TransmitReceive+0x41e>
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	2201      	movs	r2, #1
 800e8a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e8a6:	f7f8 f88b 	bl	80069c0 <HAL_GetTick>
 800e8aa:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e8b2:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	685b      	ldr	r3, [r3, #4]
 800e8b8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800e8ba:	887b      	ldrh	r3, [r7, #2]
 800e8bc:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800e8be:	887b      	ldrh	r3, [r7, #2]
 800e8c0:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e8c2:	7efb      	ldrb	r3, [r7, #27]
 800e8c4:	2b01      	cmp	r3, #1
 800e8c6:	d00e      	beq.n	800e8e6 <HAL_SPI_TransmitReceive+0x6e>
 800e8c8:	697b      	ldr	r3, [r7, #20]
 800e8ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e8ce:	d106      	bne.n	800e8de <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	689b      	ldr	r3, [r3, #8]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d102      	bne.n	800e8de <HAL_SPI_TransmitReceive+0x66>
 800e8d8:	7efb      	ldrb	r3, [r7, #27]
 800e8da:	2b04      	cmp	r3, #4
 800e8dc:	d003      	beq.n	800e8e6 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800e8de:	2302      	movs	r3, #2
 800e8e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800e8e4:	e1cd      	b.n	800ec82 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e8e6:	68bb      	ldr	r3, [r7, #8]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d005      	beq.n	800e8f8 <HAL_SPI_TransmitReceive+0x80>
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d002      	beq.n	800e8f8 <HAL_SPI_TransmitReceive+0x80>
 800e8f2:	887b      	ldrh	r3, [r7, #2]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d103      	bne.n	800e900 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800e8f8:	2301      	movs	r3, #1
 800e8fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800e8fe:	e1c0      	b.n	800ec82 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e906:	b2db      	uxtb	r3, r3
 800e908:	2b04      	cmp	r3, #4
 800e90a:	d003      	beq.n	800e914 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	2205      	movs	r2, #5
 800e910:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	2200      	movs	r2, #0
 800e918:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	687a      	ldr	r2, [r7, #4]
 800e91e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	887a      	ldrh	r2, [r7, #2]
 800e924:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	887a      	ldrh	r2, [r7, #2]
 800e92c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	68ba      	ldr	r2, [r7, #8]
 800e934:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	887a      	ldrh	r2, [r7, #2]
 800e93a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	887a      	ldrh	r2, [r7, #2]
 800e940:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	2200      	movs	r2, #0
 800e946:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	2200      	movs	r2, #0
 800e94c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	68db      	ldr	r3, [r3, #12]
 800e952:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e956:	d802      	bhi.n	800e95e <HAL_SPI_TransmitReceive+0xe6>
 800e958:	8a3b      	ldrh	r3, [r7, #16]
 800e95a:	2b01      	cmp	r3, #1
 800e95c:	d908      	bls.n	800e970 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	685a      	ldr	r2, [r3, #4]
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e96c:	605a      	str	r2, [r3, #4]
 800e96e:	e007      	b.n	800e980 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	685a      	ldr	r2, [r3, #4]
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e97e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e98a:	2b40      	cmp	r3, #64	; 0x40
 800e98c:	d007      	beq.n	800e99e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	681a      	ldr	r2, [r3, #0]
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e99c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	68db      	ldr	r3, [r3, #12]
 800e9a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e9a6:	d97c      	bls.n	800eaa2 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	685b      	ldr	r3, [r3, #4]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d002      	beq.n	800e9b6 <HAL_SPI_TransmitReceive+0x13e>
 800e9b0:	8a7b      	ldrh	r3, [r7, #18]
 800e9b2:	2b01      	cmp	r3, #1
 800e9b4:	d169      	bne.n	800ea8a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9ba:	881a      	ldrh	r2, [r3, #0]
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9c6:	1c9a      	adds	r2, r3, #2
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e9d0:	b29b      	uxth	r3, r3
 800e9d2:	3b01      	subs	r3, #1
 800e9d4:	b29a      	uxth	r2, r3
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e9da:	e056      	b.n	800ea8a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	689b      	ldr	r3, [r3, #8]
 800e9e2:	f003 0302 	and.w	r3, r3, #2
 800e9e6:	2b02      	cmp	r3, #2
 800e9e8:	d11b      	bne.n	800ea22 <HAL_SPI_TransmitReceive+0x1aa>
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e9ee:	b29b      	uxth	r3, r3
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d016      	beq.n	800ea22 <HAL_SPI_TransmitReceive+0x1aa>
 800e9f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9f6:	2b01      	cmp	r3, #1
 800e9f8:	d113      	bne.n	800ea22 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9fe:	881a      	ldrh	r2, [r3, #0]
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea0a:	1c9a      	adds	r2, r3, #2
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea14:	b29b      	uxth	r3, r3
 800ea16:	3b01      	subs	r3, #1
 800ea18:	b29a      	uxth	r2, r3
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ea1e:	2300      	movs	r3, #0
 800ea20:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	689b      	ldr	r3, [r3, #8]
 800ea28:	f003 0301 	and.w	r3, r3, #1
 800ea2c:	2b01      	cmp	r3, #1
 800ea2e:	d11c      	bne.n	800ea6a <HAL_SPI_TransmitReceive+0x1f2>
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ea36:	b29b      	uxth	r3, r3
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d016      	beq.n	800ea6a <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	68da      	ldr	r2, [r3, #12]
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea46:	b292      	uxth	r2, r2
 800ea48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea4e:	1c9a      	adds	r2, r3, #2
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ea5a:	b29b      	uxth	r3, r3
 800ea5c:	3b01      	subs	r3, #1
 800ea5e:	b29a      	uxth	r2, r3
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ea66:	2301      	movs	r3, #1
 800ea68:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ea6a:	f7f7 ffa9 	bl	80069c0 <HAL_GetTick>
 800ea6e:	4602      	mov	r2, r0
 800ea70:	69fb      	ldr	r3, [r7, #28]
 800ea72:	1ad3      	subs	r3, r2, r3
 800ea74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ea76:	429a      	cmp	r2, r3
 800ea78:	d807      	bhi.n	800ea8a <HAL_SPI_TransmitReceive+0x212>
 800ea7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ea80:	d003      	beq.n	800ea8a <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800ea82:	2303      	movs	r3, #3
 800ea84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800ea88:	e0fb      	b.n	800ec82 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea8e:	b29b      	uxth	r3, r3
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d1a3      	bne.n	800e9dc <HAL_SPI_TransmitReceive+0x164>
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ea9a:	b29b      	uxth	r3, r3
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d19d      	bne.n	800e9dc <HAL_SPI_TransmitReceive+0x164>
 800eaa0:	e0df      	b.n	800ec62 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	685b      	ldr	r3, [r3, #4]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d003      	beq.n	800eab2 <HAL_SPI_TransmitReceive+0x23a>
 800eaaa:	8a7b      	ldrh	r3, [r7, #18]
 800eaac:	2b01      	cmp	r3, #1
 800eaae:	f040 80cb 	bne.w	800ec48 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eab6:	b29b      	uxth	r3, r3
 800eab8:	2b01      	cmp	r3, #1
 800eaba:	d912      	bls.n	800eae2 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eac0:	881a      	ldrh	r2, [r3, #0]
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eacc:	1c9a      	adds	r2, r3, #2
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ead6:	b29b      	uxth	r3, r3
 800ead8:	3b02      	subs	r3, #2
 800eada:	b29a      	uxth	r2, r3
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	87da      	strh	r2, [r3, #62]	; 0x3e
 800eae0:	e0b2      	b.n	800ec48 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	330c      	adds	r3, #12
 800eaec:	7812      	ldrb	r2, [r2, #0]
 800eaee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eaf4:	1c5a      	adds	r2, r3, #1
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eafe:	b29b      	uxth	r3, r3
 800eb00:	3b01      	subs	r3, #1
 800eb02:	b29a      	uxth	r2, r3
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb08:	e09e      	b.n	800ec48 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	689b      	ldr	r3, [r3, #8]
 800eb10:	f003 0302 	and.w	r3, r3, #2
 800eb14:	2b02      	cmp	r3, #2
 800eb16:	d134      	bne.n	800eb82 <HAL_SPI_TransmitReceive+0x30a>
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb1c:	b29b      	uxth	r3, r3
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d02f      	beq.n	800eb82 <HAL_SPI_TransmitReceive+0x30a>
 800eb22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb24:	2b01      	cmp	r3, #1
 800eb26:	d12c      	bne.n	800eb82 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb2c:	b29b      	uxth	r3, r3
 800eb2e:	2b01      	cmp	r3, #1
 800eb30:	d912      	bls.n	800eb58 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb36:	881a      	ldrh	r2, [r3, #0]
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb42:	1c9a      	adds	r2, r3, #2
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb4c:	b29b      	uxth	r3, r3
 800eb4e:	3b02      	subs	r3, #2
 800eb50:	b29a      	uxth	r2, r3
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	87da      	strh	r2, [r3, #62]	; 0x3e
 800eb56:	e012      	b.n	800eb7e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	330c      	adds	r3, #12
 800eb62:	7812      	ldrb	r2, [r2, #0]
 800eb64:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb6a:	1c5a      	adds	r2, r3, #1
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb74:	b29b      	uxth	r3, r3
 800eb76:	3b01      	subs	r3, #1
 800eb78:	b29a      	uxth	r2, r3
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	689b      	ldr	r3, [r3, #8]
 800eb88:	f003 0301 	and.w	r3, r3, #1
 800eb8c:	2b01      	cmp	r3, #1
 800eb8e:	d148      	bne.n	800ec22 <HAL_SPI_TransmitReceive+0x3aa>
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800eb96:	b29b      	uxth	r3, r3
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d042      	beq.n	800ec22 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800eba2:	b29b      	uxth	r3, r3
 800eba4:	2b01      	cmp	r3, #1
 800eba6:	d923      	bls.n	800ebf0 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	68da      	ldr	r2, [r3, #12]
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebb2:	b292      	uxth	r2, r2
 800ebb4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebba:	1c9a      	adds	r2, r3, #2
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ebc6:	b29b      	uxth	r3, r3
 800ebc8:	3b02      	subs	r3, #2
 800ebca:	b29a      	uxth	r2, r3
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ebd8:	b29b      	uxth	r3, r3
 800ebda:	2b01      	cmp	r3, #1
 800ebdc:	d81f      	bhi.n	800ec1e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	685a      	ldr	r2, [r3, #4]
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ebec:	605a      	str	r2, [r3, #4]
 800ebee:	e016      	b.n	800ec1e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	f103 020c 	add.w	r2, r3, #12
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebfc:	7812      	ldrb	r2, [r2, #0]
 800ebfe:	b2d2      	uxtb	r2, r2
 800ec00:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec06:	1c5a      	adds	r2, r3, #1
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ec12:	b29b      	uxth	r3, r3
 800ec14:	3b01      	subs	r3, #1
 800ec16:	b29a      	uxth	r2, r3
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ec1e:	2301      	movs	r3, #1
 800ec20:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ec22:	f7f7 fecd 	bl	80069c0 <HAL_GetTick>
 800ec26:	4602      	mov	r2, r0
 800ec28:	69fb      	ldr	r3, [r7, #28]
 800ec2a:	1ad3      	subs	r3, r2, r3
 800ec2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec2e:	429a      	cmp	r2, r3
 800ec30:	d803      	bhi.n	800ec3a <HAL_SPI_TransmitReceive+0x3c2>
 800ec32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec38:	d102      	bne.n	800ec40 <HAL_SPI_TransmitReceive+0x3c8>
 800ec3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d103      	bne.n	800ec48 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800ec40:	2303      	movs	r3, #3
 800ec42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800ec46:	e01c      	b.n	800ec82 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ec4c:	b29b      	uxth	r3, r3
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	f47f af5b 	bne.w	800eb0a <HAL_SPI_TransmitReceive+0x292>
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ec5a:	b29b      	uxth	r3, r3
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	f47f af54 	bne.w	800eb0a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ec62:	69fa      	ldr	r2, [r7, #28]
 800ec64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ec66:	68f8      	ldr	r0, [r7, #12]
 800ec68:	f000 fb24 	bl	800f2b4 <SPI_EndRxTxTransaction>
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d006      	beq.n	800ec80 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800ec72:	2301      	movs	r3, #1
 800ec74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	2220      	movs	r2, #32
 800ec7c:	661a      	str	r2, [r3, #96]	; 0x60
 800ec7e:	e000      	b.n	800ec82 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800ec80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	2201      	movs	r2, #1
 800ec86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ec92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800ec96:	4618      	mov	r0, r3
 800ec98:	3728      	adds	r7, #40	; 0x28
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd80      	pop	{r7, pc}
	...

0800eca0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b086      	sub	sp, #24
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	60f8      	str	r0, [r7, #12]
 800eca8:	60b9      	str	r1, [r7, #8]
 800ecaa:	4613      	mov	r3, r2
 800ecac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ecae:	2300      	movs	r3, #0
 800ecb0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ecb8:	2b01      	cmp	r3, #1
 800ecba:	d101      	bne.n	800ecc0 <HAL_SPI_Transmit_DMA+0x20>
 800ecbc:	2302      	movs	r3, #2
 800ecbe:	e0d8      	b.n	800ee72 <HAL_SPI_Transmit_DMA+0x1d2>
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	2201      	movs	r2, #1
 800ecc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ecce:	b2db      	uxtb	r3, r3
 800ecd0:	2b01      	cmp	r3, #1
 800ecd2:	d002      	beq.n	800ecda <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800ecd4:	2302      	movs	r3, #2
 800ecd6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ecd8:	e0c6      	b.n	800ee68 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ecda:	68bb      	ldr	r3, [r7, #8]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d002      	beq.n	800ece6 <HAL_SPI_Transmit_DMA+0x46>
 800ece0:	88fb      	ldrh	r3, [r7, #6]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d102      	bne.n	800ecec <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800ece6:	2301      	movs	r3, #1
 800ece8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ecea:	e0bd      	b.n	800ee68 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	2203      	movs	r2, #3
 800ecf0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	2200      	movs	r2, #0
 800ecf8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	68ba      	ldr	r2, [r7, #8]
 800ecfe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	88fa      	ldrh	r2, [r7, #6]
 800ed04:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	88fa      	ldrh	r2, [r7, #6]
 800ed0a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	2200      	movs	r2, #0
 800ed10:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	2200      	movs	r2, #0
 800ed16:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	2200      	movs	r2, #0
 800ed22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	2200      	movs	r2, #0
 800ed2a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	689b      	ldr	r3, [r3, #8]
 800ed32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ed36:	d10f      	bne.n	800ed58 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	681a      	ldr	r2, [r3, #0]
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ed46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	681a      	ldr	r2, [r3, #0]
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ed56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed5c:	4a47      	ldr	r2, [pc, #284]	; (800ee7c <HAL_SPI_Transmit_DMA+0x1dc>)
 800ed5e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed64:	4a46      	ldr	r2, [pc, #280]	; (800ee80 <HAL_SPI_Transmit_DMA+0x1e0>)
 800ed66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed6c:	4a45      	ldr	r2, [pc, #276]	; (800ee84 <HAL_SPI_Transmit_DMA+0x1e4>)
 800ed6e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed74:	2200      	movs	r2, #0
 800ed76:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	685a      	ldr	r2, [r3, #4]
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ed86:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	68db      	ldr	r3, [r3, #12]
 800ed8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ed90:	d82d      	bhi.n	800edee <HAL_SPI_Transmit_DMA+0x14e>
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed96:	699b      	ldr	r3, [r3, #24]
 800ed98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ed9c:	d127      	bne.n	800edee <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eda2:	b29b      	uxth	r3, r3
 800eda4:	f003 0301 	and.w	r3, r3, #1
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d10f      	bne.n	800edcc <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	685a      	ldr	r2, [r3, #4]
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800edba:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800edc0:	b29b      	uxth	r3, r3
 800edc2:	085b      	lsrs	r3, r3, #1
 800edc4:	b29a      	uxth	r2, r3
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800edca:	e010      	b.n	800edee <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	685a      	ldr	r2, [r3, #4]
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800edda:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ede0:	b29b      	uxth	r3, r3
 800ede2:	085b      	lsrs	r3, r3, #1
 800ede4:	b29b      	uxth	r3, r3
 800ede6:	3301      	adds	r3, #1
 800ede8:	b29a      	uxth	r2, r3
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800edf6:	4619      	mov	r1, r3
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	330c      	adds	r3, #12
 800edfe:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee04:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ee06:	f7f7 ffc5 	bl	8006d94 <HAL_DMA_Start_IT>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d00c      	beq.n	800ee2a <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ee14:	f043 0210 	orr.w	r2, r3, #16
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800ee1c:	2301      	movs	r3, #1
 800ee1e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2201      	movs	r2, #1
 800ee24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800ee28:	e01e      	b.n	800ee68 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee34:	2b40      	cmp	r3, #64	; 0x40
 800ee36:	d007      	beq.n	800ee48 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	681a      	ldr	r2, [r3, #0]
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ee46:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	685a      	ldr	r2, [r3, #4]
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	f042 0220 	orr.w	r2, r2, #32
 800ee56:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	685a      	ldr	r2, [r3, #4]
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	f042 0202 	orr.w	r2, r2, #2
 800ee66:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	2200      	movs	r2, #0
 800ee6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ee70:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee72:	4618      	mov	r0, r3
 800ee74:	3718      	adds	r7, #24
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bd80      	pop	{r7, pc}
 800ee7a:	bf00      	nop
 800ee7c:	0800ef6b 	.word	0x0800ef6b
 800ee80:	0800eec5 	.word	0x0800eec5
 800ee84:	0800ef87 	.word	0x0800ef87

0800ee88 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ee88:	b480      	push	{r7}
 800ee8a:	b083      	sub	sp, #12
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800ee90:	bf00      	nop
 800ee92:	370c      	adds	r7, #12
 800ee94:	46bd      	mov	sp, r7
 800ee96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9a:	4770      	bx	lr

0800ee9c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ee9c:	b480      	push	{r7}
 800ee9e:	b083      	sub	sp, #12
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800eea4:	bf00      	nop
 800eea6:	370c      	adds	r7, #12
 800eea8:	46bd      	mov	sp, r7
 800eeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeae:	4770      	bx	lr

0800eeb0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b083      	sub	sp, #12
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800eeb8:	bf00      	nop
 800eeba:	370c      	adds	r7, #12
 800eebc:	46bd      	mov	sp, r7
 800eebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec2:	4770      	bx	lr

0800eec4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b086      	sub	sp, #24
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eed0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eed2:	f7f7 fd75 	bl	80069c0 <HAL_GetTick>
 800eed6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	f003 0320 	and.w	r3, r3, #32
 800eee2:	2b20      	cmp	r3, #32
 800eee4:	d03b      	beq.n	800ef5e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800eee6:	697b      	ldr	r3, [r7, #20]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	685a      	ldr	r2, [r3, #4]
 800eeec:	697b      	ldr	r3, [r7, #20]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	f022 0220 	bic.w	r2, r2, #32
 800eef4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800eef6:	697b      	ldr	r3, [r7, #20]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	685a      	ldr	r2, [r3, #4]
 800eefc:	697b      	ldr	r3, [r7, #20]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	f022 0202 	bic.w	r2, r2, #2
 800ef04:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ef06:	693a      	ldr	r2, [r7, #16]
 800ef08:	2164      	movs	r1, #100	; 0x64
 800ef0a:	6978      	ldr	r0, [r7, #20]
 800ef0c:	f000 f9d2 	bl	800f2b4 <SPI_EndRxTxTransaction>
 800ef10:	4603      	mov	r3, r0
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d005      	beq.n	800ef22 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ef16:	697b      	ldr	r3, [r7, #20]
 800ef18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ef1a:	f043 0220 	orr.w	r2, r3, #32
 800ef1e:	697b      	ldr	r3, [r7, #20]
 800ef20:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	689b      	ldr	r3, [r3, #8]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d10a      	bne.n	800ef40 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	60fb      	str	r3, [r7, #12]
 800ef2e:	697b      	ldr	r3, [r7, #20]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	68db      	ldr	r3, [r3, #12]
 800ef34:	60fb      	str	r3, [r7, #12]
 800ef36:	697b      	ldr	r3, [r7, #20]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	689b      	ldr	r3, [r3, #8]
 800ef3c:	60fb      	str	r3, [r7, #12]
 800ef3e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800ef40:	697b      	ldr	r3, [r7, #20]
 800ef42:	2200      	movs	r2, #0
 800ef44:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800ef46:	697b      	ldr	r3, [r7, #20]
 800ef48:	2201      	movs	r2, #1
 800ef4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ef4e:	697b      	ldr	r3, [r7, #20]
 800ef50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d003      	beq.n	800ef5e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ef56:	6978      	ldr	r0, [r7, #20]
 800ef58:	f7ff ffaa 	bl	800eeb0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ef5c:	e002      	b.n	800ef64 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800ef5e:	6978      	ldr	r0, [r7, #20]
 800ef60:	f7ff ff92 	bl	800ee88 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ef64:	3718      	adds	r7, #24
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}

0800ef6a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ef6a:	b580      	push	{r7, lr}
 800ef6c:	b084      	sub	sp, #16
 800ef6e:	af00      	add	r7, sp, #0
 800ef70:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef76:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800ef78:	68f8      	ldr	r0, [r7, #12]
 800ef7a:	f7ff ff8f 	bl	800ee9c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ef7e:	bf00      	nop
 800ef80:	3710      	adds	r7, #16
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}

0800ef86 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ef86:	b580      	push	{r7, lr}
 800ef88:	b084      	sub	sp, #16
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef92:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	685a      	ldr	r2, [r3, #4]
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	f022 0203 	bic.w	r2, r2, #3
 800efa2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800efa8:	f043 0210 	orr.w	r2, r3, #16
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	2201      	movs	r2, #1
 800efb4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800efb8:	68f8      	ldr	r0, [r7, #12]
 800efba:	f7ff ff79 	bl	800eeb0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800efbe:	bf00      	nop
 800efc0:	3710      	adds	r7, #16
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}
	...

0800efc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b088      	sub	sp, #32
 800efcc:	af00      	add	r7, sp, #0
 800efce:	60f8      	str	r0, [r7, #12]
 800efd0:	60b9      	str	r1, [r7, #8]
 800efd2:	603b      	str	r3, [r7, #0]
 800efd4:	4613      	mov	r3, r2
 800efd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800efd8:	f7f7 fcf2 	bl	80069c0 <HAL_GetTick>
 800efdc:	4602      	mov	r2, r0
 800efde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efe0:	1a9b      	subs	r3, r3, r2
 800efe2:	683a      	ldr	r2, [r7, #0]
 800efe4:	4413      	add	r3, r2
 800efe6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800efe8:	f7f7 fcea 	bl	80069c0 <HAL_GetTick>
 800efec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800efee:	4b39      	ldr	r3, [pc, #228]	; (800f0d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	015b      	lsls	r3, r3, #5
 800eff4:	0d1b      	lsrs	r3, r3, #20
 800eff6:	69fa      	ldr	r2, [r7, #28]
 800eff8:	fb02 f303 	mul.w	r3, r2, r3
 800effc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800effe:	e054      	b.n	800f0aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f000:	683b      	ldr	r3, [r7, #0]
 800f002:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f006:	d050      	beq.n	800f0aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f008:	f7f7 fcda 	bl	80069c0 <HAL_GetTick>
 800f00c:	4602      	mov	r2, r0
 800f00e:	69bb      	ldr	r3, [r7, #24]
 800f010:	1ad3      	subs	r3, r2, r3
 800f012:	69fa      	ldr	r2, [r7, #28]
 800f014:	429a      	cmp	r2, r3
 800f016:	d902      	bls.n	800f01e <SPI_WaitFlagStateUntilTimeout+0x56>
 800f018:	69fb      	ldr	r3, [r7, #28]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d13d      	bne.n	800f09a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	685a      	ldr	r2, [r3, #4]
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f02c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	685b      	ldr	r3, [r3, #4]
 800f032:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f036:	d111      	bne.n	800f05c <SPI_WaitFlagStateUntilTimeout+0x94>
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	689b      	ldr	r3, [r3, #8]
 800f03c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f040:	d004      	beq.n	800f04c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	689b      	ldr	r3, [r3, #8]
 800f046:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f04a:	d107      	bne.n	800f05c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	681a      	ldr	r2, [r3, #0]
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f05a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f064:	d10f      	bne.n	800f086 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	681a      	ldr	r2, [r3, #0]
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f074:	601a      	str	r2, [r3, #0]
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	681a      	ldr	r2, [r3, #0]
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f084:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	2201      	movs	r2, #1
 800f08a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	2200      	movs	r2, #0
 800f092:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800f096:	2303      	movs	r3, #3
 800f098:	e017      	b.n	800f0ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f09a:	697b      	ldr	r3, [r7, #20]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d101      	bne.n	800f0a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	3b01      	subs	r3, #1
 800f0a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	689a      	ldr	r2, [r3, #8]
 800f0b0:	68bb      	ldr	r3, [r7, #8]
 800f0b2:	4013      	ands	r3, r2
 800f0b4:	68ba      	ldr	r2, [r7, #8]
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	bf0c      	ite	eq
 800f0ba:	2301      	moveq	r3, #1
 800f0bc:	2300      	movne	r3, #0
 800f0be:	b2db      	uxtb	r3, r3
 800f0c0:	461a      	mov	r2, r3
 800f0c2:	79fb      	ldrb	r3, [r7, #7]
 800f0c4:	429a      	cmp	r2, r3
 800f0c6:	d19b      	bne.n	800f000 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f0c8:	2300      	movs	r3, #0
}
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	3720      	adds	r7, #32
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	bd80      	pop	{r7, pc}
 800f0d2:	bf00      	nop
 800f0d4:	20000010 	.word	0x20000010

0800f0d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b08a      	sub	sp, #40	; 0x28
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	60f8      	str	r0, [r7, #12]
 800f0e0:	60b9      	str	r1, [r7, #8]
 800f0e2:	607a      	str	r2, [r7, #4]
 800f0e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f0ea:	f7f7 fc69 	bl	80069c0 <HAL_GetTick>
 800f0ee:	4602      	mov	r2, r0
 800f0f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0f2:	1a9b      	subs	r3, r3, r2
 800f0f4:	683a      	ldr	r2, [r7, #0]
 800f0f6:	4413      	add	r3, r2
 800f0f8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800f0fa:	f7f7 fc61 	bl	80069c0 <HAL_GetTick>
 800f0fe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	330c      	adds	r3, #12
 800f106:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f108:	4b3d      	ldr	r3, [pc, #244]	; (800f200 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f10a:	681a      	ldr	r2, [r3, #0]
 800f10c:	4613      	mov	r3, r2
 800f10e:	009b      	lsls	r3, r3, #2
 800f110:	4413      	add	r3, r2
 800f112:	00da      	lsls	r2, r3, #3
 800f114:	1ad3      	subs	r3, r2, r3
 800f116:	0d1b      	lsrs	r3, r3, #20
 800f118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f11a:	fb02 f303 	mul.w	r3, r2, r3
 800f11e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f120:	e060      	b.n	800f1e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f122:	68bb      	ldr	r3, [r7, #8]
 800f124:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800f128:	d107      	bne.n	800f13a <SPI_WaitFifoStateUntilTimeout+0x62>
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d104      	bne.n	800f13a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f130:	69fb      	ldr	r3, [r7, #28]
 800f132:	781b      	ldrb	r3, [r3, #0]
 800f134:	b2db      	uxtb	r3, r3
 800f136:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f138:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f140:	d050      	beq.n	800f1e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f142:	f7f7 fc3d 	bl	80069c0 <HAL_GetTick>
 800f146:	4602      	mov	r2, r0
 800f148:	6a3b      	ldr	r3, [r7, #32]
 800f14a:	1ad3      	subs	r3, r2, r3
 800f14c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f14e:	429a      	cmp	r2, r3
 800f150:	d902      	bls.n	800f158 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f154:	2b00      	cmp	r3, #0
 800f156:	d13d      	bne.n	800f1d4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	685a      	ldr	r2, [r3, #4]
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f166:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	685b      	ldr	r3, [r3, #4]
 800f16c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f170:	d111      	bne.n	800f196 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	689b      	ldr	r3, [r3, #8]
 800f176:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f17a:	d004      	beq.n	800f186 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	689b      	ldr	r3, [r3, #8]
 800f180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f184:	d107      	bne.n	800f196 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	681a      	ldr	r2, [r3, #0]
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f194:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f19a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f19e:	d10f      	bne.n	800f1c0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	681a      	ldr	r2, [r3, #0]
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f1ae:	601a      	str	r2, [r3, #0]
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	681a      	ldr	r2, [r3, #0]
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f1be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	2201      	movs	r2, #1
 800f1c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800f1d0:	2303      	movs	r3, #3
 800f1d2:	e010      	b.n	800f1f6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f1d4:	69bb      	ldr	r3, [r7, #24]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d101      	bne.n	800f1de <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f1da:	2300      	movs	r3, #0
 800f1dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800f1de:	69bb      	ldr	r3, [r7, #24]
 800f1e0:	3b01      	subs	r3, #1
 800f1e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	689a      	ldr	r2, [r3, #8]
 800f1ea:	68bb      	ldr	r3, [r7, #8]
 800f1ec:	4013      	ands	r3, r2
 800f1ee:	687a      	ldr	r2, [r7, #4]
 800f1f0:	429a      	cmp	r2, r3
 800f1f2:	d196      	bne.n	800f122 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f1f4:	2300      	movs	r3, #0
}
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	3728      	adds	r7, #40	; 0x28
 800f1fa:	46bd      	mov	sp, r7
 800f1fc:	bd80      	pop	{r7, pc}
 800f1fe:	bf00      	nop
 800f200:	20000010 	.word	0x20000010

0800f204 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f204:	b580      	push	{r7, lr}
 800f206:	b086      	sub	sp, #24
 800f208:	af02      	add	r7, sp, #8
 800f20a:	60f8      	str	r0, [r7, #12]
 800f20c:	60b9      	str	r1, [r7, #8]
 800f20e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	685b      	ldr	r3, [r3, #4]
 800f214:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f218:	d111      	bne.n	800f23e <SPI_EndRxTransaction+0x3a>
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	689b      	ldr	r3, [r3, #8]
 800f21e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f222:	d004      	beq.n	800f22e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	689b      	ldr	r3, [r3, #8]
 800f228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f22c:	d107      	bne.n	800f23e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	681a      	ldr	r2, [r3, #0]
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f23c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	9300      	str	r3, [sp, #0]
 800f242:	68bb      	ldr	r3, [r7, #8]
 800f244:	2200      	movs	r2, #0
 800f246:	2180      	movs	r1, #128	; 0x80
 800f248:	68f8      	ldr	r0, [r7, #12]
 800f24a:	f7ff febd 	bl	800efc8 <SPI_WaitFlagStateUntilTimeout>
 800f24e:	4603      	mov	r3, r0
 800f250:	2b00      	cmp	r3, #0
 800f252:	d007      	beq.n	800f264 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f258:	f043 0220 	orr.w	r2, r3, #32
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f260:	2303      	movs	r3, #3
 800f262:	e023      	b.n	800f2ac <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	685b      	ldr	r3, [r3, #4]
 800f268:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f26c:	d11d      	bne.n	800f2aa <SPI_EndRxTransaction+0xa6>
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	689b      	ldr	r3, [r3, #8]
 800f272:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f276:	d004      	beq.n	800f282 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	689b      	ldr	r3, [r3, #8]
 800f27c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f280:	d113      	bne.n	800f2aa <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	9300      	str	r3, [sp, #0]
 800f286:	68bb      	ldr	r3, [r7, #8]
 800f288:	2200      	movs	r2, #0
 800f28a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800f28e:	68f8      	ldr	r0, [r7, #12]
 800f290:	f7ff ff22 	bl	800f0d8 <SPI_WaitFifoStateUntilTimeout>
 800f294:	4603      	mov	r3, r0
 800f296:	2b00      	cmp	r3, #0
 800f298:	d007      	beq.n	800f2aa <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f29e:	f043 0220 	orr.w	r2, r3, #32
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800f2a6:	2303      	movs	r3, #3
 800f2a8:	e000      	b.n	800f2ac <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800f2aa:	2300      	movs	r3, #0
}
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	3710      	adds	r7, #16
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	bd80      	pop	{r7, pc}

0800f2b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b086      	sub	sp, #24
 800f2b8:	af02      	add	r7, sp, #8
 800f2ba:	60f8      	str	r0, [r7, #12]
 800f2bc:	60b9      	str	r1, [r7, #8]
 800f2be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	9300      	str	r3, [sp, #0]
 800f2c4:	68bb      	ldr	r3, [r7, #8]
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800f2cc:	68f8      	ldr	r0, [r7, #12]
 800f2ce:	f7ff ff03 	bl	800f0d8 <SPI_WaitFifoStateUntilTimeout>
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d007      	beq.n	800f2e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f2dc:	f043 0220 	orr.w	r2, r3, #32
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f2e4:	2303      	movs	r3, #3
 800f2e6:	e027      	b.n	800f338 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	9300      	str	r3, [sp, #0]
 800f2ec:	68bb      	ldr	r3, [r7, #8]
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	2180      	movs	r1, #128	; 0x80
 800f2f2:	68f8      	ldr	r0, [r7, #12]
 800f2f4:	f7ff fe68 	bl	800efc8 <SPI_WaitFlagStateUntilTimeout>
 800f2f8:	4603      	mov	r3, r0
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d007      	beq.n	800f30e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f302:	f043 0220 	orr.w	r2, r3, #32
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f30a:	2303      	movs	r3, #3
 800f30c:	e014      	b.n	800f338 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	9300      	str	r3, [sp, #0]
 800f312:	68bb      	ldr	r3, [r7, #8]
 800f314:	2200      	movs	r2, #0
 800f316:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800f31a:	68f8      	ldr	r0, [r7, #12]
 800f31c:	f7ff fedc 	bl	800f0d8 <SPI_WaitFifoStateUntilTimeout>
 800f320:	4603      	mov	r3, r0
 800f322:	2b00      	cmp	r3, #0
 800f324:	d007      	beq.n	800f336 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f32a:	f043 0220 	orr.w	r2, r3, #32
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f332:	2303      	movs	r3, #3
 800f334:	e000      	b.n	800f338 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f336:	2300      	movs	r3, #0
}
 800f338:	4618      	mov	r0, r3
 800f33a:	3710      	adds	r7, #16
 800f33c:	46bd      	mov	sp, r7
 800f33e:	bd80      	pop	{r7, pc}

0800f340 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b082      	sub	sp, #8
 800f344:	af00      	add	r7, sp, #0
 800f346:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d101      	bne.n	800f352 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f34e:	2301      	movs	r3, #1
 800f350:	e049      	b.n	800f3e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f358:	b2db      	uxtb	r3, r3
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d106      	bne.n	800f36c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2200      	movs	r2, #0
 800f362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f7f5 fbf2 	bl	8004b50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	2202      	movs	r2, #2
 800f370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	681a      	ldr	r2, [r3, #0]
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	3304      	adds	r3, #4
 800f37c:	4619      	mov	r1, r3
 800f37e:	4610      	mov	r0, r2
 800f380:	f000 fad2 	bl	800f928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2201      	movs	r2, #1
 800f388:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2201      	movs	r2, #1
 800f390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2201      	movs	r2, #1
 800f398:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	2201      	movs	r2, #1
 800f3a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2201      	movs	r2, #1
 800f3a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	2201      	movs	r2, #1
 800f3b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	2201      	movs	r2, #1
 800f3b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2201      	movs	r2, #1
 800f3c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	2201      	movs	r2, #1
 800f3c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	2201      	movs	r2, #1
 800f3d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	2201      	movs	r2, #1
 800f3d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	2201      	movs	r2, #1
 800f3e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f3e4:	2300      	movs	r3, #0
}
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	3708      	adds	r7, #8
 800f3ea:	46bd      	mov	sp, r7
 800f3ec:	bd80      	pop	{r7, pc}
	...

0800f3f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f3f0:	b480      	push	{r7}
 800f3f2:	b085      	sub	sp, #20
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f3fe:	b2db      	uxtb	r3, r3
 800f400:	2b01      	cmp	r3, #1
 800f402:	d001      	beq.n	800f408 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f404:	2301      	movs	r3, #1
 800f406:	e04f      	b.n	800f4a8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2202      	movs	r2, #2
 800f40c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	68da      	ldr	r2, [r3, #12]
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	f042 0201 	orr.w	r2, r2, #1
 800f41e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	4a23      	ldr	r2, [pc, #140]	; (800f4b4 <HAL_TIM_Base_Start_IT+0xc4>)
 800f426:	4293      	cmp	r3, r2
 800f428:	d01d      	beq.n	800f466 <HAL_TIM_Base_Start_IT+0x76>
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f432:	d018      	beq.n	800f466 <HAL_TIM_Base_Start_IT+0x76>
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	4a1f      	ldr	r2, [pc, #124]	; (800f4b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800f43a:	4293      	cmp	r3, r2
 800f43c:	d013      	beq.n	800f466 <HAL_TIM_Base_Start_IT+0x76>
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	4a1e      	ldr	r2, [pc, #120]	; (800f4bc <HAL_TIM_Base_Start_IT+0xcc>)
 800f444:	4293      	cmp	r3, r2
 800f446:	d00e      	beq.n	800f466 <HAL_TIM_Base_Start_IT+0x76>
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	4a1c      	ldr	r2, [pc, #112]	; (800f4c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800f44e:	4293      	cmp	r3, r2
 800f450:	d009      	beq.n	800f466 <HAL_TIM_Base_Start_IT+0x76>
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	4a1b      	ldr	r2, [pc, #108]	; (800f4c4 <HAL_TIM_Base_Start_IT+0xd4>)
 800f458:	4293      	cmp	r3, r2
 800f45a:	d004      	beq.n	800f466 <HAL_TIM_Base_Start_IT+0x76>
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	4a19      	ldr	r2, [pc, #100]	; (800f4c8 <HAL_TIM_Base_Start_IT+0xd8>)
 800f462:	4293      	cmp	r3, r2
 800f464:	d115      	bne.n	800f492 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	689a      	ldr	r2, [r3, #8]
 800f46c:	4b17      	ldr	r3, [pc, #92]	; (800f4cc <HAL_TIM_Base_Start_IT+0xdc>)
 800f46e:	4013      	ands	r3, r2
 800f470:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	2b06      	cmp	r3, #6
 800f476:	d015      	beq.n	800f4a4 <HAL_TIM_Base_Start_IT+0xb4>
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f47e:	d011      	beq.n	800f4a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	681a      	ldr	r2, [r3, #0]
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	f042 0201 	orr.w	r2, r2, #1
 800f48e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f490:	e008      	b.n	800f4a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	681a      	ldr	r2, [r3, #0]
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	f042 0201 	orr.w	r2, r2, #1
 800f4a0:	601a      	str	r2, [r3, #0]
 800f4a2:	e000      	b.n	800f4a6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f4a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f4a6:	2300      	movs	r3, #0
}
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	3714      	adds	r7, #20
 800f4ac:	46bd      	mov	sp, r7
 800f4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b2:	4770      	bx	lr
 800f4b4:	40012c00 	.word	0x40012c00
 800f4b8:	40000400 	.word	0x40000400
 800f4bc:	40000800 	.word	0x40000800
 800f4c0:	40000c00 	.word	0x40000c00
 800f4c4:	40013400 	.word	0x40013400
 800f4c8:	40014000 	.word	0x40014000
 800f4cc:	00010007 	.word	0x00010007

0800f4d0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b082      	sub	sp, #8
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d101      	bne.n	800f4e2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800f4de:	2301      	movs	r3, #1
 800f4e0:	e049      	b.n	800f576 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f4e8:	b2db      	uxtb	r3, r3
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d106      	bne.n	800f4fc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	2200      	movs	r2, #0
 800f4f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800f4f6:	6878      	ldr	r0, [r7, #4]
 800f4f8:	f000 f841 	bl	800f57e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2202      	movs	r2, #2
 800f500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681a      	ldr	r2, [r3, #0]
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	3304      	adds	r3, #4
 800f50c:	4619      	mov	r1, r3
 800f50e:	4610      	mov	r0, r2
 800f510:	f000 fa0a 	bl	800f928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	2201      	movs	r2, #1
 800f518:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	2201      	movs	r2, #1
 800f520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	2201      	movs	r2, #1
 800f528:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	2201      	movs	r2, #1
 800f530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2201      	movs	r2, #1
 800f538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	2201      	movs	r2, #1
 800f540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	2201      	movs	r2, #1
 800f548:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	2201      	movs	r2, #1
 800f550:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	2201      	movs	r2, #1
 800f558:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	2201      	movs	r2, #1
 800f560:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	2201      	movs	r2, #1
 800f568:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	2201      	movs	r2, #1
 800f570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f574:	2300      	movs	r3, #0
}
 800f576:	4618      	mov	r0, r3
 800f578:	3708      	adds	r7, #8
 800f57a:	46bd      	mov	sp, r7
 800f57c:	bd80      	pop	{r7, pc}

0800f57e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800f57e:	b480      	push	{r7}
 800f580:	b083      	sub	sp, #12
 800f582:	af00      	add	r7, sp, #0
 800f584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800f586:	bf00      	nop
 800f588:	370c      	adds	r7, #12
 800f58a:	46bd      	mov	sp, r7
 800f58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f590:	4770      	bx	lr

0800f592 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f592:	b580      	push	{r7, lr}
 800f594:	b082      	sub	sp, #8
 800f596:	af00      	add	r7, sp, #0
 800f598:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	691b      	ldr	r3, [r3, #16]
 800f5a0:	f003 0302 	and.w	r3, r3, #2
 800f5a4:	2b02      	cmp	r3, #2
 800f5a6:	d122      	bne.n	800f5ee <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	68db      	ldr	r3, [r3, #12]
 800f5ae:	f003 0302 	and.w	r3, r3, #2
 800f5b2:	2b02      	cmp	r3, #2
 800f5b4:	d11b      	bne.n	800f5ee <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	f06f 0202 	mvn.w	r2, #2
 800f5be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	2201      	movs	r2, #1
 800f5c4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	699b      	ldr	r3, [r3, #24]
 800f5cc:	f003 0303 	and.w	r3, r3, #3
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d003      	beq.n	800f5dc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f5d4:	6878      	ldr	r0, [r7, #4]
 800f5d6:	f000 f989 	bl	800f8ec <HAL_TIM_IC_CaptureCallback>
 800f5da:	e005      	b.n	800f5e8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f5dc:	6878      	ldr	r0, [r7, #4]
 800f5de:	f000 f97b 	bl	800f8d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	f000 f98c 	bl	800f900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	691b      	ldr	r3, [r3, #16]
 800f5f4:	f003 0304 	and.w	r3, r3, #4
 800f5f8:	2b04      	cmp	r3, #4
 800f5fa:	d122      	bne.n	800f642 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	68db      	ldr	r3, [r3, #12]
 800f602:	f003 0304 	and.w	r3, r3, #4
 800f606:	2b04      	cmp	r3, #4
 800f608:	d11b      	bne.n	800f642 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	f06f 0204 	mvn.w	r2, #4
 800f612:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	2202      	movs	r2, #2
 800f618:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	699b      	ldr	r3, [r3, #24]
 800f620:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f624:	2b00      	cmp	r3, #0
 800f626:	d003      	beq.n	800f630 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f000 f95f 	bl	800f8ec <HAL_TIM_IC_CaptureCallback>
 800f62e:	e005      	b.n	800f63c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f630:	6878      	ldr	r0, [r7, #4]
 800f632:	f000 f951 	bl	800f8d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f636:	6878      	ldr	r0, [r7, #4]
 800f638:	f000 f962 	bl	800f900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2200      	movs	r2, #0
 800f640:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	691b      	ldr	r3, [r3, #16]
 800f648:	f003 0308 	and.w	r3, r3, #8
 800f64c:	2b08      	cmp	r3, #8
 800f64e:	d122      	bne.n	800f696 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	68db      	ldr	r3, [r3, #12]
 800f656:	f003 0308 	and.w	r3, r3, #8
 800f65a:	2b08      	cmp	r3, #8
 800f65c:	d11b      	bne.n	800f696 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	f06f 0208 	mvn.w	r2, #8
 800f666:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2204      	movs	r2, #4
 800f66c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	69db      	ldr	r3, [r3, #28]
 800f674:	f003 0303 	and.w	r3, r3, #3
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d003      	beq.n	800f684 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f67c:	6878      	ldr	r0, [r7, #4]
 800f67e:	f000 f935 	bl	800f8ec <HAL_TIM_IC_CaptureCallback>
 800f682:	e005      	b.n	800f690 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f684:	6878      	ldr	r0, [r7, #4]
 800f686:	f000 f927 	bl	800f8d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f68a:	6878      	ldr	r0, [r7, #4]
 800f68c:	f000 f938 	bl	800f900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	2200      	movs	r2, #0
 800f694:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	691b      	ldr	r3, [r3, #16]
 800f69c:	f003 0310 	and.w	r3, r3, #16
 800f6a0:	2b10      	cmp	r3, #16
 800f6a2:	d122      	bne.n	800f6ea <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	68db      	ldr	r3, [r3, #12]
 800f6aa:	f003 0310 	and.w	r3, r3, #16
 800f6ae:	2b10      	cmp	r3, #16
 800f6b0:	d11b      	bne.n	800f6ea <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	f06f 0210 	mvn.w	r2, #16
 800f6ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	2208      	movs	r2, #8
 800f6c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	69db      	ldr	r3, [r3, #28]
 800f6c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d003      	beq.n	800f6d8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f6d0:	6878      	ldr	r0, [r7, #4]
 800f6d2:	f000 f90b 	bl	800f8ec <HAL_TIM_IC_CaptureCallback>
 800f6d6:	e005      	b.n	800f6e4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f6d8:	6878      	ldr	r0, [r7, #4]
 800f6da:	f000 f8fd 	bl	800f8d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f6de:	6878      	ldr	r0, [r7, #4]
 800f6e0:	f000 f90e 	bl	800f900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	691b      	ldr	r3, [r3, #16]
 800f6f0:	f003 0301 	and.w	r3, r3, #1
 800f6f4:	2b01      	cmp	r3, #1
 800f6f6:	d10e      	bne.n	800f716 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	68db      	ldr	r3, [r3, #12]
 800f6fe:	f003 0301 	and.w	r3, r3, #1
 800f702:	2b01      	cmp	r3, #1
 800f704:	d107      	bne.n	800f716 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	f06f 0201 	mvn.w	r2, #1
 800f70e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	f000 f8d7 	bl	800f8c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	691b      	ldr	r3, [r3, #16]
 800f71c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f720:	2b80      	cmp	r3, #128	; 0x80
 800f722:	d10e      	bne.n	800f742 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	68db      	ldr	r3, [r3, #12]
 800f72a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f72e:	2b80      	cmp	r3, #128	; 0x80
 800f730:	d107      	bne.n	800f742 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f73a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f73c:	6878      	ldr	r0, [r7, #4]
 800f73e:	f000 fceb 	bl	8010118 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	691b      	ldr	r3, [r3, #16]
 800f748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f74c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f750:	d10e      	bne.n	800f770 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	68db      	ldr	r3, [r3, #12]
 800f758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f75c:	2b80      	cmp	r3, #128	; 0x80
 800f75e:	d107      	bne.n	800f770 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f76a:	6878      	ldr	r0, [r7, #4]
 800f76c:	f000 fcde 	bl	801012c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	691b      	ldr	r3, [r3, #16]
 800f776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f77a:	2b40      	cmp	r3, #64	; 0x40
 800f77c:	d10e      	bne.n	800f79c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	68db      	ldr	r3, [r3, #12]
 800f784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f788:	2b40      	cmp	r3, #64	; 0x40
 800f78a:	d107      	bne.n	800f79c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f796:	6878      	ldr	r0, [r7, #4]
 800f798:	f000 f8bc 	bl	800f914 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	691b      	ldr	r3, [r3, #16]
 800f7a2:	f003 0320 	and.w	r3, r3, #32
 800f7a6:	2b20      	cmp	r3, #32
 800f7a8:	d10e      	bne.n	800f7c8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	68db      	ldr	r3, [r3, #12]
 800f7b0:	f003 0320 	and.w	r3, r3, #32
 800f7b4:	2b20      	cmp	r3, #32
 800f7b6:	d107      	bne.n	800f7c8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	f06f 0220 	mvn.w	r2, #32
 800f7c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f7c2:	6878      	ldr	r0, [r7, #4]
 800f7c4:	f000 fc9e 	bl	8010104 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f7c8:	bf00      	nop
 800f7ca:	3708      	adds	r7, #8
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}

0800f7d0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b086      	sub	sp, #24
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	60f8      	str	r0, [r7, #12]
 800f7d8:	60b9      	str	r1, [r7, #8]
 800f7da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f7dc:	2300      	movs	r3, #0
 800f7de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f7e6:	2b01      	cmp	r3, #1
 800f7e8:	d101      	bne.n	800f7ee <HAL_TIM_OC_ConfigChannel+0x1e>
 800f7ea:	2302      	movs	r3, #2
 800f7ec:	e066      	b.n	800f8bc <HAL_TIM_OC_ConfigChannel+0xec>
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	2201      	movs	r2, #1
 800f7f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	2b14      	cmp	r3, #20
 800f7fa:	d857      	bhi.n	800f8ac <HAL_TIM_OC_ConfigChannel+0xdc>
 800f7fc:	a201      	add	r2, pc, #4	; (adr r2, 800f804 <HAL_TIM_OC_ConfigChannel+0x34>)
 800f7fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f802:	bf00      	nop
 800f804:	0800f859 	.word	0x0800f859
 800f808:	0800f8ad 	.word	0x0800f8ad
 800f80c:	0800f8ad 	.word	0x0800f8ad
 800f810:	0800f8ad 	.word	0x0800f8ad
 800f814:	0800f867 	.word	0x0800f867
 800f818:	0800f8ad 	.word	0x0800f8ad
 800f81c:	0800f8ad 	.word	0x0800f8ad
 800f820:	0800f8ad 	.word	0x0800f8ad
 800f824:	0800f875 	.word	0x0800f875
 800f828:	0800f8ad 	.word	0x0800f8ad
 800f82c:	0800f8ad 	.word	0x0800f8ad
 800f830:	0800f8ad 	.word	0x0800f8ad
 800f834:	0800f883 	.word	0x0800f883
 800f838:	0800f8ad 	.word	0x0800f8ad
 800f83c:	0800f8ad 	.word	0x0800f8ad
 800f840:	0800f8ad 	.word	0x0800f8ad
 800f844:	0800f891 	.word	0x0800f891
 800f848:	0800f8ad 	.word	0x0800f8ad
 800f84c:	0800f8ad 	.word	0x0800f8ad
 800f850:	0800f8ad 	.word	0x0800f8ad
 800f854:	0800f89f 	.word	0x0800f89f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	68b9      	ldr	r1, [r7, #8]
 800f85e:	4618      	mov	r0, r3
 800f860:	f000 f8fc 	bl	800fa5c <TIM_OC1_SetConfig>
      break;
 800f864:	e025      	b.n	800f8b2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	68b9      	ldr	r1, [r7, #8]
 800f86c:	4618      	mov	r0, r3
 800f86e:	f000 f985 	bl	800fb7c <TIM_OC2_SetConfig>
      break;
 800f872:	e01e      	b.n	800f8b2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	68b9      	ldr	r1, [r7, #8]
 800f87a:	4618      	mov	r0, r3
 800f87c:	f000 fa08 	bl	800fc90 <TIM_OC3_SetConfig>
      break;
 800f880:	e017      	b.n	800f8b2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	68b9      	ldr	r1, [r7, #8]
 800f888:	4618      	mov	r0, r3
 800f88a:	f000 fa89 	bl	800fda0 <TIM_OC4_SetConfig>
      break;
 800f88e:	e010      	b.n	800f8b2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	68b9      	ldr	r1, [r7, #8]
 800f896:	4618      	mov	r0, r3
 800f898:	f000 faec 	bl	800fe74 <TIM_OC5_SetConfig>
      break;
 800f89c:	e009      	b.n	800f8b2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	68b9      	ldr	r1, [r7, #8]
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	f000 fb49 	bl	800ff3c <TIM_OC6_SetConfig>
      break;
 800f8aa:	e002      	b.n	800f8b2 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800f8ac:	2301      	movs	r3, #1
 800f8ae:	75fb      	strb	r3, [r7, #23]
      break;
 800f8b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f8ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8bc:	4618      	mov	r0, r3
 800f8be:	3718      	adds	r7, #24
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	bd80      	pop	{r7, pc}

0800f8c4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f8c4:	b480      	push	{r7}
 800f8c6:	b083      	sub	sp, #12
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f8cc:	bf00      	nop
 800f8ce:	370c      	adds	r7, #12
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d6:	4770      	bx	lr

0800f8d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f8d8:	b480      	push	{r7}
 800f8da:	b083      	sub	sp, #12
 800f8dc:	af00      	add	r7, sp, #0
 800f8de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f8e0:	bf00      	nop
 800f8e2:	370c      	adds	r7, #12
 800f8e4:	46bd      	mov	sp, r7
 800f8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ea:	4770      	bx	lr

0800f8ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f8ec:	b480      	push	{r7}
 800f8ee:	b083      	sub	sp, #12
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f8f4:	bf00      	nop
 800f8f6:	370c      	adds	r7, #12
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fe:	4770      	bx	lr

0800f900 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f900:	b480      	push	{r7}
 800f902:	b083      	sub	sp, #12
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f908:	bf00      	nop
 800f90a:	370c      	adds	r7, #12
 800f90c:	46bd      	mov	sp, r7
 800f90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f912:	4770      	bx	lr

0800f914 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f914:	b480      	push	{r7}
 800f916:	b083      	sub	sp, #12
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f91c:	bf00      	nop
 800f91e:	370c      	adds	r7, #12
 800f920:	46bd      	mov	sp, r7
 800f922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f926:	4770      	bx	lr

0800f928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f928:	b480      	push	{r7}
 800f92a:	b085      	sub	sp, #20
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	6078      	str	r0, [r7, #4]
 800f930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	4a40      	ldr	r2, [pc, #256]	; (800fa3c <TIM_Base_SetConfig+0x114>)
 800f93c:	4293      	cmp	r3, r2
 800f93e:	d013      	beq.n	800f968 <TIM_Base_SetConfig+0x40>
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f946:	d00f      	beq.n	800f968 <TIM_Base_SetConfig+0x40>
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	4a3d      	ldr	r2, [pc, #244]	; (800fa40 <TIM_Base_SetConfig+0x118>)
 800f94c:	4293      	cmp	r3, r2
 800f94e:	d00b      	beq.n	800f968 <TIM_Base_SetConfig+0x40>
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	4a3c      	ldr	r2, [pc, #240]	; (800fa44 <TIM_Base_SetConfig+0x11c>)
 800f954:	4293      	cmp	r3, r2
 800f956:	d007      	beq.n	800f968 <TIM_Base_SetConfig+0x40>
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	4a3b      	ldr	r2, [pc, #236]	; (800fa48 <TIM_Base_SetConfig+0x120>)
 800f95c:	4293      	cmp	r3, r2
 800f95e:	d003      	beq.n	800f968 <TIM_Base_SetConfig+0x40>
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	4a3a      	ldr	r2, [pc, #232]	; (800fa4c <TIM_Base_SetConfig+0x124>)
 800f964:	4293      	cmp	r3, r2
 800f966:	d108      	bne.n	800f97a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f96e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	685b      	ldr	r3, [r3, #4]
 800f974:	68fa      	ldr	r2, [r7, #12]
 800f976:	4313      	orrs	r3, r2
 800f978:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	4a2f      	ldr	r2, [pc, #188]	; (800fa3c <TIM_Base_SetConfig+0x114>)
 800f97e:	4293      	cmp	r3, r2
 800f980:	d01f      	beq.n	800f9c2 <TIM_Base_SetConfig+0x9a>
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f988:	d01b      	beq.n	800f9c2 <TIM_Base_SetConfig+0x9a>
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	4a2c      	ldr	r2, [pc, #176]	; (800fa40 <TIM_Base_SetConfig+0x118>)
 800f98e:	4293      	cmp	r3, r2
 800f990:	d017      	beq.n	800f9c2 <TIM_Base_SetConfig+0x9a>
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	4a2b      	ldr	r2, [pc, #172]	; (800fa44 <TIM_Base_SetConfig+0x11c>)
 800f996:	4293      	cmp	r3, r2
 800f998:	d013      	beq.n	800f9c2 <TIM_Base_SetConfig+0x9a>
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	4a2a      	ldr	r2, [pc, #168]	; (800fa48 <TIM_Base_SetConfig+0x120>)
 800f99e:	4293      	cmp	r3, r2
 800f9a0:	d00f      	beq.n	800f9c2 <TIM_Base_SetConfig+0x9a>
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	4a29      	ldr	r2, [pc, #164]	; (800fa4c <TIM_Base_SetConfig+0x124>)
 800f9a6:	4293      	cmp	r3, r2
 800f9a8:	d00b      	beq.n	800f9c2 <TIM_Base_SetConfig+0x9a>
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	4a28      	ldr	r2, [pc, #160]	; (800fa50 <TIM_Base_SetConfig+0x128>)
 800f9ae:	4293      	cmp	r3, r2
 800f9b0:	d007      	beq.n	800f9c2 <TIM_Base_SetConfig+0x9a>
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	4a27      	ldr	r2, [pc, #156]	; (800fa54 <TIM_Base_SetConfig+0x12c>)
 800f9b6:	4293      	cmp	r3, r2
 800f9b8:	d003      	beq.n	800f9c2 <TIM_Base_SetConfig+0x9a>
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	4a26      	ldr	r2, [pc, #152]	; (800fa58 <TIM_Base_SetConfig+0x130>)
 800f9be:	4293      	cmp	r3, r2
 800f9c0:	d108      	bne.n	800f9d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f9c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	68db      	ldr	r3, [r3, #12]
 800f9ce:	68fa      	ldr	r2, [r7, #12]
 800f9d0:	4313      	orrs	r3, r2
 800f9d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f9da:	683b      	ldr	r3, [r7, #0]
 800f9dc:	695b      	ldr	r3, [r3, #20]
 800f9de:	4313      	orrs	r3, r2
 800f9e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	68fa      	ldr	r2, [r7, #12]
 800f9e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f9e8:	683b      	ldr	r3, [r7, #0]
 800f9ea:	689a      	ldr	r2, [r3, #8]
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	681a      	ldr	r2, [r3, #0]
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	4a10      	ldr	r2, [pc, #64]	; (800fa3c <TIM_Base_SetConfig+0x114>)
 800f9fc:	4293      	cmp	r3, r2
 800f9fe:	d00f      	beq.n	800fa20 <TIM_Base_SetConfig+0xf8>
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	4a12      	ldr	r2, [pc, #72]	; (800fa4c <TIM_Base_SetConfig+0x124>)
 800fa04:	4293      	cmp	r3, r2
 800fa06:	d00b      	beq.n	800fa20 <TIM_Base_SetConfig+0xf8>
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	4a11      	ldr	r2, [pc, #68]	; (800fa50 <TIM_Base_SetConfig+0x128>)
 800fa0c:	4293      	cmp	r3, r2
 800fa0e:	d007      	beq.n	800fa20 <TIM_Base_SetConfig+0xf8>
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	4a10      	ldr	r2, [pc, #64]	; (800fa54 <TIM_Base_SetConfig+0x12c>)
 800fa14:	4293      	cmp	r3, r2
 800fa16:	d003      	beq.n	800fa20 <TIM_Base_SetConfig+0xf8>
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	4a0f      	ldr	r2, [pc, #60]	; (800fa58 <TIM_Base_SetConfig+0x130>)
 800fa1c:	4293      	cmp	r3, r2
 800fa1e:	d103      	bne.n	800fa28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	691a      	ldr	r2, [r3, #16]
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	2201      	movs	r2, #1
 800fa2c:	615a      	str	r2, [r3, #20]
}
 800fa2e:	bf00      	nop
 800fa30:	3714      	adds	r7, #20
 800fa32:	46bd      	mov	sp, r7
 800fa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa38:	4770      	bx	lr
 800fa3a:	bf00      	nop
 800fa3c:	40012c00 	.word	0x40012c00
 800fa40:	40000400 	.word	0x40000400
 800fa44:	40000800 	.word	0x40000800
 800fa48:	40000c00 	.word	0x40000c00
 800fa4c:	40013400 	.word	0x40013400
 800fa50:	40014000 	.word	0x40014000
 800fa54:	40014400 	.word	0x40014400
 800fa58:	40014800 	.word	0x40014800

0800fa5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fa5c:	b480      	push	{r7}
 800fa5e:	b087      	sub	sp, #28
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
 800fa64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	6a1b      	ldr	r3, [r3, #32]
 800fa6a:	f023 0201 	bic.w	r2, r3, #1
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	6a1b      	ldr	r3, [r3, #32]
 800fa76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	685b      	ldr	r3, [r3, #4]
 800fa7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	699b      	ldr	r3, [r3, #24]
 800fa82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fa8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	f023 0303 	bic.w	r3, r3, #3
 800fa96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fa98:	683b      	ldr	r3, [r7, #0]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	68fa      	ldr	r2, [r7, #12]
 800fa9e:	4313      	orrs	r3, r2
 800faa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800faa2:	697b      	ldr	r3, [r7, #20]
 800faa4:	f023 0302 	bic.w	r3, r3, #2
 800faa8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800faaa:	683b      	ldr	r3, [r7, #0]
 800faac:	689b      	ldr	r3, [r3, #8]
 800faae:	697a      	ldr	r2, [r7, #20]
 800fab0:	4313      	orrs	r3, r2
 800fab2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	4a2c      	ldr	r2, [pc, #176]	; (800fb68 <TIM_OC1_SetConfig+0x10c>)
 800fab8:	4293      	cmp	r3, r2
 800faba:	d00f      	beq.n	800fadc <TIM_OC1_SetConfig+0x80>
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	4a2b      	ldr	r2, [pc, #172]	; (800fb6c <TIM_OC1_SetConfig+0x110>)
 800fac0:	4293      	cmp	r3, r2
 800fac2:	d00b      	beq.n	800fadc <TIM_OC1_SetConfig+0x80>
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	4a2a      	ldr	r2, [pc, #168]	; (800fb70 <TIM_OC1_SetConfig+0x114>)
 800fac8:	4293      	cmp	r3, r2
 800faca:	d007      	beq.n	800fadc <TIM_OC1_SetConfig+0x80>
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	4a29      	ldr	r2, [pc, #164]	; (800fb74 <TIM_OC1_SetConfig+0x118>)
 800fad0:	4293      	cmp	r3, r2
 800fad2:	d003      	beq.n	800fadc <TIM_OC1_SetConfig+0x80>
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	4a28      	ldr	r2, [pc, #160]	; (800fb78 <TIM_OC1_SetConfig+0x11c>)
 800fad8:	4293      	cmp	r3, r2
 800fada:	d10c      	bne.n	800faf6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fadc:	697b      	ldr	r3, [r7, #20]
 800fade:	f023 0308 	bic.w	r3, r3, #8
 800fae2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fae4:	683b      	ldr	r3, [r7, #0]
 800fae6:	68db      	ldr	r3, [r3, #12]
 800fae8:	697a      	ldr	r2, [r7, #20]
 800faea:	4313      	orrs	r3, r2
 800faec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	f023 0304 	bic.w	r3, r3, #4
 800faf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	4a1b      	ldr	r2, [pc, #108]	; (800fb68 <TIM_OC1_SetConfig+0x10c>)
 800fafa:	4293      	cmp	r3, r2
 800fafc:	d00f      	beq.n	800fb1e <TIM_OC1_SetConfig+0xc2>
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	4a1a      	ldr	r2, [pc, #104]	; (800fb6c <TIM_OC1_SetConfig+0x110>)
 800fb02:	4293      	cmp	r3, r2
 800fb04:	d00b      	beq.n	800fb1e <TIM_OC1_SetConfig+0xc2>
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	4a19      	ldr	r2, [pc, #100]	; (800fb70 <TIM_OC1_SetConfig+0x114>)
 800fb0a:	4293      	cmp	r3, r2
 800fb0c:	d007      	beq.n	800fb1e <TIM_OC1_SetConfig+0xc2>
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	4a18      	ldr	r2, [pc, #96]	; (800fb74 <TIM_OC1_SetConfig+0x118>)
 800fb12:	4293      	cmp	r3, r2
 800fb14:	d003      	beq.n	800fb1e <TIM_OC1_SetConfig+0xc2>
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	4a17      	ldr	r2, [pc, #92]	; (800fb78 <TIM_OC1_SetConfig+0x11c>)
 800fb1a:	4293      	cmp	r3, r2
 800fb1c:	d111      	bne.n	800fb42 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fb1e:	693b      	ldr	r3, [r7, #16]
 800fb20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fb24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fb26:	693b      	ldr	r3, [r7, #16]
 800fb28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fb2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fb2e:	683b      	ldr	r3, [r7, #0]
 800fb30:	695b      	ldr	r3, [r3, #20]
 800fb32:	693a      	ldr	r2, [r7, #16]
 800fb34:	4313      	orrs	r3, r2
 800fb36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	699b      	ldr	r3, [r3, #24]
 800fb3c:	693a      	ldr	r2, [r7, #16]
 800fb3e:	4313      	orrs	r3, r2
 800fb40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	693a      	ldr	r2, [r7, #16]
 800fb46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	68fa      	ldr	r2, [r7, #12]
 800fb4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fb4e:	683b      	ldr	r3, [r7, #0]
 800fb50:	685a      	ldr	r2, [r3, #4]
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	697a      	ldr	r2, [r7, #20]
 800fb5a:	621a      	str	r2, [r3, #32]
}
 800fb5c:	bf00      	nop
 800fb5e:	371c      	adds	r7, #28
 800fb60:	46bd      	mov	sp, r7
 800fb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb66:	4770      	bx	lr
 800fb68:	40012c00 	.word	0x40012c00
 800fb6c:	40013400 	.word	0x40013400
 800fb70:	40014000 	.word	0x40014000
 800fb74:	40014400 	.word	0x40014400
 800fb78:	40014800 	.word	0x40014800

0800fb7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fb7c:	b480      	push	{r7}
 800fb7e:	b087      	sub	sp, #28
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	6078      	str	r0, [r7, #4]
 800fb84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	6a1b      	ldr	r3, [r3, #32]
 800fb8a:	f023 0210 	bic.w	r2, r3, #16
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	6a1b      	ldr	r3, [r3, #32]
 800fb96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	685b      	ldr	r3, [r3, #4]
 800fb9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	699b      	ldr	r3, [r3, #24]
 800fba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fbaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fbae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fbb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fbb8:	683b      	ldr	r3, [r7, #0]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	021b      	lsls	r3, r3, #8
 800fbbe:	68fa      	ldr	r2, [r7, #12]
 800fbc0:	4313      	orrs	r3, r2
 800fbc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fbc4:	697b      	ldr	r3, [r7, #20]
 800fbc6:	f023 0320 	bic.w	r3, r3, #32
 800fbca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	689b      	ldr	r3, [r3, #8]
 800fbd0:	011b      	lsls	r3, r3, #4
 800fbd2:	697a      	ldr	r2, [r7, #20]
 800fbd4:	4313      	orrs	r3, r2
 800fbd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	4a28      	ldr	r2, [pc, #160]	; (800fc7c <TIM_OC2_SetConfig+0x100>)
 800fbdc:	4293      	cmp	r3, r2
 800fbde:	d003      	beq.n	800fbe8 <TIM_OC2_SetConfig+0x6c>
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	4a27      	ldr	r2, [pc, #156]	; (800fc80 <TIM_OC2_SetConfig+0x104>)
 800fbe4:	4293      	cmp	r3, r2
 800fbe6:	d10d      	bne.n	800fc04 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fbe8:	697b      	ldr	r3, [r7, #20]
 800fbea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fbee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fbf0:	683b      	ldr	r3, [r7, #0]
 800fbf2:	68db      	ldr	r3, [r3, #12]
 800fbf4:	011b      	lsls	r3, r3, #4
 800fbf6:	697a      	ldr	r2, [r7, #20]
 800fbf8:	4313      	orrs	r3, r2
 800fbfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fbfc:	697b      	ldr	r3, [r7, #20]
 800fbfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fc02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	4a1d      	ldr	r2, [pc, #116]	; (800fc7c <TIM_OC2_SetConfig+0x100>)
 800fc08:	4293      	cmp	r3, r2
 800fc0a:	d00f      	beq.n	800fc2c <TIM_OC2_SetConfig+0xb0>
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	4a1c      	ldr	r2, [pc, #112]	; (800fc80 <TIM_OC2_SetConfig+0x104>)
 800fc10:	4293      	cmp	r3, r2
 800fc12:	d00b      	beq.n	800fc2c <TIM_OC2_SetConfig+0xb0>
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	4a1b      	ldr	r2, [pc, #108]	; (800fc84 <TIM_OC2_SetConfig+0x108>)
 800fc18:	4293      	cmp	r3, r2
 800fc1a:	d007      	beq.n	800fc2c <TIM_OC2_SetConfig+0xb0>
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	4a1a      	ldr	r2, [pc, #104]	; (800fc88 <TIM_OC2_SetConfig+0x10c>)
 800fc20:	4293      	cmp	r3, r2
 800fc22:	d003      	beq.n	800fc2c <TIM_OC2_SetConfig+0xb0>
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	4a19      	ldr	r2, [pc, #100]	; (800fc8c <TIM_OC2_SetConfig+0x110>)
 800fc28:	4293      	cmp	r3, r2
 800fc2a:	d113      	bne.n	800fc54 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fc2c:	693b      	ldr	r3, [r7, #16]
 800fc2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fc32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fc34:	693b      	ldr	r3, [r7, #16]
 800fc36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fc3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fc3c:	683b      	ldr	r3, [r7, #0]
 800fc3e:	695b      	ldr	r3, [r3, #20]
 800fc40:	009b      	lsls	r3, r3, #2
 800fc42:	693a      	ldr	r2, [r7, #16]
 800fc44:	4313      	orrs	r3, r2
 800fc46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fc48:	683b      	ldr	r3, [r7, #0]
 800fc4a:	699b      	ldr	r3, [r3, #24]
 800fc4c:	009b      	lsls	r3, r3, #2
 800fc4e:	693a      	ldr	r2, [r7, #16]
 800fc50:	4313      	orrs	r3, r2
 800fc52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	693a      	ldr	r2, [r7, #16]
 800fc58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	68fa      	ldr	r2, [r7, #12]
 800fc5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	685a      	ldr	r2, [r3, #4]
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	697a      	ldr	r2, [r7, #20]
 800fc6c:	621a      	str	r2, [r3, #32]
}
 800fc6e:	bf00      	nop
 800fc70:	371c      	adds	r7, #28
 800fc72:	46bd      	mov	sp, r7
 800fc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc78:	4770      	bx	lr
 800fc7a:	bf00      	nop
 800fc7c:	40012c00 	.word	0x40012c00
 800fc80:	40013400 	.word	0x40013400
 800fc84:	40014000 	.word	0x40014000
 800fc88:	40014400 	.word	0x40014400
 800fc8c:	40014800 	.word	0x40014800

0800fc90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fc90:	b480      	push	{r7}
 800fc92:	b087      	sub	sp, #28
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]
 800fc98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	6a1b      	ldr	r3, [r3, #32]
 800fc9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	6a1b      	ldr	r3, [r3, #32]
 800fcaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	685b      	ldr	r3, [r3, #4]
 800fcb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	69db      	ldr	r3, [r3, #28]
 800fcb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fcbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fcc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	f023 0303 	bic.w	r3, r3, #3
 800fcca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fccc:	683b      	ldr	r3, [r7, #0]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	68fa      	ldr	r2, [r7, #12]
 800fcd2:	4313      	orrs	r3, r2
 800fcd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fcd6:	697b      	ldr	r3, [r7, #20]
 800fcd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fcdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fcde:	683b      	ldr	r3, [r7, #0]
 800fce0:	689b      	ldr	r3, [r3, #8]
 800fce2:	021b      	lsls	r3, r3, #8
 800fce4:	697a      	ldr	r2, [r7, #20]
 800fce6:	4313      	orrs	r3, r2
 800fce8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	4a27      	ldr	r2, [pc, #156]	; (800fd8c <TIM_OC3_SetConfig+0xfc>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d003      	beq.n	800fcfa <TIM_OC3_SetConfig+0x6a>
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	4a26      	ldr	r2, [pc, #152]	; (800fd90 <TIM_OC3_SetConfig+0x100>)
 800fcf6:	4293      	cmp	r3, r2
 800fcf8:	d10d      	bne.n	800fd16 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fd00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	68db      	ldr	r3, [r3, #12]
 800fd06:	021b      	lsls	r3, r3, #8
 800fd08:	697a      	ldr	r2, [r7, #20]
 800fd0a:	4313      	orrs	r3, r2
 800fd0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fd0e:	697b      	ldr	r3, [r7, #20]
 800fd10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fd14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	4a1c      	ldr	r2, [pc, #112]	; (800fd8c <TIM_OC3_SetConfig+0xfc>)
 800fd1a:	4293      	cmp	r3, r2
 800fd1c:	d00f      	beq.n	800fd3e <TIM_OC3_SetConfig+0xae>
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	4a1b      	ldr	r2, [pc, #108]	; (800fd90 <TIM_OC3_SetConfig+0x100>)
 800fd22:	4293      	cmp	r3, r2
 800fd24:	d00b      	beq.n	800fd3e <TIM_OC3_SetConfig+0xae>
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	4a1a      	ldr	r2, [pc, #104]	; (800fd94 <TIM_OC3_SetConfig+0x104>)
 800fd2a:	4293      	cmp	r3, r2
 800fd2c:	d007      	beq.n	800fd3e <TIM_OC3_SetConfig+0xae>
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	4a19      	ldr	r2, [pc, #100]	; (800fd98 <TIM_OC3_SetConfig+0x108>)
 800fd32:	4293      	cmp	r3, r2
 800fd34:	d003      	beq.n	800fd3e <TIM_OC3_SetConfig+0xae>
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	4a18      	ldr	r2, [pc, #96]	; (800fd9c <TIM_OC3_SetConfig+0x10c>)
 800fd3a:	4293      	cmp	r3, r2
 800fd3c:	d113      	bne.n	800fd66 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fd3e:	693b      	ldr	r3, [r7, #16]
 800fd40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fd44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fd46:	693b      	ldr	r3, [r7, #16]
 800fd48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fd4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fd4e:	683b      	ldr	r3, [r7, #0]
 800fd50:	695b      	ldr	r3, [r3, #20]
 800fd52:	011b      	lsls	r3, r3, #4
 800fd54:	693a      	ldr	r2, [r7, #16]
 800fd56:	4313      	orrs	r3, r2
 800fd58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fd5a:	683b      	ldr	r3, [r7, #0]
 800fd5c:	699b      	ldr	r3, [r3, #24]
 800fd5e:	011b      	lsls	r3, r3, #4
 800fd60:	693a      	ldr	r2, [r7, #16]
 800fd62:	4313      	orrs	r3, r2
 800fd64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	693a      	ldr	r2, [r7, #16]
 800fd6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	68fa      	ldr	r2, [r7, #12]
 800fd70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	685a      	ldr	r2, [r3, #4]
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	697a      	ldr	r2, [r7, #20]
 800fd7e:	621a      	str	r2, [r3, #32]
}
 800fd80:	bf00      	nop
 800fd82:	371c      	adds	r7, #28
 800fd84:	46bd      	mov	sp, r7
 800fd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8a:	4770      	bx	lr
 800fd8c:	40012c00 	.word	0x40012c00
 800fd90:	40013400 	.word	0x40013400
 800fd94:	40014000 	.word	0x40014000
 800fd98:	40014400 	.word	0x40014400
 800fd9c:	40014800 	.word	0x40014800

0800fda0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fda0:	b480      	push	{r7}
 800fda2:	b087      	sub	sp, #28
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
 800fda8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	6a1b      	ldr	r3, [r3, #32]
 800fdae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	6a1b      	ldr	r3, [r3, #32]
 800fdba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	685b      	ldr	r3, [r3, #4]
 800fdc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	69db      	ldr	r3, [r3, #28]
 800fdc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fdce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fdd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fdda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	021b      	lsls	r3, r3, #8
 800fde2:	68fa      	ldr	r2, [r7, #12]
 800fde4:	4313      	orrs	r3, r2
 800fde6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fde8:	693b      	ldr	r3, [r7, #16]
 800fdea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fdee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	689b      	ldr	r3, [r3, #8]
 800fdf4:	031b      	lsls	r3, r3, #12
 800fdf6:	693a      	ldr	r2, [r7, #16]
 800fdf8:	4313      	orrs	r3, r2
 800fdfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	4a18      	ldr	r2, [pc, #96]	; (800fe60 <TIM_OC4_SetConfig+0xc0>)
 800fe00:	4293      	cmp	r3, r2
 800fe02:	d00f      	beq.n	800fe24 <TIM_OC4_SetConfig+0x84>
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	4a17      	ldr	r2, [pc, #92]	; (800fe64 <TIM_OC4_SetConfig+0xc4>)
 800fe08:	4293      	cmp	r3, r2
 800fe0a:	d00b      	beq.n	800fe24 <TIM_OC4_SetConfig+0x84>
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	4a16      	ldr	r2, [pc, #88]	; (800fe68 <TIM_OC4_SetConfig+0xc8>)
 800fe10:	4293      	cmp	r3, r2
 800fe12:	d007      	beq.n	800fe24 <TIM_OC4_SetConfig+0x84>
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	4a15      	ldr	r2, [pc, #84]	; (800fe6c <TIM_OC4_SetConfig+0xcc>)
 800fe18:	4293      	cmp	r3, r2
 800fe1a:	d003      	beq.n	800fe24 <TIM_OC4_SetConfig+0x84>
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	4a14      	ldr	r2, [pc, #80]	; (800fe70 <TIM_OC4_SetConfig+0xd0>)
 800fe20:	4293      	cmp	r3, r2
 800fe22:	d109      	bne.n	800fe38 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fe24:	697b      	ldr	r3, [r7, #20]
 800fe26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fe2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fe2c:	683b      	ldr	r3, [r7, #0]
 800fe2e:	695b      	ldr	r3, [r3, #20]
 800fe30:	019b      	lsls	r3, r3, #6
 800fe32:	697a      	ldr	r2, [r7, #20]
 800fe34:	4313      	orrs	r3, r2
 800fe36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	697a      	ldr	r2, [r7, #20]
 800fe3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	68fa      	ldr	r2, [r7, #12]
 800fe42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fe44:	683b      	ldr	r3, [r7, #0]
 800fe46:	685a      	ldr	r2, [r3, #4]
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	693a      	ldr	r2, [r7, #16]
 800fe50:	621a      	str	r2, [r3, #32]
}
 800fe52:	bf00      	nop
 800fe54:	371c      	adds	r7, #28
 800fe56:	46bd      	mov	sp, r7
 800fe58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe5c:	4770      	bx	lr
 800fe5e:	bf00      	nop
 800fe60:	40012c00 	.word	0x40012c00
 800fe64:	40013400 	.word	0x40013400
 800fe68:	40014000 	.word	0x40014000
 800fe6c:	40014400 	.word	0x40014400
 800fe70:	40014800 	.word	0x40014800

0800fe74 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fe74:	b480      	push	{r7}
 800fe76:	b087      	sub	sp, #28
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	6078      	str	r0, [r7, #4]
 800fe7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	6a1b      	ldr	r3, [r3, #32]
 800fe82:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	6a1b      	ldr	r3, [r3, #32]
 800fe8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	685b      	ldr	r3, [r3, #4]
 800fe94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fea8:	683b      	ldr	r3, [r7, #0]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	68fa      	ldr	r2, [r7, #12]
 800feae:	4313      	orrs	r3, r2
 800feb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800feb2:	693b      	ldr	r3, [r7, #16]
 800feb4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800feb8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800feba:	683b      	ldr	r3, [r7, #0]
 800febc:	689b      	ldr	r3, [r3, #8]
 800febe:	041b      	lsls	r3, r3, #16
 800fec0:	693a      	ldr	r2, [r7, #16]
 800fec2:	4313      	orrs	r3, r2
 800fec4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	4a17      	ldr	r2, [pc, #92]	; (800ff28 <TIM_OC5_SetConfig+0xb4>)
 800feca:	4293      	cmp	r3, r2
 800fecc:	d00f      	beq.n	800feee <TIM_OC5_SetConfig+0x7a>
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	4a16      	ldr	r2, [pc, #88]	; (800ff2c <TIM_OC5_SetConfig+0xb8>)
 800fed2:	4293      	cmp	r3, r2
 800fed4:	d00b      	beq.n	800feee <TIM_OC5_SetConfig+0x7a>
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	4a15      	ldr	r2, [pc, #84]	; (800ff30 <TIM_OC5_SetConfig+0xbc>)
 800feda:	4293      	cmp	r3, r2
 800fedc:	d007      	beq.n	800feee <TIM_OC5_SetConfig+0x7a>
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	4a14      	ldr	r2, [pc, #80]	; (800ff34 <TIM_OC5_SetConfig+0xc0>)
 800fee2:	4293      	cmp	r3, r2
 800fee4:	d003      	beq.n	800feee <TIM_OC5_SetConfig+0x7a>
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	4a13      	ldr	r2, [pc, #76]	; (800ff38 <TIM_OC5_SetConfig+0xc4>)
 800feea:	4293      	cmp	r3, r2
 800feec:	d109      	bne.n	800ff02 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800feee:	697b      	ldr	r3, [r7, #20]
 800fef0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fef4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	695b      	ldr	r3, [r3, #20]
 800fefa:	021b      	lsls	r3, r3, #8
 800fefc:	697a      	ldr	r2, [r7, #20]
 800fefe:	4313      	orrs	r3, r2
 800ff00:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	697a      	ldr	r2, [r7, #20]
 800ff06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	68fa      	ldr	r2, [r7, #12]
 800ff0c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	685a      	ldr	r2, [r3, #4]
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	693a      	ldr	r2, [r7, #16]
 800ff1a:	621a      	str	r2, [r3, #32]
}
 800ff1c:	bf00      	nop
 800ff1e:	371c      	adds	r7, #28
 800ff20:	46bd      	mov	sp, r7
 800ff22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff26:	4770      	bx	lr
 800ff28:	40012c00 	.word	0x40012c00
 800ff2c:	40013400 	.word	0x40013400
 800ff30:	40014000 	.word	0x40014000
 800ff34:	40014400 	.word	0x40014400
 800ff38:	40014800 	.word	0x40014800

0800ff3c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ff3c:	b480      	push	{r7}
 800ff3e:	b087      	sub	sp, #28
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	6078      	str	r0, [r7, #4]
 800ff44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	6a1b      	ldr	r3, [r3, #32]
 800ff4a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	6a1b      	ldr	r3, [r3, #32]
 800ff56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	685b      	ldr	r3, [r3, #4]
 800ff5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ff6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ff6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ff70:	683b      	ldr	r3, [r7, #0]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	021b      	lsls	r3, r3, #8
 800ff76:	68fa      	ldr	r2, [r7, #12]
 800ff78:	4313      	orrs	r3, r2
 800ff7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ff7c:	693b      	ldr	r3, [r7, #16]
 800ff7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ff82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	689b      	ldr	r3, [r3, #8]
 800ff88:	051b      	lsls	r3, r3, #20
 800ff8a:	693a      	ldr	r2, [r7, #16]
 800ff8c:	4313      	orrs	r3, r2
 800ff8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	4a18      	ldr	r2, [pc, #96]	; (800fff4 <TIM_OC6_SetConfig+0xb8>)
 800ff94:	4293      	cmp	r3, r2
 800ff96:	d00f      	beq.n	800ffb8 <TIM_OC6_SetConfig+0x7c>
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	4a17      	ldr	r2, [pc, #92]	; (800fff8 <TIM_OC6_SetConfig+0xbc>)
 800ff9c:	4293      	cmp	r3, r2
 800ff9e:	d00b      	beq.n	800ffb8 <TIM_OC6_SetConfig+0x7c>
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	4a16      	ldr	r2, [pc, #88]	; (800fffc <TIM_OC6_SetConfig+0xc0>)
 800ffa4:	4293      	cmp	r3, r2
 800ffa6:	d007      	beq.n	800ffb8 <TIM_OC6_SetConfig+0x7c>
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	4a15      	ldr	r2, [pc, #84]	; (8010000 <TIM_OC6_SetConfig+0xc4>)
 800ffac:	4293      	cmp	r3, r2
 800ffae:	d003      	beq.n	800ffb8 <TIM_OC6_SetConfig+0x7c>
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	4a14      	ldr	r2, [pc, #80]	; (8010004 <TIM_OC6_SetConfig+0xc8>)
 800ffb4:	4293      	cmp	r3, r2
 800ffb6:	d109      	bne.n	800ffcc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ffb8:	697b      	ldr	r3, [r7, #20]
 800ffba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ffbe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ffc0:	683b      	ldr	r3, [r7, #0]
 800ffc2:	695b      	ldr	r3, [r3, #20]
 800ffc4:	029b      	lsls	r3, r3, #10
 800ffc6:	697a      	ldr	r2, [r7, #20]
 800ffc8:	4313      	orrs	r3, r2
 800ffca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	697a      	ldr	r2, [r7, #20]
 800ffd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	68fa      	ldr	r2, [r7, #12]
 800ffd6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ffd8:	683b      	ldr	r3, [r7, #0]
 800ffda:	685a      	ldr	r2, [r3, #4]
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	693a      	ldr	r2, [r7, #16]
 800ffe4:	621a      	str	r2, [r3, #32]
}
 800ffe6:	bf00      	nop
 800ffe8:	371c      	adds	r7, #28
 800ffea:	46bd      	mov	sp, r7
 800ffec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff0:	4770      	bx	lr
 800fff2:	bf00      	nop
 800fff4:	40012c00 	.word	0x40012c00
 800fff8:	40013400 	.word	0x40013400
 800fffc:	40014000 	.word	0x40014000
 8010000:	40014400 	.word	0x40014400
 8010004:	40014800 	.word	0x40014800

08010008 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010008:	b480      	push	{r7}
 801000a:	b085      	sub	sp, #20
 801000c:	af00      	add	r7, sp, #0
 801000e:	6078      	str	r0, [r7, #4]
 8010010:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010012:	2300      	movs	r3, #0
 8010014:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801001c:	2b01      	cmp	r3, #1
 801001e:	d101      	bne.n	8010024 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010020:	2302      	movs	r3, #2
 8010022:	e065      	b.n	80100f0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	2201      	movs	r2, #1
 8010028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8010032:	683b      	ldr	r3, [r7, #0]
 8010034:	68db      	ldr	r3, [r3, #12]
 8010036:	4313      	orrs	r3, r2
 8010038:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8010040:	683b      	ldr	r3, [r7, #0]
 8010042:	689b      	ldr	r3, [r3, #8]
 8010044:	4313      	orrs	r3, r2
 8010046:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 801004e:	683b      	ldr	r3, [r7, #0]
 8010050:	685b      	ldr	r3, [r3, #4]
 8010052:	4313      	orrs	r3, r2
 8010054:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 801005c:	683b      	ldr	r3, [r7, #0]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	4313      	orrs	r3, r2
 8010062:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801006a:	683b      	ldr	r3, [r7, #0]
 801006c:	691b      	ldr	r3, [r3, #16]
 801006e:	4313      	orrs	r3, r2
 8010070:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	695b      	ldr	r3, [r3, #20]
 801007c:	4313      	orrs	r3, r2
 801007e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8010086:	683b      	ldr	r3, [r7, #0]
 8010088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801008a:	4313      	orrs	r3, r2
 801008c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8010094:	683b      	ldr	r3, [r7, #0]
 8010096:	699b      	ldr	r3, [r3, #24]
 8010098:	041b      	lsls	r3, r3, #16
 801009a:	4313      	orrs	r3, r2
 801009c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	4a16      	ldr	r2, [pc, #88]	; (80100fc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80100a4:	4293      	cmp	r3, r2
 80100a6:	d004      	beq.n	80100b2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	4a14      	ldr	r2, [pc, #80]	; (8010100 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80100ae:	4293      	cmp	r3, r2
 80100b0:	d115      	bne.n	80100de <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80100b8:	683b      	ldr	r3, [r7, #0]
 80100ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100bc:	051b      	lsls	r3, r3, #20
 80100be:	4313      	orrs	r3, r2
 80100c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	69db      	ldr	r3, [r3, #28]
 80100cc:	4313      	orrs	r3, r2
 80100ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80100d6:	683b      	ldr	r3, [r7, #0]
 80100d8:	6a1b      	ldr	r3, [r3, #32]
 80100da:	4313      	orrs	r3, r2
 80100dc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	68fa      	ldr	r2, [r7, #12]
 80100e4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	2200      	movs	r2, #0
 80100ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80100ee:	2300      	movs	r3, #0
}
 80100f0:	4618      	mov	r0, r3
 80100f2:	3714      	adds	r7, #20
 80100f4:	46bd      	mov	sp, r7
 80100f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100fa:	4770      	bx	lr
 80100fc:	40012c00 	.word	0x40012c00
 8010100:	40013400 	.word	0x40013400

08010104 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010104:	b480      	push	{r7}
 8010106:	b083      	sub	sp, #12
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801010c:	bf00      	nop
 801010e:	370c      	adds	r7, #12
 8010110:	46bd      	mov	sp, r7
 8010112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010116:	4770      	bx	lr

08010118 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010118:	b480      	push	{r7}
 801011a:	b083      	sub	sp, #12
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010120:	bf00      	nop
 8010122:	370c      	adds	r7, #12
 8010124:	46bd      	mov	sp, r7
 8010126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012a:	4770      	bx	lr

0801012c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801012c:	b480      	push	{r7}
 801012e:	b083      	sub	sp, #12
 8010130:	af00      	add	r7, sp, #0
 8010132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010134:	bf00      	nop
 8010136:	370c      	adds	r7, #12
 8010138:	46bd      	mov	sp, r7
 801013a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013e:	4770      	bx	lr

08010140 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b082      	sub	sp, #8
 8010144:	af00      	add	r7, sp, #0
 8010146:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d101      	bne.n	8010152 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801014e:	2301      	movs	r3, #1
 8010150:	e042      	b.n	80101d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010158:	2b00      	cmp	r3, #0
 801015a:	d106      	bne.n	801016a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	2200      	movs	r2, #0
 8010160:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010164:	6878      	ldr	r0, [r7, #4]
 8010166:	f7f4 fd13 	bl	8004b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	2224      	movs	r2, #36	; 0x24
 801016e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	681a      	ldr	r2, [r3, #0]
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	f022 0201 	bic.w	r2, r2, #1
 8010180:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f000 fb64 	bl	8010850 <UART_SetConfig>
 8010188:	4603      	mov	r3, r0
 801018a:	2b01      	cmp	r3, #1
 801018c:	d101      	bne.n	8010192 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 801018e:	2301      	movs	r3, #1
 8010190:	e022      	b.n	80101d8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010196:	2b00      	cmp	r3, #0
 8010198:	d002      	beq.n	80101a0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 801019a:	6878      	ldr	r0, [r7, #4]
 801019c:	f000 fe54 	bl	8010e48 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	685a      	ldr	r2, [r3, #4]
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80101ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	689a      	ldr	r2, [r3, #8]
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80101be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	681a      	ldr	r2, [r3, #0]
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	f042 0201 	orr.w	r2, r2, #1
 80101ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80101d0:	6878      	ldr	r0, [r7, #4]
 80101d2:	f000 fedb 	bl	8010f8c <UART_CheckIdleState>
 80101d6:	4603      	mov	r3, r0
}
 80101d8:	4618      	mov	r0, r3
 80101da:	3708      	adds	r7, #8
 80101dc:	46bd      	mov	sp, r7
 80101de:	bd80      	pop	{r7, pc}

080101e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80101e0:	b580      	push	{r7, lr}
 80101e2:	b0ba      	sub	sp, #232	; 0xe8
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	69db      	ldr	r3, [r3, #28]
 80101ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	689b      	ldr	r3, [r3, #8]
 8010202:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010206:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 801020a:	f640 030f 	movw	r3, #2063	; 0x80f
 801020e:	4013      	ands	r3, r2
 8010210:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8010214:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010218:	2b00      	cmp	r3, #0
 801021a:	d11b      	bne.n	8010254 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801021c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010220:	f003 0320 	and.w	r3, r3, #32
 8010224:	2b00      	cmp	r3, #0
 8010226:	d015      	beq.n	8010254 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801022c:	f003 0320 	and.w	r3, r3, #32
 8010230:	2b00      	cmp	r3, #0
 8010232:	d105      	bne.n	8010240 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010234:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801023c:	2b00      	cmp	r3, #0
 801023e:	d009      	beq.n	8010254 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010244:	2b00      	cmp	r3, #0
 8010246:	f000 82d6 	beq.w	80107f6 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801024e:	6878      	ldr	r0, [r7, #4]
 8010250:	4798      	blx	r3
      }
      return;
 8010252:	e2d0      	b.n	80107f6 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8010254:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010258:	2b00      	cmp	r3, #0
 801025a:	f000 811f 	beq.w	801049c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801025e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8010262:	4b8b      	ldr	r3, [pc, #556]	; (8010490 <HAL_UART_IRQHandler+0x2b0>)
 8010264:	4013      	ands	r3, r2
 8010266:	2b00      	cmp	r3, #0
 8010268:	d106      	bne.n	8010278 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801026a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 801026e:	4b89      	ldr	r3, [pc, #548]	; (8010494 <HAL_UART_IRQHandler+0x2b4>)
 8010270:	4013      	ands	r3, r2
 8010272:	2b00      	cmp	r3, #0
 8010274:	f000 8112 	beq.w	801049c <HAL_UART_IRQHandler+0x2bc>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801027c:	f003 0301 	and.w	r3, r3, #1
 8010280:	2b00      	cmp	r3, #0
 8010282:	d011      	beq.n	80102a8 <HAL_UART_IRQHandler+0xc8>
 8010284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801028c:	2b00      	cmp	r3, #0
 801028e:	d00b      	beq.n	80102a8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	2201      	movs	r2, #1
 8010296:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801029e:	f043 0201 	orr.w	r2, r3, #1
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80102a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80102ac:	f003 0302 	and.w	r3, r3, #2
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d011      	beq.n	80102d8 <HAL_UART_IRQHandler+0xf8>
 80102b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80102b8:	f003 0301 	and.w	r3, r3, #1
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d00b      	beq.n	80102d8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	2202      	movs	r2, #2
 80102c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80102ce:	f043 0204 	orr.w	r2, r3, #4
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80102d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80102dc:	f003 0304 	and.w	r3, r3, #4
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d011      	beq.n	8010308 <HAL_UART_IRQHandler+0x128>
 80102e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80102e8:	f003 0301 	and.w	r3, r3, #1
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d00b      	beq.n	8010308 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	2204      	movs	r2, #4
 80102f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80102fe:	f043 0202 	orr.w	r2, r3, #2
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801030c:	f003 0308 	and.w	r3, r3, #8
 8010310:	2b00      	cmp	r3, #0
 8010312:	d017      	beq.n	8010344 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010318:	f003 0320 	and.w	r3, r3, #32
 801031c:	2b00      	cmp	r3, #0
 801031e:	d105      	bne.n	801032c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010320:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8010324:	4b5a      	ldr	r3, [pc, #360]	; (8010490 <HAL_UART_IRQHandler+0x2b0>)
 8010326:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010328:	2b00      	cmp	r3, #0
 801032a:	d00b      	beq.n	8010344 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	2208      	movs	r2, #8
 8010332:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801033a:	f043 0208 	orr.w	r2, r3, #8
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010348:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801034c:	2b00      	cmp	r3, #0
 801034e:	d012      	beq.n	8010376 <HAL_UART_IRQHandler+0x196>
 8010350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010354:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010358:	2b00      	cmp	r3, #0
 801035a:	d00c      	beq.n	8010376 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010364:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801036c:	f043 0220 	orr.w	r2, r3, #32
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801037c:	2b00      	cmp	r3, #0
 801037e:	f000 823c 	beq.w	80107fa <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010386:	f003 0320 	and.w	r3, r3, #32
 801038a:	2b00      	cmp	r3, #0
 801038c:	d013      	beq.n	80103b6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801038e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010392:	f003 0320 	and.w	r3, r3, #32
 8010396:	2b00      	cmp	r3, #0
 8010398:	d105      	bne.n	80103a6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801039a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801039e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d007      	beq.n	80103b6 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d003      	beq.n	80103b6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103b2:	6878      	ldr	r0, [r7, #4]
 80103b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80103bc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	689b      	ldr	r3, [r3, #8]
 80103c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80103ca:	2b40      	cmp	r3, #64	; 0x40
 80103cc:	d005      	beq.n	80103da <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80103ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80103d2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d04f      	beq.n	801047a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80103da:	6878      	ldr	r0, [r7, #4]
 80103dc:	f000 fee9 	bl	80111b2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	689b      	ldr	r3, [r3, #8]
 80103e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80103ea:	2b40      	cmp	r3, #64	; 0x40
 80103ec:	d141      	bne.n	8010472 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	3308      	adds	r3, #8
 80103f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80103fc:	e853 3f00 	ldrex	r3, [r3]
 8010400:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8010404:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801040c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	3308      	adds	r3, #8
 8010416:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 801041a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 801041e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010422:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8010426:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801042a:	e841 2300 	strex	r3, r2, [r1]
 801042e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8010432:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8010436:	2b00      	cmp	r3, #0
 8010438:	d1d9      	bne.n	80103ee <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801043e:	2b00      	cmp	r3, #0
 8010440:	d013      	beq.n	801046a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010446:	4a14      	ldr	r2, [pc, #80]	; (8010498 <HAL_UART_IRQHandler+0x2b8>)
 8010448:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801044e:	4618      	mov	r0, r3
 8010450:	f7f6 fd77 	bl	8006f42 <HAL_DMA_Abort_IT>
 8010454:	4603      	mov	r3, r0
 8010456:	2b00      	cmp	r3, #0
 8010458:	d017      	beq.n	801048a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801045e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010460:	687a      	ldr	r2, [r7, #4]
 8010462:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8010464:	4610      	mov	r0, r2
 8010466:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010468:	e00f      	b.n	801048a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f000 f9da 	bl	8010824 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010470:	e00b      	b.n	801048a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010472:	6878      	ldr	r0, [r7, #4]
 8010474:	f000 f9d6 	bl	8010824 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010478:	e007      	b.n	801048a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801047a:	6878      	ldr	r0, [r7, #4]
 801047c:	f000 f9d2 	bl	8010824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	2200      	movs	r2, #0
 8010484:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8010488:	e1b7      	b.n	80107fa <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801048a:	bf00      	nop
    return;
 801048c:	e1b5      	b.n	80107fa <HAL_UART_IRQHandler+0x61a>
 801048e:	bf00      	nop
 8010490:	10000001 	.word	0x10000001
 8010494:	04000120 	.word	0x04000120
 8010498:	0801127f 	.word	0x0801127f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80104a0:	2b01      	cmp	r3, #1
 80104a2:	f040 814a 	bne.w	801073a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80104a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80104aa:	f003 0310 	and.w	r3, r3, #16
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	f000 8143 	beq.w	801073a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80104b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80104b8:	f003 0310 	and.w	r3, r3, #16
 80104bc:	2b00      	cmp	r3, #0
 80104be:	f000 813c 	beq.w	801073a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	2210      	movs	r2, #16
 80104c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	689b      	ldr	r3, [r3, #8]
 80104d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80104d4:	2b40      	cmp	r3, #64	; 0x40
 80104d6:	f040 80b5 	bne.w	8010644 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	685b      	ldr	r3, [r3, #4]
 80104e2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80104e6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	f000 8187 	beq.w	80107fe <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80104f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80104fa:	429a      	cmp	r2, r3
 80104fc:	f080 817f 	bcs.w	80107fe <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010506:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	f003 0320 	and.w	r3, r3, #32
 8010516:	2b00      	cmp	r3, #0
 8010518:	f040 8086 	bne.w	8010628 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010524:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010528:	e853 3f00 	ldrex	r3, [r3]
 801052c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8010530:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010534:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010538:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	461a      	mov	r2, r3
 8010542:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010546:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801054a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801054e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8010552:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8010556:	e841 2300 	strex	r3, r2, [r1]
 801055a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 801055e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010562:	2b00      	cmp	r3, #0
 8010564:	d1da      	bne.n	801051c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	3308      	adds	r3, #8
 801056c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801056e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010570:	e853 3f00 	ldrex	r3, [r3]
 8010574:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8010576:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010578:	f023 0301 	bic.w	r3, r3, #1
 801057c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	3308      	adds	r3, #8
 8010586:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801058a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 801058e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010590:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8010592:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010596:	e841 2300 	strex	r3, r2, [r1]
 801059a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801059c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d1e1      	bne.n	8010566 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	3308      	adds	r3, #8
 80105a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80105ac:	e853 3f00 	ldrex	r3, [r3]
 80105b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80105b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80105b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80105b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	3308      	adds	r3, #8
 80105c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80105c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80105c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80105cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80105ce:	e841 2300 	strex	r3, r2, [r1]
 80105d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80105d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d1e3      	bne.n	80105a2 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	2220      	movs	r2, #32
 80105de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	2200      	movs	r2, #0
 80105e6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80105f0:	e853 3f00 	ldrex	r3, [r3]
 80105f4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80105f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80105f8:	f023 0310 	bic.w	r3, r3, #16
 80105fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	461a      	mov	r2, r3
 8010606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801060a:	65bb      	str	r3, [r7, #88]	; 0x58
 801060c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801060e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010610:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010612:	e841 2300 	strex	r3, r2, [r1]
 8010616:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010618:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801061a:	2b00      	cmp	r3, #0
 801061c:	d1e4      	bne.n	80105e8 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010622:	4618      	mov	r0, r3
 8010624:	f7f6 fc31 	bl	8006e8a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010634:	b29b      	uxth	r3, r3
 8010636:	1ad3      	subs	r3, r2, r3
 8010638:	b29b      	uxth	r3, r3
 801063a:	4619      	mov	r1, r3
 801063c:	6878      	ldr	r0, [r7, #4]
 801063e:	f000 f8fb 	bl	8010838 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010642:	e0dc      	b.n	80107fe <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010650:	b29b      	uxth	r3, r3
 8010652:	1ad3      	subs	r3, r2, r3
 8010654:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801065e:	b29b      	uxth	r3, r3
 8010660:	2b00      	cmp	r3, #0
 8010662:	f000 80ce 	beq.w	8010802 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8010666:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 801066a:	2b00      	cmp	r3, #0
 801066c:	f000 80c9 	beq.w	8010802 <HAL_UART_IRQHandler+0x622>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010678:	e853 3f00 	ldrex	r3, [r3]
 801067c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801067e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010680:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010684:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	461a      	mov	r2, r3
 801068e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010692:	647b      	str	r3, [r7, #68]	; 0x44
 8010694:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010696:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010698:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801069a:	e841 2300 	strex	r3, r2, [r1]
 801069e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80106a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d1e4      	bne.n	8010670 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	3308      	adds	r3, #8
 80106ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106b0:	e853 3f00 	ldrex	r3, [r3]
 80106b4:	623b      	str	r3, [r7, #32]
   return(result);
 80106b6:	6a3b      	ldr	r3, [r7, #32]
 80106b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80106bc:	f023 0301 	bic.w	r3, r3, #1
 80106c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	3308      	adds	r3, #8
 80106ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80106ce:	633a      	str	r2, [r7, #48]	; 0x30
 80106d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80106d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106d6:	e841 2300 	strex	r3, r2, [r1]
 80106da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80106dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d1e1      	bne.n	80106a6 <HAL_UART_IRQHandler+0x4c6>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	2220      	movs	r2, #32
 80106e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2200      	movs	r2, #0
 80106ee:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	2200      	movs	r2, #0
 80106f4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106fc:	693b      	ldr	r3, [r7, #16]
 80106fe:	e853 3f00 	ldrex	r3, [r3]
 8010702:	60fb      	str	r3, [r7, #12]
   return(result);
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	f023 0310 	bic.w	r3, r3, #16
 801070a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	461a      	mov	r2, r3
 8010714:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010718:	61fb      	str	r3, [r7, #28]
 801071a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801071c:	69b9      	ldr	r1, [r7, #24]
 801071e:	69fa      	ldr	r2, [r7, #28]
 8010720:	e841 2300 	strex	r3, r2, [r1]
 8010724:	617b      	str	r3, [r7, #20]
   return(result);
 8010726:	697b      	ldr	r3, [r7, #20]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d1e4      	bne.n	80106f6 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801072c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010730:	4619      	mov	r1, r3
 8010732:	6878      	ldr	r0, [r7, #4]
 8010734:	f000 f880 	bl	8010838 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010738:	e063      	b.n	8010802 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801073a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801073e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010742:	2b00      	cmp	r3, #0
 8010744:	d00e      	beq.n	8010764 <HAL_UART_IRQHandler+0x584>
 8010746:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801074a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801074e:	2b00      	cmp	r3, #0
 8010750:	d008      	beq.n	8010764 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 801075a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801075c:	6878      	ldr	r0, [r7, #4]
 801075e:	f000 fdcf 	bl	8011300 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010762:	e051      	b.n	8010808 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801076c:	2b00      	cmp	r3, #0
 801076e:	d014      	beq.n	801079a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010778:	2b00      	cmp	r3, #0
 801077a:	d105      	bne.n	8010788 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801077c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010780:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010784:	2b00      	cmp	r3, #0
 8010786:	d008      	beq.n	801079a <HAL_UART_IRQHandler+0x5ba>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801078c:	2b00      	cmp	r3, #0
 801078e:	d03a      	beq.n	8010806 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010794:	6878      	ldr	r0, [r7, #4]
 8010796:	4798      	blx	r3
    }
    return;
 8010798:	e035      	b.n	8010806 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801079a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801079e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d009      	beq.n	80107ba <HAL_UART_IRQHandler+0x5da>
 80107a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d003      	beq.n	80107ba <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80107b2:	6878      	ldr	r0, [r7, #4]
 80107b4:	f000 fd79 	bl	80112aa <UART_EndTransmit_IT>
    return;
 80107b8:	e026      	b.n	8010808 <HAL_UART_IRQHandler+0x628>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80107ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d009      	beq.n	80107da <HAL_UART_IRQHandler+0x5fa>
 80107c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107ca:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d003      	beq.n	80107da <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80107d2:	6878      	ldr	r0, [r7, #4]
 80107d4:	f000 fda8 	bl	8011328 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80107d8:	e016      	b.n	8010808 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80107da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d010      	beq.n	8010808 <HAL_UART_IRQHandler+0x628>
 80107e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	da0c      	bge.n	8010808 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80107ee:	6878      	ldr	r0, [r7, #4]
 80107f0:	f000 fd90 	bl	8011314 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80107f4:	e008      	b.n	8010808 <HAL_UART_IRQHandler+0x628>
      return;
 80107f6:	bf00      	nop
 80107f8:	e006      	b.n	8010808 <HAL_UART_IRQHandler+0x628>
    return;
 80107fa:	bf00      	nop
 80107fc:	e004      	b.n	8010808 <HAL_UART_IRQHandler+0x628>
      return;
 80107fe:	bf00      	nop
 8010800:	e002      	b.n	8010808 <HAL_UART_IRQHandler+0x628>
      return;
 8010802:	bf00      	nop
 8010804:	e000      	b.n	8010808 <HAL_UART_IRQHandler+0x628>
    return;
 8010806:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8010808:	37e8      	adds	r7, #232	; 0xe8
 801080a:	46bd      	mov	sp, r7
 801080c:	bd80      	pop	{r7, pc}
 801080e:	bf00      	nop

08010810 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010810:	b480      	push	{r7}
 8010812:	b083      	sub	sp, #12
 8010814:	af00      	add	r7, sp, #0
 8010816:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8010818:	bf00      	nop
 801081a:	370c      	adds	r7, #12
 801081c:	46bd      	mov	sp, r7
 801081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010822:	4770      	bx	lr

08010824 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010824:	b480      	push	{r7}
 8010826:	b083      	sub	sp, #12
 8010828:	af00      	add	r7, sp, #0
 801082a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801082c:	bf00      	nop
 801082e:	370c      	adds	r7, #12
 8010830:	46bd      	mov	sp, r7
 8010832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010836:	4770      	bx	lr

08010838 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010838:	b480      	push	{r7}
 801083a:	b083      	sub	sp, #12
 801083c:	af00      	add	r7, sp, #0
 801083e:	6078      	str	r0, [r7, #4]
 8010840:	460b      	mov	r3, r1
 8010842:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010844:	bf00      	nop
 8010846:	370c      	adds	r7, #12
 8010848:	46bd      	mov	sp, r7
 801084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084e:	4770      	bx	lr

08010850 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010854:	b08c      	sub	sp, #48	; 0x30
 8010856:	af00      	add	r7, sp, #0
 8010858:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801085a:	2300      	movs	r3, #0
 801085c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010860:	697b      	ldr	r3, [r7, #20]
 8010862:	689a      	ldr	r2, [r3, #8]
 8010864:	697b      	ldr	r3, [r7, #20]
 8010866:	691b      	ldr	r3, [r3, #16]
 8010868:	431a      	orrs	r2, r3
 801086a:	697b      	ldr	r3, [r7, #20]
 801086c:	695b      	ldr	r3, [r3, #20]
 801086e:	431a      	orrs	r2, r3
 8010870:	697b      	ldr	r3, [r7, #20]
 8010872:	69db      	ldr	r3, [r3, #28]
 8010874:	4313      	orrs	r3, r2
 8010876:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010878:	697b      	ldr	r3, [r7, #20]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	681a      	ldr	r2, [r3, #0]
 801087e:	4baa      	ldr	r3, [pc, #680]	; (8010b28 <UART_SetConfig+0x2d8>)
 8010880:	4013      	ands	r3, r2
 8010882:	697a      	ldr	r2, [r7, #20]
 8010884:	6812      	ldr	r2, [r2, #0]
 8010886:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010888:	430b      	orrs	r3, r1
 801088a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801088c:	697b      	ldr	r3, [r7, #20]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	685b      	ldr	r3, [r3, #4]
 8010892:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010896:	697b      	ldr	r3, [r7, #20]
 8010898:	68da      	ldr	r2, [r3, #12]
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	430a      	orrs	r2, r1
 80108a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80108a2:	697b      	ldr	r3, [r7, #20]
 80108a4:	699b      	ldr	r3, [r3, #24]
 80108a6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80108a8:	697b      	ldr	r3, [r7, #20]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	4a9f      	ldr	r2, [pc, #636]	; (8010b2c <UART_SetConfig+0x2dc>)
 80108ae:	4293      	cmp	r3, r2
 80108b0:	d004      	beq.n	80108bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80108b2:	697b      	ldr	r3, [r7, #20]
 80108b4:	6a1b      	ldr	r3, [r3, #32]
 80108b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80108b8:	4313      	orrs	r3, r2
 80108ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80108bc:	697b      	ldr	r3, [r7, #20]
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	689b      	ldr	r3, [r3, #8]
 80108c2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80108c6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80108ca:	697a      	ldr	r2, [r7, #20]
 80108cc:	6812      	ldr	r2, [r2, #0]
 80108ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80108d0:	430b      	orrs	r3, r1
 80108d2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80108d4:	697b      	ldr	r3, [r7, #20]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108da:	f023 010f 	bic.w	r1, r3, #15
 80108de:	697b      	ldr	r3, [r7, #20]
 80108e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80108e2:	697b      	ldr	r3, [r7, #20]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	430a      	orrs	r2, r1
 80108e8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	4a90      	ldr	r2, [pc, #576]	; (8010b30 <UART_SetConfig+0x2e0>)
 80108f0:	4293      	cmp	r3, r2
 80108f2:	d125      	bne.n	8010940 <UART_SetConfig+0xf0>
 80108f4:	4b8f      	ldr	r3, [pc, #572]	; (8010b34 <UART_SetConfig+0x2e4>)
 80108f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80108fa:	f003 0303 	and.w	r3, r3, #3
 80108fe:	2b03      	cmp	r3, #3
 8010900:	d81a      	bhi.n	8010938 <UART_SetConfig+0xe8>
 8010902:	a201      	add	r2, pc, #4	; (adr r2, 8010908 <UART_SetConfig+0xb8>)
 8010904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010908:	08010919 	.word	0x08010919
 801090c:	08010929 	.word	0x08010929
 8010910:	08010921 	.word	0x08010921
 8010914:	08010931 	.word	0x08010931
 8010918:	2301      	movs	r3, #1
 801091a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801091e:	e116      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010920:	2302      	movs	r3, #2
 8010922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010926:	e112      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010928:	2304      	movs	r3, #4
 801092a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801092e:	e10e      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010930:	2308      	movs	r3, #8
 8010932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010936:	e10a      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010938:	2310      	movs	r3, #16
 801093a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801093e:	e106      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010940:	697b      	ldr	r3, [r7, #20]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	4a7c      	ldr	r2, [pc, #496]	; (8010b38 <UART_SetConfig+0x2e8>)
 8010946:	4293      	cmp	r3, r2
 8010948:	d138      	bne.n	80109bc <UART_SetConfig+0x16c>
 801094a:	4b7a      	ldr	r3, [pc, #488]	; (8010b34 <UART_SetConfig+0x2e4>)
 801094c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010950:	f003 030c 	and.w	r3, r3, #12
 8010954:	2b0c      	cmp	r3, #12
 8010956:	d82d      	bhi.n	80109b4 <UART_SetConfig+0x164>
 8010958:	a201      	add	r2, pc, #4	; (adr r2, 8010960 <UART_SetConfig+0x110>)
 801095a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801095e:	bf00      	nop
 8010960:	08010995 	.word	0x08010995
 8010964:	080109b5 	.word	0x080109b5
 8010968:	080109b5 	.word	0x080109b5
 801096c:	080109b5 	.word	0x080109b5
 8010970:	080109a5 	.word	0x080109a5
 8010974:	080109b5 	.word	0x080109b5
 8010978:	080109b5 	.word	0x080109b5
 801097c:	080109b5 	.word	0x080109b5
 8010980:	0801099d 	.word	0x0801099d
 8010984:	080109b5 	.word	0x080109b5
 8010988:	080109b5 	.word	0x080109b5
 801098c:	080109b5 	.word	0x080109b5
 8010990:	080109ad 	.word	0x080109ad
 8010994:	2300      	movs	r3, #0
 8010996:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801099a:	e0d8      	b.n	8010b4e <UART_SetConfig+0x2fe>
 801099c:	2302      	movs	r3, #2
 801099e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109a2:	e0d4      	b.n	8010b4e <UART_SetConfig+0x2fe>
 80109a4:	2304      	movs	r3, #4
 80109a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109aa:	e0d0      	b.n	8010b4e <UART_SetConfig+0x2fe>
 80109ac:	2308      	movs	r3, #8
 80109ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109b2:	e0cc      	b.n	8010b4e <UART_SetConfig+0x2fe>
 80109b4:	2310      	movs	r3, #16
 80109b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109ba:	e0c8      	b.n	8010b4e <UART_SetConfig+0x2fe>
 80109bc:	697b      	ldr	r3, [r7, #20]
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	4a5e      	ldr	r2, [pc, #376]	; (8010b3c <UART_SetConfig+0x2ec>)
 80109c2:	4293      	cmp	r3, r2
 80109c4:	d125      	bne.n	8010a12 <UART_SetConfig+0x1c2>
 80109c6:	4b5b      	ldr	r3, [pc, #364]	; (8010b34 <UART_SetConfig+0x2e4>)
 80109c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80109cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80109d0:	2b30      	cmp	r3, #48	; 0x30
 80109d2:	d016      	beq.n	8010a02 <UART_SetConfig+0x1b2>
 80109d4:	2b30      	cmp	r3, #48	; 0x30
 80109d6:	d818      	bhi.n	8010a0a <UART_SetConfig+0x1ba>
 80109d8:	2b20      	cmp	r3, #32
 80109da:	d00a      	beq.n	80109f2 <UART_SetConfig+0x1a2>
 80109dc:	2b20      	cmp	r3, #32
 80109de:	d814      	bhi.n	8010a0a <UART_SetConfig+0x1ba>
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d002      	beq.n	80109ea <UART_SetConfig+0x19a>
 80109e4:	2b10      	cmp	r3, #16
 80109e6:	d008      	beq.n	80109fa <UART_SetConfig+0x1aa>
 80109e8:	e00f      	b.n	8010a0a <UART_SetConfig+0x1ba>
 80109ea:	2300      	movs	r3, #0
 80109ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109f0:	e0ad      	b.n	8010b4e <UART_SetConfig+0x2fe>
 80109f2:	2302      	movs	r3, #2
 80109f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109f8:	e0a9      	b.n	8010b4e <UART_SetConfig+0x2fe>
 80109fa:	2304      	movs	r3, #4
 80109fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a00:	e0a5      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010a02:	2308      	movs	r3, #8
 8010a04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a08:	e0a1      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010a0a:	2310      	movs	r3, #16
 8010a0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a10:	e09d      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010a12:	697b      	ldr	r3, [r7, #20]
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	4a4a      	ldr	r2, [pc, #296]	; (8010b40 <UART_SetConfig+0x2f0>)
 8010a18:	4293      	cmp	r3, r2
 8010a1a:	d125      	bne.n	8010a68 <UART_SetConfig+0x218>
 8010a1c:	4b45      	ldr	r3, [pc, #276]	; (8010b34 <UART_SetConfig+0x2e4>)
 8010a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010a22:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8010a26:	2bc0      	cmp	r3, #192	; 0xc0
 8010a28:	d016      	beq.n	8010a58 <UART_SetConfig+0x208>
 8010a2a:	2bc0      	cmp	r3, #192	; 0xc0
 8010a2c:	d818      	bhi.n	8010a60 <UART_SetConfig+0x210>
 8010a2e:	2b80      	cmp	r3, #128	; 0x80
 8010a30:	d00a      	beq.n	8010a48 <UART_SetConfig+0x1f8>
 8010a32:	2b80      	cmp	r3, #128	; 0x80
 8010a34:	d814      	bhi.n	8010a60 <UART_SetConfig+0x210>
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d002      	beq.n	8010a40 <UART_SetConfig+0x1f0>
 8010a3a:	2b40      	cmp	r3, #64	; 0x40
 8010a3c:	d008      	beq.n	8010a50 <UART_SetConfig+0x200>
 8010a3e:	e00f      	b.n	8010a60 <UART_SetConfig+0x210>
 8010a40:	2300      	movs	r3, #0
 8010a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a46:	e082      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010a48:	2302      	movs	r3, #2
 8010a4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a4e:	e07e      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010a50:	2304      	movs	r3, #4
 8010a52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a56:	e07a      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010a58:	2308      	movs	r3, #8
 8010a5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a5e:	e076      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010a60:	2310      	movs	r3, #16
 8010a62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a66:	e072      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010a68:	697b      	ldr	r3, [r7, #20]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	4a35      	ldr	r2, [pc, #212]	; (8010b44 <UART_SetConfig+0x2f4>)
 8010a6e:	4293      	cmp	r3, r2
 8010a70:	d12a      	bne.n	8010ac8 <UART_SetConfig+0x278>
 8010a72:	4b30      	ldr	r3, [pc, #192]	; (8010b34 <UART_SetConfig+0x2e4>)
 8010a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010a78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010a7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010a80:	d01a      	beq.n	8010ab8 <UART_SetConfig+0x268>
 8010a82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010a86:	d81b      	bhi.n	8010ac0 <UART_SetConfig+0x270>
 8010a88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a8c:	d00c      	beq.n	8010aa8 <UART_SetConfig+0x258>
 8010a8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a92:	d815      	bhi.n	8010ac0 <UART_SetConfig+0x270>
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d003      	beq.n	8010aa0 <UART_SetConfig+0x250>
 8010a98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010a9c:	d008      	beq.n	8010ab0 <UART_SetConfig+0x260>
 8010a9e:	e00f      	b.n	8010ac0 <UART_SetConfig+0x270>
 8010aa0:	2300      	movs	r3, #0
 8010aa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010aa6:	e052      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010aa8:	2302      	movs	r3, #2
 8010aaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010aae:	e04e      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010ab0:	2304      	movs	r3, #4
 8010ab2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ab6:	e04a      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010ab8:	2308      	movs	r3, #8
 8010aba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010abe:	e046      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010ac0:	2310      	movs	r3, #16
 8010ac2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ac6:	e042      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	4a17      	ldr	r2, [pc, #92]	; (8010b2c <UART_SetConfig+0x2dc>)
 8010ace:	4293      	cmp	r3, r2
 8010ad0:	d13a      	bne.n	8010b48 <UART_SetConfig+0x2f8>
 8010ad2:	4b18      	ldr	r3, [pc, #96]	; (8010b34 <UART_SetConfig+0x2e4>)
 8010ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010ad8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8010adc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010ae0:	d01a      	beq.n	8010b18 <UART_SetConfig+0x2c8>
 8010ae2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010ae6:	d81b      	bhi.n	8010b20 <UART_SetConfig+0x2d0>
 8010ae8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010aec:	d00c      	beq.n	8010b08 <UART_SetConfig+0x2b8>
 8010aee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010af2:	d815      	bhi.n	8010b20 <UART_SetConfig+0x2d0>
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d003      	beq.n	8010b00 <UART_SetConfig+0x2b0>
 8010af8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010afc:	d008      	beq.n	8010b10 <UART_SetConfig+0x2c0>
 8010afe:	e00f      	b.n	8010b20 <UART_SetConfig+0x2d0>
 8010b00:	2300      	movs	r3, #0
 8010b02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b06:	e022      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010b08:	2302      	movs	r3, #2
 8010b0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b0e:	e01e      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010b10:	2304      	movs	r3, #4
 8010b12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b16:	e01a      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010b18:	2308      	movs	r3, #8
 8010b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b1e:	e016      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010b20:	2310      	movs	r3, #16
 8010b22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b26:	e012      	b.n	8010b4e <UART_SetConfig+0x2fe>
 8010b28:	cfff69f3 	.word	0xcfff69f3
 8010b2c:	40008000 	.word	0x40008000
 8010b30:	40013800 	.word	0x40013800
 8010b34:	40021000 	.word	0x40021000
 8010b38:	40004400 	.word	0x40004400
 8010b3c:	40004800 	.word	0x40004800
 8010b40:	40004c00 	.word	0x40004c00
 8010b44:	40005000 	.word	0x40005000
 8010b48:	2310      	movs	r3, #16
 8010b4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010b4e:	697b      	ldr	r3, [r7, #20]
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	4aae      	ldr	r2, [pc, #696]	; (8010e0c <UART_SetConfig+0x5bc>)
 8010b54:	4293      	cmp	r3, r2
 8010b56:	f040 8097 	bne.w	8010c88 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010b5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010b5e:	2b08      	cmp	r3, #8
 8010b60:	d823      	bhi.n	8010baa <UART_SetConfig+0x35a>
 8010b62:	a201      	add	r2, pc, #4	; (adr r2, 8010b68 <UART_SetConfig+0x318>)
 8010b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b68:	08010b8d 	.word	0x08010b8d
 8010b6c:	08010bab 	.word	0x08010bab
 8010b70:	08010b95 	.word	0x08010b95
 8010b74:	08010bab 	.word	0x08010bab
 8010b78:	08010b9b 	.word	0x08010b9b
 8010b7c:	08010bab 	.word	0x08010bab
 8010b80:	08010bab 	.word	0x08010bab
 8010b84:	08010bab 	.word	0x08010bab
 8010b88:	08010ba3 	.word	0x08010ba3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010b8c:	f7fa f890 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 8010b90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010b92:	e010      	b.n	8010bb6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010b94:	4b9e      	ldr	r3, [pc, #632]	; (8010e10 <UART_SetConfig+0x5c0>)
 8010b96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010b98:	e00d      	b.n	8010bb6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010b9a:	f7f9 fff1 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 8010b9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010ba0:	e009      	b.n	8010bb6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010ba2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010ba6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010ba8:	e005      	b.n	8010bb6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8010baa:	2300      	movs	r3, #0
 8010bac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8010bae:	2301      	movs	r3, #1
 8010bb0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8010bb4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	f000 8130 	beq.w	8010e1e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010bbe:	697b      	ldr	r3, [r7, #20]
 8010bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bc2:	4a94      	ldr	r2, [pc, #592]	; (8010e14 <UART_SetConfig+0x5c4>)
 8010bc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010bc8:	461a      	mov	r2, r3
 8010bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8010bd0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010bd2:	697b      	ldr	r3, [r7, #20]
 8010bd4:	685a      	ldr	r2, [r3, #4]
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	005b      	lsls	r3, r3, #1
 8010bda:	4413      	add	r3, r2
 8010bdc:	69ba      	ldr	r2, [r7, #24]
 8010bde:	429a      	cmp	r2, r3
 8010be0:	d305      	bcc.n	8010bee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	685b      	ldr	r3, [r3, #4]
 8010be6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010be8:	69ba      	ldr	r2, [r7, #24]
 8010bea:	429a      	cmp	r2, r3
 8010bec:	d903      	bls.n	8010bf6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8010bee:	2301      	movs	r3, #1
 8010bf0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8010bf4:	e113      	b.n	8010e1e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bf8:	2200      	movs	r2, #0
 8010bfa:	60bb      	str	r3, [r7, #8]
 8010bfc:	60fa      	str	r2, [r7, #12]
 8010bfe:	697b      	ldr	r3, [r7, #20]
 8010c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c02:	4a84      	ldr	r2, [pc, #528]	; (8010e14 <UART_SetConfig+0x5c4>)
 8010c04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010c08:	b29b      	uxth	r3, r3
 8010c0a:	2200      	movs	r2, #0
 8010c0c:	603b      	str	r3, [r7, #0]
 8010c0e:	607a      	str	r2, [r7, #4]
 8010c10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010c14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010c18:	f7f0 f82e 	bl	8000c78 <__aeabi_uldivmod>
 8010c1c:	4602      	mov	r2, r0
 8010c1e:	460b      	mov	r3, r1
 8010c20:	4610      	mov	r0, r2
 8010c22:	4619      	mov	r1, r3
 8010c24:	f04f 0200 	mov.w	r2, #0
 8010c28:	f04f 0300 	mov.w	r3, #0
 8010c2c:	020b      	lsls	r3, r1, #8
 8010c2e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010c32:	0202      	lsls	r2, r0, #8
 8010c34:	6979      	ldr	r1, [r7, #20]
 8010c36:	6849      	ldr	r1, [r1, #4]
 8010c38:	0849      	lsrs	r1, r1, #1
 8010c3a:	2000      	movs	r0, #0
 8010c3c:	460c      	mov	r4, r1
 8010c3e:	4605      	mov	r5, r0
 8010c40:	eb12 0804 	adds.w	r8, r2, r4
 8010c44:	eb43 0905 	adc.w	r9, r3, r5
 8010c48:	697b      	ldr	r3, [r7, #20]
 8010c4a:	685b      	ldr	r3, [r3, #4]
 8010c4c:	2200      	movs	r2, #0
 8010c4e:	469a      	mov	sl, r3
 8010c50:	4693      	mov	fp, r2
 8010c52:	4652      	mov	r2, sl
 8010c54:	465b      	mov	r3, fp
 8010c56:	4640      	mov	r0, r8
 8010c58:	4649      	mov	r1, r9
 8010c5a:	f7f0 f80d 	bl	8000c78 <__aeabi_uldivmod>
 8010c5e:	4602      	mov	r2, r0
 8010c60:	460b      	mov	r3, r1
 8010c62:	4613      	mov	r3, r2
 8010c64:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010c66:	6a3b      	ldr	r3, [r7, #32]
 8010c68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010c6c:	d308      	bcc.n	8010c80 <UART_SetConfig+0x430>
 8010c6e:	6a3b      	ldr	r3, [r7, #32]
 8010c70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010c74:	d204      	bcs.n	8010c80 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8010c76:	697b      	ldr	r3, [r7, #20]
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	6a3a      	ldr	r2, [r7, #32]
 8010c7c:	60da      	str	r2, [r3, #12]
 8010c7e:	e0ce      	b.n	8010e1e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8010c80:	2301      	movs	r3, #1
 8010c82:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8010c86:	e0ca      	b.n	8010e1e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010c88:	697b      	ldr	r3, [r7, #20]
 8010c8a:	69db      	ldr	r3, [r3, #28]
 8010c8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010c90:	d166      	bne.n	8010d60 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8010c92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010c96:	2b08      	cmp	r3, #8
 8010c98:	d827      	bhi.n	8010cea <UART_SetConfig+0x49a>
 8010c9a:	a201      	add	r2, pc, #4	; (adr r2, 8010ca0 <UART_SetConfig+0x450>)
 8010c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ca0:	08010cc5 	.word	0x08010cc5
 8010ca4:	08010ccd 	.word	0x08010ccd
 8010ca8:	08010cd5 	.word	0x08010cd5
 8010cac:	08010ceb 	.word	0x08010ceb
 8010cb0:	08010cdb 	.word	0x08010cdb
 8010cb4:	08010ceb 	.word	0x08010ceb
 8010cb8:	08010ceb 	.word	0x08010ceb
 8010cbc:	08010ceb 	.word	0x08010ceb
 8010cc0:	08010ce3 	.word	0x08010ce3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010cc4:	f7f9 fff4 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 8010cc8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010cca:	e014      	b.n	8010cf6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010ccc:	f7fa f806 	bl	800acdc <HAL_RCC_GetPCLK2Freq>
 8010cd0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010cd2:	e010      	b.n	8010cf6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010cd4:	4b4e      	ldr	r3, [pc, #312]	; (8010e10 <UART_SetConfig+0x5c0>)
 8010cd6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010cd8:	e00d      	b.n	8010cf6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010cda:	f7f9 ff51 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 8010cde:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010ce0:	e009      	b.n	8010cf6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010ce6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010ce8:	e005      	b.n	8010cf6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8010cea:	2300      	movs	r3, #0
 8010cec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8010cee:	2301      	movs	r3, #1
 8010cf0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8010cf4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	f000 8090 	beq.w	8010e1e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010cfe:	697b      	ldr	r3, [r7, #20]
 8010d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d02:	4a44      	ldr	r2, [pc, #272]	; (8010e14 <UART_SetConfig+0x5c4>)
 8010d04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d08:	461a      	mov	r2, r3
 8010d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010d10:	005a      	lsls	r2, r3, #1
 8010d12:	697b      	ldr	r3, [r7, #20]
 8010d14:	685b      	ldr	r3, [r3, #4]
 8010d16:	085b      	lsrs	r3, r3, #1
 8010d18:	441a      	add	r2, r3
 8010d1a:	697b      	ldr	r3, [r7, #20]
 8010d1c:	685b      	ldr	r3, [r3, #4]
 8010d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d22:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010d24:	6a3b      	ldr	r3, [r7, #32]
 8010d26:	2b0f      	cmp	r3, #15
 8010d28:	d916      	bls.n	8010d58 <UART_SetConfig+0x508>
 8010d2a:	6a3b      	ldr	r3, [r7, #32]
 8010d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010d30:	d212      	bcs.n	8010d58 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010d32:	6a3b      	ldr	r3, [r7, #32]
 8010d34:	b29b      	uxth	r3, r3
 8010d36:	f023 030f 	bic.w	r3, r3, #15
 8010d3a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010d3c:	6a3b      	ldr	r3, [r7, #32]
 8010d3e:	085b      	lsrs	r3, r3, #1
 8010d40:	b29b      	uxth	r3, r3
 8010d42:	f003 0307 	and.w	r3, r3, #7
 8010d46:	b29a      	uxth	r2, r3
 8010d48:	8bfb      	ldrh	r3, [r7, #30]
 8010d4a:	4313      	orrs	r3, r2
 8010d4c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010d4e:	697b      	ldr	r3, [r7, #20]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	8bfa      	ldrh	r2, [r7, #30]
 8010d54:	60da      	str	r2, [r3, #12]
 8010d56:	e062      	b.n	8010e1e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8010d58:	2301      	movs	r3, #1
 8010d5a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8010d5e:	e05e      	b.n	8010e1e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010d60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010d64:	2b08      	cmp	r3, #8
 8010d66:	d828      	bhi.n	8010dba <UART_SetConfig+0x56a>
 8010d68:	a201      	add	r2, pc, #4	; (adr r2, 8010d70 <UART_SetConfig+0x520>)
 8010d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d6e:	bf00      	nop
 8010d70:	08010d95 	.word	0x08010d95
 8010d74:	08010d9d 	.word	0x08010d9d
 8010d78:	08010da5 	.word	0x08010da5
 8010d7c:	08010dbb 	.word	0x08010dbb
 8010d80:	08010dab 	.word	0x08010dab
 8010d84:	08010dbb 	.word	0x08010dbb
 8010d88:	08010dbb 	.word	0x08010dbb
 8010d8c:	08010dbb 	.word	0x08010dbb
 8010d90:	08010db3 	.word	0x08010db3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010d94:	f7f9 ff8c 	bl	800acb0 <HAL_RCC_GetPCLK1Freq>
 8010d98:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010d9a:	e014      	b.n	8010dc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010d9c:	f7f9 ff9e 	bl	800acdc <HAL_RCC_GetPCLK2Freq>
 8010da0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010da2:	e010      	b.n	8010dc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010da4:	4b1a      	ldr	r3, [pc, #104]	; (8010e10 <UART_SetConfig+0x5c0>)
 8010da6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010da8:	e00d      	b.n	8010dc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010daa:	f7f9 fee9 	bl	800ab80 <HAL_RCC_GetSysClockFreq>
 8010dae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010db0:	e009      	b.n	8010dc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010db2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010db6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010db8:	e005      	b.n	8010dc6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8010dba:	2300      	movs	r3, #0
 8010dbc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8010dbe:	2301      	movs	r3, #1
 8010dc0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8010dc4:	bf00      	nop
    }

    if (pclk != 0U)
 8010dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d028      	beq.n	8010e1e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010dcc:	697b      	ldr	r3, [r7, #20]
 8010dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010dd0:	4a10      	ldr	r2, [pc, #64]	; (8010e14 <UART_SetConfig+0x5c4>)
 8010dd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010dd6:	461a      	mov	r2, r3
 8010dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dda:	fbb3 f2f2 	udiv	r2, r3, r2
 8010dde:	697b      	ldr	r3, [r7, #20]
 8010de0:	685b      	ldr	r3, [r3, #4]
 8010de2:	085b      	lsrs	r3, r3, #1
 8010de4:	441a      	add	r2, r3
 8010de6:	697b      	ldr	r3, [r7, #20]
 8010de8:	685b      	ldr	r3, [r3, #4]
 8010dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8010dee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010df0:	6a3b      	ldr	r3, [r7, #32]
 8010df2:	2b0f      	cmp	r3, #15
 8010df4:	d910      	bls.n	8010e18 <UART_SetConfig+0x5c8>
 8010df6:	6a3b      	ldr	r3, [r7, #32]
 8010df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010dfc:	d20c      	bcs.n	8010e18 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010dfe:	6a3b      	ldr	r3, [r7, #32]
 8010e00:	b29a      	uxth	r2, r3
 8010e02:	697b      	ldr	r3, [r7, #20]
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	60da      	str	r2, [r3, #12]
 8010e08:	e009      	b.n	8010e1e <UART_SetConfig+0x5ce>
 8010e0a:	bf00      	nop
 8010e0c:	40008000 	.word	0x40008000
 8010e10:	00f42400 	.word	0x00f42400
 8010e14:	0801c138 	.word	0x0801c138
      }
      else
      {
        ret = HAL_ERROR;
 8010e18:	2301      	movs	r3, #1
 8010e1a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010e1e:	697b      	ldr	r3, [r7, #20]
 8010e20:	2201      	movs	r2, #1
 8010e22:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8010e26:	697b      	ldr	r3, [r7, #20]
 8010e28:	2201      	movs	r2, #1
 8010e2a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010e2e:	697b      	ldr	r3, [r7, #20]
 8010e30:	2200      	movs	r2, #0
 8010e32:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8010e34:	697b      	ldr	r3, [r7, #20]
 8010e36:	2200      	movs	r2, #0
 8010e38:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8010e3a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8010e3e:	4618      	mov	r0, r3
 8010e40:	3730      	adds	r7, #48	; 0x30
 8010e42:	46bd      	mov	sp, r7
 8010e44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010e48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010e48:	b480      	push	{r7}
 8010e4a:	b083      	sub	sp, #12
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e54:	f003 0301 	and.w	r3, r3, #1
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d00a      	beq.n	8010e72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	685b      	ldr	r3, [r3, #4]
 8010e62:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	430a      	orrs	r2, r1
 8010e70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e76:	f003 0302 	and.w	r3, r3, #2
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d00a      	beq.n	8010e94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	685b      	ldr	r3, [r3, #4]
 8010e84:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	430a      	orrs	r2, r1
 8010e92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e98:	f003 0304 	and.w	r3, r3, #4
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d00a      	beq.n	8010eb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	685b      	ldr	r3, [r3, #4]
 8010ea6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	430a      	orrs	r2, r1
 8010eb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010eba:	f003 0308 	and.w	r3, r3, #8
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d00a      	beq.n	8010ed8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	685b      	ldr	r3, [r3, #4]
 8010ec8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	430a      	orrs	r2, r1
 8010ed6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010edc:	f003 0310 	and.w	r3, r3, #16
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d00a      	beq.n	8010efa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	689b      	ldr	r3, [r3, #8]
 8010eea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	430a      	orrs	r2, r1
 8010ef8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010efe:	f003 0320 	and.w	r3, r3, #32
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d00a      	beq.n	8010f1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	689b      	ldr	r3, [r3, #8]
 8010f0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	430a      	orrs	r2, r1
 8010f1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d01a      	beq.n	8010f5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	685b      	ldr	r3, [r3, #4]
 8010f2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	430a      	orrs	r2, r1
 8010f3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010f46:	d10a      	bne.n	8010f5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	685b      	ldr	r3, [r3, #4]
 8010f4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	430a      	orrs	r2, r1
 8010f5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d00a      	beq.n	8010f80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	685b      	ldr	r3, [r3, #4]
 8010f70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	430a      	orrs	r2, r1
 8010f7e:	605a      	str	r2, [r3, #4]
  }
}
 8010f80:	bf00      	nop
 8010f82:	370c      	adds	r7, #12
 8010f84:	46bd      	mov	sp, r7
 8010f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8a:	4770      	bx	lr

08010f8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b086      	sub	sp, #24
 8010f90:	af02      	add	r7, sp, #8
 8010f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	2200      	movs	r2, #0
 8010f98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010f9c:	f7f5 fd10 	bl	80069c0 <HAL_GetTick>
 8010fa0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	f003 0308 	and.w	r3, r3, #8
 8010fac:	2b08      	cmp	r3, #8
 8010fae:	d10e      	bne.n	8010fce <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010fb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010fb4:	9300      	str	r3, [sp, #0]
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	2200      	movs	r2, #0
 8010fba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8010fbe:	6878      	ldr	r0, [r7, #4]
 8010fc0:	f000 f82f 	bl	8011022 <UART_WaitOnFlagUntilTimeout>
 8010fc4:	4603      	mov	r3, r0
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d001      	beq.n	8010fce <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010fca:	2303      	movs	r3, #3
 8010fcc:	e025      	b.n	801101a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	681b      	ldr	r3, [r3, #0]
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	f003 0304 	and.w	r3, r3, #4
 8010fd8:	2b04      	cmp	r3, #4
 8010fda:	d10e      	bne.n	8010ffa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010fdc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010fe0:	9300      	str	r3, [sp, #0]
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	2200      	movs	r2, #0
 8010fe6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8010fea:	6878      	ldr	r0, [r7, #4]
 8010fec:	f000 f819 	bl	8011022 <UART_WaitOnFlagUntilTimeout>
 8010ff0:	4603      	mov	r3, r0
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d001      	beq.n	8010ffa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010ff6:	2303      	movs	r3, #3
 8010ff8:	e00f      	b.n	801101a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	2220      	movs	r2, #32
 8010ffe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	2220      	movs	r2, #32
 8011006:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	2200      	movs	r2, #0
 801100e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	2200      	movs	r2, #0
 8011014:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011018:	2300      	movs	r3, #0
}
 801101a:	4618      	mov	r0, r3
 801101c:	3710      	adds	r7, #16
 801101e:	46bd      	mov	sp, r7
 8011020:	bd80      	pop	{r7, pc}

08011022 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011022:	b580      	push	{r7, lr}
 8011024:	b09c      	sub	sp, #112	; 0x70
 8011026:	af00      	add	r7, sp, #0
 8011028:	60f8      	str	r0, [r7, #12]
 801102a:	60b9      	str	r1, [r7, #8]
 801102c:	603b      	str	r3, [r7, #0]
 801102e:	4613      	mov	r3, r2
 8011030:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011032:	e0a9      	b.n	8011188 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011034:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011036:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801103a:	f000 80a5 	beq.w	8011188 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801103e:	f7f5 fcbf 	bl	80069c0 <HAL_GetTick>
 8011042:	4602      	mov	r2, r0
 8011044:	683b      	ldr	r3, [r7, #0]
 8011046:	1ad3      	subs	r3, r2, r3
 8011048:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801104a:	429a      	cmp	r2, r3
 801104c:	d302      	bcc.n	8011054 <UART_WaitOnFlagUntilTimeout+0x32>
 801104e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011050:	2b00      	cmp	r3, #0
 8011052:	d140      	bne.n	80110d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801105a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801105c:	e853 3f00 	ldrex	r3, [r3]
 8011060:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011064:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8011068:	667b      	str	r3, [r7, #100]	; 0x64
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	461a      	mov	r2, r3
 8011070:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011072:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011074:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011076:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011078:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801107a:	e841 2300 	strex	r3, r2, [r1]
 801107e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8011080:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011082:	2b00      	cmp	r3, #0
 8011084:	d1e6      	bne.n	8011054 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	3308      	adds	r3, #8
 801108c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801108e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011090:	e853 3f00 	ldrex	r3, [r3]
 8011094:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011098:	f023 0301 	bic.w	r3, r3, #1
 801109c:	663b      	str	r3, [r7, #96]	; 0x60
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	3308      	adds	r3, #8
 80110a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80110a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80110a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80110ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80110ae:	e841 2300 	strex	r3, r2, [r1]
 80110b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80110b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d1e5      	bne.n	8011086 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	2220      	movs	r2, #32
 80110be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	2220      	movs	r2, #32
 80110c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	2200      	movs	r2, #0
 80110ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80110d2:	2303      	movs	r3, #3
 80110d4:	e069      	b.n	80111aa <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	f003 0304 	and.w	r3, r3, #4
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d051      	beq.n	8011188 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	69db      	ldr	r3, [r3, #28]
 80110ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80110ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80110f2:	d149      	bne.n	8011188 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80110fc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011106:	e853 3f00 	ldrex	r3, [r3]
 801110a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801110c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801110e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8011112:	66fb      	str	r3, [r7, #108]	; 0x6c
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	461a      	mov	r2, r3
 801111a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801111c:	637b      	str	r3, [r7, #52]	; 0x34
 801111e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011120:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011122:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011124:	e841 2300 	strex	r3, r2, [r1]
 8011128:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801112a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801112c:	2b00      	cmp	r3, #0
 801112e:	d1e6      	bne.n	80110fe <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	3308      	adds	r3, #8
 8011136:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011138:	697b      	ldr	r3, [r7, #20]
 801113a:	e853 3f00 	ldrex	r3, [r3]
 801113e:	613b      	str	r3, [r7, #16]
   return(result);
 8011140:	693b      	ldr	r3, [r7, #16]
 8011142:	f023 0301 	bic.w	r3, r3, #1
 8011146:	66bb      	str	r3, [r7, #104]	; 0x68
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	3308      	adds	r3, #8
 801114e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8011150:	623a      	str	r2, [r7, #32]
 8011152:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011154:	69f9      	ldr	r1, [r7, #28]
 8011156:	6a3a      	ldr	r2, [r7, #32]
 8011158:	e841 2300 	strex	r3, r2, [r1]
 801115c:	61bb      	str	r3, [r7, #24]
   return(result);
 801115e:	69bb      	ldr	r3, [r7, #24]
 8011160:	2b00      	cmp	r3, #0
 8011162:	d1e5      	bne.n	8011130 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	2220      	movs	r2, #32
 8011168:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	2220      	movs	r2, #32
 8011170:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	2220      	movs	r2, #32
 8011178:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	2200      	movs	r2, #0
 8011180:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8011184:	2303      	movs	r3, #3
 8011186:	e010      	b.n	80111aa <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011188:	68fb      	ldr	r3, [r7, #12]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	69da      	ldr	r2, [r3, #28]
 801118e:	68bb      	ldr	r3, [r7, #8]
 8011190:	4013      	ands	r3, r2
 8011192:	68ba      	ldr	r2, [r7, #8]
 8011194:	429a      	cmp	r2, r3
 8011196:	bf0c      	ite	eq
 8011198:	2301      	moveq	r3, #1
 801119a:	2300      	movne	r3, #0
 801119c:	b2db      	uxtb	r3, r3
 801119e:	461a      	mov	r2, r3
 80111a0:	79fb      	ldrb	r3, [r7, #7]
 80111a2:	429a      	cmp	r2, r3
 80111a4:	f43f af46 	beq.w	8011034 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80111a8:	2300      	movs	r3, #0
}
 80111aa:	4618      	mov	r0, r3
 80111ac:	3770      	adds	r7, #112	; 0x70
 80111ae:	46bd      	mov	sp, r7
 80111b0:	bd80      	pop	{r7, pc}

080111b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80111b2:	b480      	push	{r7}
 80111b4:	b095      	sub	sp, #84	; 0x54
 80111b6:	af00      	add	r7, sp, #0
 80111b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80111c2:	e853 3f00 	ldrex	r3, [r3]
 80111c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80111c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80111ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	461a      	mov	r2, r3
 80111d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80111d8:	643b      	str	r3, [r7, #64]	; 0x40
 80111da:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80111de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80111e0:	e841 2300 	strex	r3, r2, [r1]
 80111e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80111e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d1e6      	bne.n	80111ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	3308      	adds	r3, #8
 80111f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111f4:	6a3b      	ldr	r3, [r7, #32]
 80111f6:	e853 3f00 	ldrex	r3, [r3]
 80111fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80111fc:	69fb      	ldr	r3, [r7, #28]
 80111fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011202:	f023 0301 	bic.w	r3, r3, #1
 8011206:	64bb      	str	r3, [r7, #72]	; 0x48
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	3308      	adds	r3, #8
 801120e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011210:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011212:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011214:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011216:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011218:	e841 2300 	strex	r3, r2, [r1]
 801121c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801121e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011220:	2b00      	cmp	r3, #0
 8011222:	d1e3      	bne.n	80111ec <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011228:	2b01      	cmp	r3, #1
 801122a:	d118      	bne.n	801125e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	e853 3f00 	ldrex	r3, [r3]
 8011238:	60bb      	str	r3, [r7, #8]
   return(result);
 801123a:	68bb      	ldr	r3, [r7, #8]
 801123c:	f023 0310 	bic.w	r3, r3, #16
 8011240:	647b      	str	r3, [r7, #68]	; 0x44
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	461a      	mov	r2, r3
 8011248:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801124a:	61bb      	str	r3, [r7, #24]
 801124c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801124e:	6979      	ldr	r1, [r7, #20]
 8011250:	69ba      	ldr	r2, [r7, #24]
 8011252:	e841 2300 	strex	r3, r2, [r1]
 8011256:	613b      	str	r3, [r7, #16]
   return(result);
 8011258:	693b      	ldr	r3, [r7, #16]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d1e6      	bne.n	801122c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	2220      	movs	r2, #32
 8011262:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	2200      	movs	r2, #0
 801126a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	2200      	movs	r2, #0
 8011270:	671a      	str	r2, [r3, #112]	; 0x70
}
 8011272:	bf00      	nop
 8011274:	3754      	adds	r7, #84	; 0x54
 8011276:	46bd      	mov	sp, r7
 8011278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127c:	4770      	bx	lr

0801127e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801127e:	b580      	push	{r7, lr}
 8011280:	b084      	sub	sp, #16
 8011282:	af00      	add	r7, sp, #0
 8011284:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801128a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	2200      	movs	r2, #0
 8011290:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	2200      	movs	r2, #0
 8011298:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801129c:	68f8      	ldr	r0, [r7, #12]
 801129e:	f7ff fac1 	bl	8010824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80112a2:	bf00      	nop
 80112a4:	3710      	adds	r7, #16
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}

080112aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80112aa:	b580      	push	{r7, lr}
 80112ac:	b088      	sub	sp, #32
 80112ae:	af00      	add	r7, sp, #0
 80112b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	e853 3f00 	ldrex	r3, [r3]
 80112be:	60bb      	str	r3, [r7, #8]
   return(result);
 80112c0:	68bb      	ldr	r3, [r7, #8]
 80112c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80112c6:	61fb      	str	r3, [r7, #28]
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	461a      	mov	r2, r3
 80112ce:	69fb      	ldr	r3, [r7, #28]
 80112d0:	61bb      	str	r3, [r7, #24]
 80112d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112d4:	6979      	ldr	r1, [r7, #20]
 80112d6:	69ba      	ldr	r2, [r7, #24]
 80112d8:	e841 2300 	strex	r3, r2, [r1]
 80112dc:	613b      	str	r3, [r7, #16]
   return(result);
 80112de:	693b      	ldr	r3, [r7, #16]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d1e6      	bne.n	80112b2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	2220      	movs	r2, #32
 80112e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2200      	movs	r2, #0
 80112f0:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80112f2:	6878      	ldr	r0, [r7, #4]
 80112f4:	f7ff fa8c 	bl	8010810 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80112f8:	bf00      	nop
 80112fa:	3720      	adds	r7, #32
 80112fc:	46bd      	mov	sp, r7
 80112fe:	bd80      	pop	{r7, pc}

08011300 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011300:	b480      	push	{r7}
 8011302:	b083      	sub	sp, #12
 8011304:	af00      	add	r7, sp, #0
 8011306:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011308:	bf00      	nop
 801130a:	370c      	adds	r7, #12
 801130c:	46bd      	mov	sp, r7
 801130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011312:	4770      	bx	lr

08011314 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011314:	b480      	push	{r7}
 8011316:	b083      	sub	sp, #12
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801131c:	bf00      	nop
 801131e:	370c      	adds	r7, #12
 8011320:	46bd      	mov	sp, r7
 8011322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011326:	4770      	bx	lr

08011328 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011328:	b480      	push	{r7}
 801132a:	b083      	sub	sp, #12
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011330:	bf00      	nop
 8011332:	370c      	adds	r7, #12
 8011334:	46bd      	mov	sp, r7
 8011336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133a:	4770      	bx	lr

0801133c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801133c:	b480      	push	{r7}
 801133e:	b085      	sub	sp, #20
 8011340:	af00      	add	r7, sp, #0
 8011342:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801134a:	2b01      	cmp	r3, #1
 801134c:	d101      	bne.n	8011352 <HAL_UARTEx_DisableFifoMode+0x16>
 801134e:	2302      	movs	r3, #2
 8011350:	e027      	b.n	80113a2 <HAL_UARTEx_DisableFifoMode+0x66>
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	2201      	movs	r2, #1
 8011356:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	2224      	movs	r2, #36	; 0x24
 801135e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	681a      	ldr	r2, [r3, #0]
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	f022 0201 	bic.w	r2, r2, #1
 8011378:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011380:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	2200      	movs	r2, #0
 8011386:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	68fa      	ldr	r2, [r7, #12]
 801138e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	2220      	movs	r2, #32
 8011394:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	2200      	movs	r2, #0
 801139c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80113a0:	2300      	movs	r3, #0
}
 80113a2:	4618      	mov	r0, r3
 80113a4:	3714      	adds	r7, #20
 80113a6:	46bd      	mov	sp, r7
 80113a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ac:	4770      	bx	lr

080113ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80113ae:	b580      	push	{r7, lr}
 80113b0:	b084      	sub	sp, #16
 80113b2:	af00      	add	r7, sp, #0
 80113b4:	6078      	str	r0, [r7, #4]
 80113b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80113be:	2b01      	cmp	r3, #1
 80113c0:	d101      	bne.n	80113c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80113c2:	2302      	movs	r3, #2
 80113c4:	e02d      	b.n	8011422 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	2201      	movs	r2, #1
 80113ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	2224      	movs	r2, #36	; 0x24
 80113d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	681b      	ldr	r3, [r3, #0]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	681a      	ldr	r2, [r3, #0]
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	f022 0201 	bic.w	r2, r2, #1
 80113ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	689b      	ldr	r3, [r3, #8]
 80113f4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	683a      	ldr	r2, [r7, #0]
 80113fe:	430a      	orrs	r2, r1
 8011400:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011402:	6878      	ldr	r0, [r7, #4]
 8011404:	f000 f850 	bl	80114a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	68fa      	ldr	r2, [r7, #12]
 801140e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	2220      	movs	r2, #32
 8011414:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	2200      	movs	r2, #0
 801141c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011420:	2300      	movs	r3, #0
}
 8011422:	4618      	mov	r0, r3
 8011424:	3710      	adds	r7, #16
 8011426:	46bd      	mov	sp, r7
 8011428:	bd80      	pop	{r7, pc}

0801142a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801142a:	b580      	push	{r7, lr}
 801142c:	b084      	sub	sp, #16
 801142e:	af00      	add	r7, sp, #0
 8011430:	6078      	str	r0, [r7, #4]
 8011432:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801143a:	2b01      	cmp	r3, #1
 801143c:	d101      	bne.n	8011442 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801143e:	2302      	movs	r3, #2
 8011440:	e02d      	b.n	801149e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	2201      	movs	r2, #1
 8011446:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	2224      	movs	r2, #36	; 0x24
 801144e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	681a      	ldr	r2, [r3, #0]
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	f022 0201 	bic.w	r2, r2, #1
 8011468:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	689b      	ldr	r3, [r3, #8]
 8011470:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	683a      	ldr	r2, [r7, #0]
 801147a:	430a      	orrs	r2, r1
 801147c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801147e:	6878      	ldr	r0, [r7, #4]
 8011480:	f000 f812 	bl	80114a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	68fa      	ldr	r2, [r7, #12]
 801148a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	2220      	movs	r2, #32
 8011490:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	2200      	movs	r2, #0
 8011498:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801149c:	2300      	movs	r3, #0
}
 801149e:	4618      	mov	r0, r3
 80114a0:	3710      	adds	r7, #16
 80114a2:	46bd      	mov	sp, r7
 80114a4:	bd80      	pop	{r7, pc}
	...

080114a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80114a8:	b480      	push	{r7}
 80114aa:	b085      	sub	sp, #20
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d108      	bne.n	80114ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	2201      	movs	r2, #1
 80114bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	2201      	movs	r2, #1
 80114c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80114c8:	e031      	b.n	801152e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80114ca:	2308      	movs	r3, #8
 80114cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80114ce:	2308      	movs	r3, #8
 80114d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	689b      	ldr	r3, [r3, #8]
 80114d8:	0e5b      	lsrs	r3, r3, #25
 80114da:	b2db      	uxtb	r3, r3
 80114dc:	f003 0307 	and.w	r3, r3, #7
 80114e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	689b      	ldr	r3, [r3, #8]
 80114e8:	0f5b      	lsrs	r3, r3, #29
 80114ea:	b2db      	uxtb	r3, r3
 80114ec:	f003 0307 	and.w	r3, r3, #7
 80114f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80114f2:	7bbb      	ldrb	r3, [r7, #14]
 80114f4:	7b3a      	ldrb	r2, [r7, #12]
 80114f6:	4911      	ldr	r1, [pc, #68]	; (801153c <UARTEx_SetNbDataToProcess+0x94>)
 80114f8:	5c8a      	ldrb	r2, [r1, r2]
 80114fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80114fe:	7b3a      	ldrb	r2, [r7, #12]
 8011500:	490f      	ldr	r1, [pc, #60]	; (8011540 <UARTEx_SetNbDataToProcess+0x98>)
 8011502:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011504:	fb93 f3f2 	sdiv	r3, r3, r2
 8011508:	b29a      	uxth	r2, r3
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011510:	7bfb      	ldrb	r3, [r7, #15]
 8011512:	7b7a      	ldrb	r2, [r7, #13]
 8011514:	4909      	ldr	r1, [pc, #36]	; (801153c <UARTEx_SetNbDataToProcess+0x94>)
 8011516:	5c8a      	ldrb	r2, [r1, r2]
 8011518:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801151c:	7b7a      	ldrb	r2, [r7, #13]
 801151e:	4908      	ldr	r1, [pc, #32]	; (8011540 <UARTEx_SetNbDataToProcess+0x98>)
 8011520:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011522:	fb93 f3f2 	sdiv	r3, r3, r2
 8011526:	b29a      	uxth	r2, r3
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 801152e:	bf00      	nop
 8011530:	3714      	adds	r7, #20
 8011532:	46bd      	mov	sp, r7
 8011534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011538:	4770      	bx	lr
 801153a:	bf00      	nop
 801153c:	0801c150 	.word	0x0801c150
 8011540:	0801c158 	.word	0x0801c158

08011544 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8011544:	b084      	sub	sp, #16
 8011546:	b480      	push	{r7}
 8011548:	b085      	sub	sp, #20
 801154a:	af00      	add	r7, sp, #0
 801154c:	6078      	str	r0, [r7, #4]
 801154e:	f107 001c 	add.w	r0, r7, #28
 8011552:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8011556:	2300      	movs	r3, #0
 8011558:	60fb      	str	r3, [r7, #12]

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 801155a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 801155c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 801155e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8011560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 8011562:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8011564:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 8011566:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 801156a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 801156c:	68fa      	ldr	r2, [r7, #12]
 801156e:	4313      	orrs	r3, r2
 8011570:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	685a      	ldr	r2, [r3, #4]
 8011576:	4b07      	ldr	r3, [pc, #28]	; (8011594 <SDMMC_Init+0x50>)
 8011578:	4013      	ands	r3, r2
 801157a:	68fa      	ldr	r2, [r7, #12]
 801157c:	431a      	orrs	r2, r3
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011582:	2300      	movs	r3, #0
}
 8011584:	4618      	mov	r0, r3
 8011586:	3714      	adds	r7, #20
 8011588:	46bd      	mov	sp, r7
 801158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158e:	b004      	add	sp, #16
 8011590:	4770      	bx	lr
 8011592:	bf00      	nop
 8011594:	ffc02c00 	.word	0xffc02c00

08011598 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8011598:	b480      	push	{r7}
 801159a:	b083      	sub	sp, #12
 801159c:	af00      	add	r7, sp, #0
 801159e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80115a6:	4618      	mov	r0, r3
 80115a8:	370c      	adds	r7, #12
 80115aa:	46bd      	mov	sp, r7
 80115ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b0:	4770      	bx	lr

080115b2 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80115b2:	b480      	push	{r7}
 80115b4:	b083      	sub	sp, #12
 80115b6:	af00      	add	r7, sp, #0
 80115b8:	6078      	str	r0, [r7, #4]
 80115ba:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80115bc:	683b      	ldr	r3, [r7, #0]
 80115be:	681a      	ldr	r2, [r3, #0]
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80115c6:	2300      	movs	r3, #0
}
 80115c8:	4618      	mov	r0, r3
 80115ca:	370c      	adds	r7, #12
 80115cc:	46bd      	mov	sp, r7
 80115ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d2:	4770      	bx	lr

080115d4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80115d4:	b580      	push	{r7, lr}
 80115d6:	b082      	sub	sp, #8
 80115d8:	af00      	add	r7, sp, #0
 80115da:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	f043 0203 	orr.w	r2, r3, #3
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	601a      	str	r2, [r3, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80115e8:	2002      	movs	r0, #2
 80115ea:	f7f5 f9f5 	bl	80069d8 <HAL_Delay>

  return HAL_OK;
 80115ee:	2300      	movs	r3, #0
}
 80115f0:	4618      	mov	r0, r3
 80115f2:	3708      	adds	r7, #8
 80115f4:	46bd      	mov	sp, r7
 80115f6:	bd80      	pop	{r7, pc}

080115f8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 80115f8:	b480      	push	{r7}
 80115fa:	b083      	sub	sp, #12
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	f003 0303 	and.w	r3, r3, #3
}
 8011608:	4618      	mov	r0, r3
 801160a:	370c      	adds	r7, #12
 801160c:	46bd      	mov	sp, r7
 801160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011612:	4770      	bx	lr

08011614 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8011614:	b480      	push	{r7}
 8011616:	b085      	sub	sp, #20
 8011618:	af00      	add	r7, sp, #0
 801161a:	6078      	str	r0, [r7, #4]
 801161c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801161e:	2300      	movs	r3, #0
 8011620:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8011622:	683b      	ldr	r3, [r7, #0]
 8011624:	681a      	ldr	r2, [r3, #0]
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801162a:	683b      	ldr	r3, [r7, #0]
 801162c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801162e:	683b      	ldr	r3, [r7, #0]
 8011630:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011632:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8011634:	683b      	ldr	r3, [r7, #0]
 8011636:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8011638:	431a      	orrs	r2, r3
                       Command->CPSM);
 801163a:	683b      	ldr	r3, [r7, #0]
 801163c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801163e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011640:	68fa      	ldr	r2, [r7, #12]
 8011642:	4313      	orrs	r3, r2
 8011644:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	68da      	ldr	r2, [r3, #12]
 801164a:	4b06      	ldr	r3, [pc, #24]	; (8011664 <SDMMC_SendCommand+0x50>)
 801164c:	4013      	ands	r3, r2
 801164e:	68fa      	ldr	r2, [r7, #12]
 8011650:	431a      	orrs	r2, r3
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8011656:	2300      	movs	r3, #0
}
 8011658:	4618      	mov	r0, r3
 801165a:	3714      	adds	r7, #20
 801165c:	46bd      	mov	sp, r7
 801165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011662:	4770      	bx	lr
 8011664:	fffee0c0 	.word	0xfffee0c0

08011668 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8011668:	b480      	push	{r7}
 801166a:	b083      	sub	sp, #12
 801166c:	af00      	add	r7, sp, #0
 801166e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	691b      	ldr	r3, [r3, #16]
 8011674:	b2db      	uxtb	r3, r3
}
 8011676:	4618      	mov	r0, r3
 8011678:	370c      	adds	r7, #12
 801167a:	46bd      	mov	sp, r7
 801167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011680:	4770      	bx	lr

08011682 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8011682:	b480      	push	{r7}
 8011684:	b085      	sub	sp, #20
 8011686:	af00      	add	r7, sp, #0
 8011688:	6078      	str	r0, [r7, #4]
 801168a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	3314      	adds	r3, #20
 8011690:	461a      	mov	r2, r3
 8011692:	683b      	ldr	r3, [r7, #0]
 8011694:	4413      	add	r3, r2
 8011696:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	681b      	ldr	r3, [r3, #0]
}
 801169c:	4618      	mov	r0, r3
 801169e:	3714      	adds	r7, #20
 80116a0:	46bd      	mov	sp, r7
 80116a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116a6:	4770      	bx	lr

080116a8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80116a8:	b480      	push	{r7}
 80116aa:	b085      	sub	sp, #20
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
 80116b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80116b2:	2300      	movs	r3, #0
 80116b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	681a      	ldr	r2, [r3, #0]
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80116be:	683b      	ldr	r3, [r7, #0]
 80116c0:	685a      	ldr	r2, [r3, #4]
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80116c6:	683b      	ldr	r3, [r7, #0]
 80116c8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80116ce:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80116d0:	683b      	ldr	r3, [r7, #0]
 80116d2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80116d4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80116d6:	683b      	ldr	r3, [r7, #0]
 80116d8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80116da:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80116dc:	68fa      	ldr	r2, [r7, #12]
 80116de:	4313      	orrs	r3, r2
 80116e0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116e6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	431a      	orrs	r2, r3
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80116f2:	2300      	movs	r3, #0

}
 80116f4:	4618      	mov	r0, r3
 80116f6:	3714      	adds	r7, #20
 80116f8:	46bd      	mov	sp, r7
 80116fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116fe:	4770      	bx	lr

08011700 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b088      	sub	sp, #32
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
 8011708:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801170a:	683b      	ldr	r3, [r7, #0]
 801170c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801170e:	2310      	movs	r3, #16
 8011710:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011712:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011716:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011718:	2300      	movs	r3, #0
 801171a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801171c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011720:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011722:	f107 0308 	add.w	r3, r7, #8
 8011726:	4619      	mov	r1, r3
 8011728:	6878      	ldr	r0, [r7, #4]
 801172a:	f7ff ff73 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 801172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8011732:	2110      	movs	r1, #16
 8011734:	6878      	ldr	r0, [r7, #4]
 8011736:	f000 fa7b 	bl	8011c30 <SDMMC_GetCmdResp1>
 801173a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801173c:	69fb      	ldr	r3, [r7, #28]
}
 801173e:	4618      	mov	r0, r3
 8011740:	3720      	adds	r7, #32
 8011742:	46bd      	mov	sp, r7
 8011744:	bd80      	pop	{r7, pc}

08011746 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011746:	b580      	push	{r7, lr}
 8011748:	b088      	sub	sp, #32
 801174a:	af00      	add	r7, sp, #0
 801174c:	6078      	str	r0, [r7, #4]
 801174e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011750:	683b      	ldr	r3, [r7, #0]
 8011752:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8011754:	2311      	movs	r3, #17
 8011756:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011758:	f44f 7380 	mov.w	r3, #256	; 0x100
 801175c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801175e:	2300      	movs	r3, #0
 8011760:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011766:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011768:	f107 0308 	add.w	r3, r7, #8
 801176c:	4619      	mov	r1, r3
 801176e:	6878      	ldr	r0, [r7, #4]
 8011770:	f7ff ff50 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8011774:	f241 3288 	movw	r2, #5000	; 0x1388
 8011778:	2111      	movs	r1, #17
 801177a:	6878      	ldr	r0, [r7, #4]
 801177c:	f000 fa58 	bl	8011c30 <SDMMC_GetCmdResp1>
 8011780:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011782:	69fb      	ldr	r3, [r7, #28]
}
 8011784:	4618      	mov	r0, r3
 8011786:	3720      	adds	r7, #32
 8011788:	46bd      	mov	sp, r7
 801178a:	bd80      	pop	{r7, pc}

0801178c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801178c:	b580      	push	{r7, lr}
 801178e:	b088      	sub	sp, #32
 8011790:	af00      	add	r7, sp, #0
 8011792:	6078      	str	r0, [r7, #4]
 8011794:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011796:	683b      	ldr	r3, [r7, #0]
 8011798:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 801179a:	2312      	movs	r3, #18
 801179c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801179e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80117a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80117a4:	2300      	movs	r3, #0
 80117a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80117a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80117ac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80117ae:	f107 0308 	add.w	r3, r7, #8
 80117b2:	4619      	mov	r1, r3
 80117b4:	6878      	ldr	r0, [r7, #4]
 80117b6:	f7ff ff2d 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80117ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80117be:	2112      	movs	r1, #18
 80117c0:	6878      	ldr	r0, [r7, #4]
 80117c2:	f000 fa35 	bl	8011c30 <SDMMC_GetCmdResp1>
 80117c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80117c8:	69fb      	ldr	r3, [r7, #28]
}
 80117ca:	4618      	mov	r0, r3
 80117cc:	3720      	adds	r7, #32
 80117ce:	46bd      	mov	sp, r7
 80117d0:	bd80      	pop	{r7, pc}

080117d2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80117d2:	b580      	push	{r7, lr}
 80117d4:	b088      	sub	sp, #32
 80117d6:	af00      	add	r7, sp, #0
 80117d8:	6078      	str	r0, [r7, #4]
 80117da:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80117e0:	2318      	movs	r3, #24
 80117e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80117e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80117e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80117ea:	2300      	movs	r3, #0
 80117ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80117ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80117f2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80117f4:	f107 0308 	add.w	r3, r7, #8
 80117f8:	4619      	mov	r1, r3
 80117fa:	6878      	ldr	r0, [r7, #4]
 80117fc:	f7ff ff0a 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8011800:	f241 3288 	movw	r2, #5000	; 0x1388
 8011804:	2118      	movs	r1, #24
 8011806:	6878      	ldr	r0, [r7, #4]
 8011808:	f000 fa12 	bl	8011c30 <SDMMC_GetCmdResp1>
 801180c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801180e:	69fb      	ldr	r3, [r7, #28]
}
 8011810:	4618      	mov	r0, r3
 8011812:	3720      	adds	r7, #32
 8011814:	46bd      	mov	sp, r7
 8011816:	bd80      	pop	{r7, pc}

08011818 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b088      	sub	sp, #32
 801181c:	af00      	add	r7, sp, #0
 801181e:	6078      	str	r0, [r7, #4]
 8011820:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8011826:	2319      	movs	r3, #25
 8011828:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801182a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801182e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011830:	2300      	movs	r3, #0
 8011832:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011838:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801183a:	f107 0308 	add.w	r3, r7, #8
 801183e:	4619      	mov	r1, r3
 8011840:	6878      	ldr	r0, [r7, #4]
 8011842:	f7ff fee7 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011846:	f241 3288 	movw	r2, #5000	; 0x1388
 801184a:	2119      	movs	r1, #25
 801184c:	6878      	ldr	r0, [r7, #4]
 801184e:	f000 f9ef 	bl	8011c30 <SDMMC_GetCmdResp1>
 8011852:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011854:	69fb      	ldr	r3, [r7, #28]
}
 8011856:	4618      	mov	r0, r3
 8011858:	3720      	adds	r7, #32
 801185a:	46bd      	mov	sp, r7
 801185c:	bd80      	pop	{r7, pc}
	...

08011860 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8011860:	b580      	push	{r7, lr}
 8011862:	b088      	sub	sp, #32
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011868:	2300      	movs	r3, #0
 801186a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 801186c:	230c      	movs	r3, #12
 801186e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011870:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011874:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011876:	2300      	movs	r3, #0
 8011878:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801187a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801187e:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	68db      	ldr	r3, [r3, #12]
 8011884:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	68db      	ldr	r3, [r3, #12]
 8011890:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011898:	f107 0308 	add.w	r3, r7, #8
 801189c:	4619      	mov	r1, r3
 801189e:	6878      	ldr	r0, [r7, #4]
 80118a0:	f7ff feb8 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80118a4:	4a08      	ldr	r2, [pc, #32]	; (80118c8 <SDMMC_CmdStopTransfer+0x68>)
 80118a6:	210c      	movs	r1, #12
 80118a8:	6878      	ldr	r0, [r7, #4]
 80118aa:	f000 f9c1 	bl	8011c30 <SDMMC_GetCmdResp1>
 80118ae:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	68db      	ldr	r3, [r3, #12]
 80118b4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 80118bc:	69fb      	ldr	r3, [r7, #28]
}
 80118be:	4618      	mov	r0, r3
 80118c0:	3720      	adds	r7, #32
 80118c2:	46bd      	mov	sp, r7
 80118c4:	bd80      	pop	{r7, pc}
 80118c6:	bf00      	nop
 80118c8:	05f5e100 	.word	0x05f5e100

080118cc <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 80118cc:	b580      	push	{r7, lr}
 80118ce:	b08a      	sub	sp, #40	; 0x28
 80118d0:	af00      	add	r7, sp, #0
 80118d2:	60f8      	str	r0, [r7, #12]
 80118d4:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80118dc:	2307      	movs	r3, #7
 80118de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80118e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80118e4:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80118e6:	2300      	movs	r3, #0
 80118e8:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80118ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80118ee:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80118f0:	f107 0310 	add.w	r3, r7, #16
 80118f4:	4619      	mov	r1, r3
 80118f6:	68f8      	ldr	r0, [r7, #12]
 80118f8:	f7ff fe8c 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80118fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8011900:	2107      	movs	r1, #7
 8011902:	68f8      	ldr	r0, [r7, #12]
 8011904:	f000 f994 	bl	8011c30 <SDMMC_GetCmdResp1>
 8011908:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 801190a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801190c:	4618      	mov	r0, r3
 801190e:	3728      	adds	r7, #40	; 0x28
 8011910:	46bd      	mov	sp, r7
 8011912:	bd80      	pop	{r7, pc}

08011914 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8011914:	b580      	push	{r7, lr}
 8011916:	b088      	sub	sp, #32
 8011918:	af00      	add	r7, sp, #0
 801191a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801191c:	2300      	movs	r3, #0
 801191e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8011920:	2300      	movs	r3, #0
 8011922:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8011924:	2300      	movs	r3, #0
 8011926:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011928:	2300      	movs	r3, #0
 801192a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801192c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011930:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011932:	f107 0308 	add.w	r3, r7, #8
 8011936:	4619      	mov	r1, r3
 8011938:	6878      	ldr	r0, [r7, #4]
 801193a:	f7ff fe6b 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 801193e:	6878      	ldr	r0, [r7, #4]
 8011940:	f000 fbb8 	bl	80120b4 <SDMMC_GetCmdError>
 8011944:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011946:	69fb      	ldr	r3, [r7, #28]
}
 8011948:	4618      	mov	r0, r3
 801194a:	3720      	adds	r7, #32
 801194c:	46bd      	mov	sp, r7
 801194e:	bd80      	pop	{r7, pc}

08011950 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8011950:	b580      	push	{r7, lr}
 8011952:	b088      	sub	sp, #32
 8011954:	af00      	add	r7, sp, #0
 8011956:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8011958:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 801195c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 801195e:	2308      	movs	r3, #8
 8011960:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011962:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011966:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011968:	2300      	movs	r3, #0
 801196a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801196c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011970:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011972:	f107 0308 	add.w	r3, r7, #8
 8011976:	4619      	mov	r1, r3
 8011978:	6878      	ldr	r0, [r7, #4]
 801197a:	f7ff fe4b 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 801197e:	6878      	ldr	r0, [r7, #4]
 8011980:	f000 fb4a 	bl	8012018 <SDMMC_GetCmdResp7>
 8011984:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011986:	69fb      	ldr	r3, [r7, #28]
}
 8011988:	4618      	mov	r0, r3
 801198a:	3720      	adds	r7, #32
 801198c:	46bd      	mov	sp, r7
 801198e:	bd80      	pop	{r7, pc}

08011990 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011990:	b580      	push	{r7, lr}
 8011992:	b088      	sub	sp, #32
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
 8011998:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 801199a:	683b      	ldr	r3, [r7, #0]
 801199c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 801199e:	2337      	movs	r3, #55	; 0x37
 80119a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80119a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80119a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80119a8:	2300      	movs	r3, #0
 80119aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80119ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80119b0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80119b2:	f107 0308 	add.w	r3, r7, #8
 80119b6:	4619      	mov	r1, r3
 80119b8:	6878      	ldr	r0, [r7, #4]
 80119ba:	f7ff fe2b 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80119be:	f241 3288 	movw	r2, #5000	; 0x1388
 80119c2:	2137      	movs	r1, #55	; 0x37
 80119c4:	6878      	ldr	r0, [r7, #4]
 80119c6:	f000 f933 	bl	8011c30 <SDMMC_GetCmdResp1>
 80119ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80119cc:	69fb      	ldr	r3, [r7, #28]
}
 80119ce:	4618      	mov	r0, r3
 80119d0:	3720      	adds	r7, #32
 80119d2:	46bd      	mov	sp, r7
 80119d4:	bd80      	pop	{r7, pc}

080119d6 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80119d6:	b580      	push	{r7, lr}
 80119d8:	b088      	sub	sp, #32
 80119da:	af00      	add	r7, sp, #0
 80119dc:	6078      	str	r0, [r7, #4]
 80119de:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
 80119e0:	683b      	ldr	r3, [r7, #0]
 80119e2:	60bb      	str	r3, [r7, #8]
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80119e4:	2329      	movs	r3, #41	; 0x29
 80119e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80119e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80119ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80119ee:	2300      	movs	r3, #0
 80119f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80119f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80119f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80119f8:	f107 0308 	add.w	r3, r7, #8
 80119fc:	4619      	mov	r1, r3
 80119fe:	6878      	ldr	r0, [r7, #4]
 8011a00:	f7ff fe08 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8011a04:	6878      	ldr	r0, [r7, #4]
 8011a06:	f000 fa4f 	bl	8011ea8 <SDMMC_GetCmdResp3>
 8011a0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a0c:	69fb      	ldr	r3, [r7, #28]
}
 8011a0e:	4618      	mov	r0, r3
 8011a10:	3720      	adds	r7, #32
 8011a12:	46bd      	mov	sp, r7
 8011a14:	bd80      	pop	{r7, pc}

08011a16 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8011a16:	b580      	push	{r7, lr}
 8011a18:	b088      	sub	sp, #32
 8011a1a:	af00      	add	r7, sp, #0
 8011a1c:	6078      	str	r0, [r7, #4]
 8011a1e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8011a20:	683b      	ldr	r3, [r7, #0]
 8011a22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8011a24:	2306      	movs	r3, #6
 8011a26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011a28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011a2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011a2e:	2300      	movs	r3, #0
 8011a30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011a32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011a36:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011a38:	f107 0308 	add.w	r3, r7, #8
 8011a3c:	4619      	mov	r1, r3
 8011a3e:	6878      	ldr	r0, [r7, #4]
 8011a40:	f7ff fde8 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8011a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8011a48:	2106      	movs	r1, #6
 8011a4a:	6878      	ldr	r0, [r7, #4]
 8011a4c:	f000 f8f0 	bl	8011c30 <SDMMC_GetCmdResp1>
 8011a50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a52:	69fb      	ldr	r3, [r7, #28]
}
 8011a54:	4618      	mov	r0, r3
 8011a56:	3720      	adds	r7, #32
 8011a58:	46bd      	mov	sp, r7
 8011a5a:	bd80      	pop	{r7, pc}

08011a5c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8011a5c:	b580      	push	{r7, lr}
 8011a5e:	b088      	sub	sp, #32
 8011a60:	af00      	add	r7, sp, #0
 8011a62:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011a64:	2300      	movs	r3, #0
 8011a66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011a68:	2333      	movs	r3, #51	; 0x33
 8011a6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011a6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011a70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011a72:	2300      	movs	r3, #0
 8011a74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011a7a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011a7c:	f107 0308 	add.w	r3, r7, #8
 8011a80:	4619      	mov	r1, r3
 8011a82:	6878      	ldr	r0, [r7, #4]
 8011a84:	f7ff fdc6 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8011a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8011a8c:	2133      	movs	r1, #51	; 0x33
 8011a8e:	6878      	ldr	r0, [r7, #4]
 8011a90:	f000 f8ce 	bl	8011c30 <SDMMC_GetCmdResp1>
 8011a94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a96:	69fb      	ldr	r3, [r7, #28]
}
 8011a98:	4618      	mov	r0, r3
 8011a9a:	3720      	adds	r7, #32
 8011a9c:	46bd      	mov	sp, r7
 8011a9e:	bd80      	pop	{r7, pc}

08011aa0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8011aa0:	b580      	push	{r7, lr}
 8011aa2:	b088      	sub	sp, #32
 8011aa4:	af00      	add	r7, sp, #0
 8011aa6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011aa8:	2300      	movs	r3, #0
 8011aaa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011aac:	2302      	movs	r3, #2
 8011aae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011ab0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011ab4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011aba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011abe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ac0:	f107 0308 	add.w	r3, r7, #8
 8011ac4:	4619      	mov	r1, r3
 8011ac6:	6878      	ldr	r0, [r7, #4]
 8011ac8:	f7ff fda4 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011acc:	6878      	ldr	r0, [r7, #4]
 8011ace:	f000 f9a1 	bl	8011e14 <SDMMC_GetCmdResp2>
 8011ad2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011ad4:	69fb      	ldr	r3, [r7, #28]
}
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	3720      	adds	r7, #32
 8011ada:	46bd      	mov	sp, r7
 8011adc:	bd80      	pop	{r7, pc}

08011ade <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011ade:	b580      	push	{r7, lr}
 8011ae0:	b088      	sub	sp, #32
 8011ae2:	af00      	add	r7, sp, #0
 8011ae4:	6078      	str	r0, [r7, #4]
 8011ae6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8011ae8:	683b      	ldr	r3, [r7, #0]
 8011aea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011aec:	2309      	movs	r3, #9
 8011aee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011af0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011af4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011af6:	2300      	movs	r3, #0
 8011af8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011afa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011afe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b00:	f107 0308 	add.w	r3, r7, #8
 8011b04:	4619      	mov	r1, r3
 8011b06:	6878      	ldr	r0, [r7, #4]
 8011b08:	f7ff fd84 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011b0c:	6878      	ldr	r0, [r7, #4]
 8011b0e:	f000 f981 	bl	8011e14 <SDMMC_GetCmdResp2>
 8011b12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011b14:	69fb      	ldr	r3, [r7, #28]
}
 8011b16:	4618      	mov	r0, r3
 8011b18:	3720      	adds	r7, #32
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	bd80      	pop	{r7, pc}

08011b1e <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8011b1e:	b580      	push	{r7, lr}
 8011b20:	b088      	sub	sp, #32
 8011b22:	af00      	add	r7, sp, #0
 8011b24:	6078      	str	r0, [r7, #4]
 8011b26:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8011b28:	2300      	movs	r3, #0
 8011b2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8011b2c:	2303      	movs	r3, #3
 8011b2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011b30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011b34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011b36:	2300      	movs	r3, #0
 8011b38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b3e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b40:	f107 0308 	add.w	r3, r7, #8
 8011b44:	4619      	mov	r1, r3
 8011b46:	6878      	ldr	r0, [r7, #4]
 8011b48:	f7ff fd64 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011b4c:	683a      	ldr	r2, [r7, #0]
 8011b4e:	2103      	movs	r1, #3
 8011b50:	6878      	ldr	r0, [r7, #4]
 8011b52:	f000 f9e9 	bl	8011f28 <SDMMC_GetCmdResp6>
 8011b56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011b58:	69fb      	ldr	r3, [r7, #28]
}
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	3720      	adds	r7, #32
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bd80      	pop	{r7, pc}

08011b62 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011b62:	b580      	push	{r7, lr}
 8011b64:	b088      	sub	sp, #32
 8011b66:	af00      	add	r7, sp, #0
 8011b68:	6078      	str	r0, [r7, #4]
 8011b6a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8011b6c:	683b      	ldr	r3, [r7, #0]
 8011b6e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011b70:	230d      	movs	r3, #13
 8011b72:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011b74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011b78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011b7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b82:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b84:	f107 0308 	add.w	r3, r7, #8
 8011b88:	4619      	mov	r1, r3
 8011b8a:	6878      	ldr	r0, [r7, #4]
 8011b8c:	f7ff fd42 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011b90:	f241 3288 	movw	r2, #5000	; 0x1388
 8011b94:	210d      	movs	r1, #13
 8011b96:	6878      	ldr	r0, [r7, #4]
 8011b98:	f000 f84a 	bl	8011c30 <SDMMC_GetCmdResp1>
 8011b9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011b9e:	69fb      	ldr	r3, [r7, #28]
}
 8011ba0:	4618      	mov	r0, r3
 8011ba2:	3720      	adds	r7, #32
 8011ba4:	46bd      	mov	sp, r7
 8011ba6:	bd80      	pop	{r7, pc}

08011ba8 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8011ba8:	b580      	push	{r7, lr}
 8011baa:	b088      	sub	sp, #32
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8011bb0:	2300      	movs	r3, #0
 8011bb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8011bb4:	230d      	movs	r3, #13
 8011bb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011bb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011bbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011bc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011bc6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011bc8:	f107 0308 	add.w	r3, r7, #8
 8011bcc:	4619      	mov	r1, r3
 8011bce:	6878      	ldr	r0, [r7, #4]
 8011bd0:	f7ff fd20 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8011bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8011bd8:	210d      	movs	r1, #13
 8011bda:	6878      	ldr	r0, [r7, #4]
 8011bdc:	f000 f828 	bl	8011c30 <SDMMC_GetCmdResp1>
 8011be0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011be2:	69fb      	ldr	r3, [r7, #28]
}
 8011be4:	4618      	mov	r0, r3
 8011be6:	3720      	adds	r7, #32
 8011be8:	46bd      	mov	sp, r7
 8011bea:	bd80      	pop	{r7, pc}

08011bec <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b088      	sub	sp, #32
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 8011bf4:	2300      	movs	r3, #0
 8011bf6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8011bf8:	230b      	movs	r3, #11
 8011bfa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011bfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011c00:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c02:	2300      	movs	r3, #0
 8011c04:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011c0a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c0c:	f107 0308 	add.w	r3, r7, #8
 8011c10:	4619      	mov	r1, r3
 8011c12:	6878      	ldr	r0, [r7, #4]
 8011c14:	f7ff fcfe 	bl	8011614 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8011c18:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c1c:	210b      	movs	r1, #11
 8011c1e:	6878      	ldr	r0, [r7, #4]
 8011c20:	f000 f806 	bl	8011c30 <SDMMC_GetCmdResp1>
 8011c24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c26:	69fb      	ldr	r3, [r7, #28]
}
 8011c28:	4618      	mov	r0, r3
 8011c2a:	3720      	adds	r7, #32
 8011c2c:	46bd      	mov	sp, r7
 8011c2e:	bd80      	pop	{r7, pc}

08011c30 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8011c30:	b580      	push	{r7, lr}
 8011c32:	b088      	sub	sp, #32
 8011c34:	af00      	add	r7, sp, #0
 8011c36:	60f8      	str	r0, [r7, #12]
 8011c38:	460b      	mov	r3, r1
 8011c3a:	607a      	str	r2, [r7, #4]
 8011c3c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8011c3e:	4b70      	ldr	r3, [pc, #448]	; (8011e00 <SDMMC_GetCmdResp1+0x1d0>)
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	4a70      	ldr	r2, [pc, #448]	; (8011e04 <SDMMC_GetCmdResp1+0x1d4>)
 8011c44:	fba2 2303 	umull	r2, r3, r2, r3
 8011c48:	0a5a      	lsrs	r2, r3, #9
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	fb02 f303 	mul.w	r3, r2, r3
 8011c50:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8011c52:	69fb      	ldr	r3, [r7, #28]
 8011c54:	1e5a      	subs	r2, r3, #1
 8011c56:	61fa      	str	r2, [r7, #28]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d102      	bne.n	8011c62 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011c5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011c60:	e0c9      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011c66:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8011c68:	69ba      	ldr	r2, [r7, #24]
 8011c6a:	4b67      	ldr	r3, [pc, #412]	; (8011e08 <SDMMC_GetCmdResp1+0x1d8>)
 8011c6c:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d0ef      	beq.n	8011c52 <SDMMC_GetCmdResp1+0x22>
 8011c72:	69bb      	ldr	r3, [r7, #24]
 8011c74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d1ea      	bne.n	8011c52 <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011c80:	f003 0304 	and.w	r3, r3, #4
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d004      	beq.n	8011c92 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	2204      	movs	r2, #4
 8011c8c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011c8e:	2304      	movs	r3, #4
 8011c90:	e0b1      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011c96:	f003 0301 	and.w	r3, r3, #1
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d004      	beq.n	8011ca8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	2201      	movs	r2, #1
 8011ca2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011ca4:	2301      	movs	r3, #1
 8011ca6:	e0a6      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	4a58      	ldr	r2, [pc, #352]	; (8011e0c <SDMMC_GetCmdResp1+0x1dc>)
 8011cac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011cae:	68f8      	ldr	r0, [r7, #12]
 8011cb0:	f7ff fcda 	bl	8011668 <SDMMC_GetCommandResponse>
 8011cb4:	4603      	mov	r3, r0
 8011cb6:	461a      	mov	r2, r3
 8011cb8:	7afb      	ldrb	r3, [r7, #11]
 8011cba:	4293      	cmp	r3, r2
 8011cbc:	d001      	beq.n	8011cc2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011cbe:	2301      	movs	r3, #1
 8011cc0:	e099      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011cc2:	2100      	movs	r1, #0
 8011cc4:	68f8      	ldr	r0, [r7, #12]
 8011cc6:	f7ff fcdc 	bl	8011682 <SDMMC_GetResponse>
 8011cca:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8011ccc:	697a      	ldr	r2, [r7, #20]
 8011cce:	4b50      	ldr	r3, [pc, #320]	; (8011e10 <SDMMC_GetCmdResp1+0x1e0>)
 8011cd0:	4013      	ands	r3, r2
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d101      	bne.n	8011cda <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	e08d      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8011cda:	697b      	ldr	r3, [r7, #20]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	da02      	bge.n	8011ce6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8011ce0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011ce4:	e087      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8011ce6:	697b      	ldr	r3, [r7, #20]
 8011ce8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d001      	beq.n	8011cf4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8011cf0:	2340      	movs	r3, #64	; 0x40
 8011cf2:	e080      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8011cf4:	697b      	ldr	r3, [r7, #20]
 8011cf6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d001      	beq.n	8011d02 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8011cfe:	2380      	movs	r3, #128	; 0x80
 8011d00:	e079      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8011d02:	697b      	ldr	r3, [r7, #20]
 8011d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d002      	beq.n	8011d12 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011d0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011d10:	e071      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8011d12:	697b      	ldr	r3, [r7, #20]
 8011d14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d002      	beq.n	8011d22 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011d1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011d20:	e069      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8011d22:	697b      	ldr	r3, [r7, #20]
 8011d24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d002      	beq.n	8011d32 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011d2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d30:	e061      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8011d32:	697b      	ldr	r3, [r7, #20]
 8011d34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d002      	beq.n	8011d42 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011d3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011d40:	e059      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8011d42:	697b      	ldr	r3, [r7, #20]
 8011d44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d002      	beq.n	8011d52 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011d4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011d50:	e051      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8011d52:	697b      	ldr	r3, [r7, #20]
 8011d54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d002      	beq.n	8011d62 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011d5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011d60:	e049      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8011d62:	697b      	ldr	r3, [r7, #20]
 8011d64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d002      	beq.n	8011d72 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011d6c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8011d70:	e041      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8011d72:	697b      	ldr	r3, [r7, #20]
 8011d74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d002      	beq.n	8011d82 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011d7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011d80:	e039      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8011d82:	697b      	ldr	r3, [r7, #20]
 8011d84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d002      	beq.n	8011d92 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011d8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8011d90:	e031      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8011d92:	697b      	ldr	r3, [r7, #20]
 8011d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d002      	beq.n	8011da2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011d9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011da0:	e029      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8011da2:	697b      	ldr	r3, [r7, #20]
 8011da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d002      	beq.n	8011db2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011dac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011db0:	e021      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8011db2:	697b      	ldr	r3, [r7, #20]
 8011db4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d002      	beq.n	8011dc2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8011dbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011dc0:	e019      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8011dc2:	697b      	ldr	r3, [r7, #20]
 8011dc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d002      	beq.n	8011dd2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8011dcc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011dd0:	e011      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d002      	beq.n	8011de2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011ddc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011de0:	e009      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8011de2:	697b      	ldr	r3, [r7, #20]
 8011de4:	f003 0308 	and.w	r3, r3, #8
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d002      	beq.n	8011df2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011dec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8011df0:	e001      	b.n	8011df6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011df2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8011df6:	4618      	mov	r0, r3
 8011df8:	3720      	adds	r7, #32
 8011dfa:	46bd      	mov	sp, r7
 8011dfc:	bd80      	pop	{r7, pc}
 8011dfe:	bf00      	nop
 8011e00:	20000010 	.word	0x20000010
 8011e04:	10624dd3 	.word	0x10624dd3
 8011e08:	00200045 	.word	0x00200045
 8011e0c:	002000c5 	.word	0x002000c5
 8011e10:	fdffe008 	.word	0xfdffe008

08011e14 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8011e14:	b480      	push	{r7}
 8011e16:	b085      	sub	sp, #20
 8011e18:	af00      	add	r7, sp, #0
 8011e1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011e1c:	4b1f      	ldr	r3, [pc, #124]	; (8011e9c <SDMMC_GetCmdResp2+0x88>)
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	4a1f      	ldr	r2, [pc, #124]	; (8011ea0 <SDMMC_GetCmdResp2+0x8c>)
 8011e22:	fba2 2303 	umull	r2, r3, r2, r3
 8011e26:	0a5b      	lsrs	r3, r3, #9
 8011e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8011e2c:	fb02 f303 	mul.w	r3, r2, r3
 8011e30:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	1e5a      	subs	r2, r3, #1
 8011e36:	60fa      	str	r2, [r7, #12]
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d102      	bne.n	8011e42 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011e3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011e40:	e026      	b.n	8011e90 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011e46:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011e48:	68bb      	ldr	r3, [r7, #8]
 8011e4a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d0ef      	beq.n	8011e32 <SDMMC_GetCmdResp2+0x1e>
 8011e52:	68bb      	ldr	r3, [r7, #8]
 8011e54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d1ea      	bne.n	8011e32 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011e60:	f003 0304 	and.w	r3, r3, #4
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d004      	beq.n	8011e72 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	2204      	movs	r2, #4
 8011e6c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011e6e:	2304      	movs	r3, #4
 8011e70:	e00e      	b.n	8011e90 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011e76:	f003 0301 	and.w	r3, r3, #1
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d004      	beq.n	8011e88 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	2201      	movs	r2, #1
 8011e82:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011e84:	2301      	movs	r3, #1
 8011e86:	e003      	b.n	8011e90 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	4a06      	ldr	r2, [pc, #24]	; (8011ea4 <SDMMC_GetCmdResp2+0x90>)
 8011e8c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011e8e:	2300      	movs	r3, #0
}
 8011e90:	4618      	mov	r0, r3
 8011e92:	3714      	adds	r7, #20
 8011e94:	46bd      	mov	sp, r7
 8011e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e9a:	4770      	bx	lr
 8011e9c:	20000010 	.word	0x20000010
 8011ea0:	10624dd3 	.word	0x10624dd3
 8011ea4:	002000c5 	.word	0x002000c5

08011ea8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011ea8:	b480      	push	{r7}
 8011eaa:	b085      	sub	sp, #20
 8011eac:	af00      	add	r7, sp, #0
 8011eae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011eb0:	4b1a      	ldr	r3, [pc, #104]	; (8011f1c <SDMMC_GetCmdResp3+0x74>)
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	4a1a      	ldr	r2, [pc, #104]	; (8011f20 <SDMMC_GetCmdResp3+0x78>)
 8011eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8011eba:	0a5b      	lsrs	r3, r3, #9
 8011ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8011ec0:	fb02 f303 	mul.w	r3, r2, r3
 8011ec4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	1e5a      	subs	r2, r3, #1
 8011eca:	60fa      	str	r2, [r7, #12]
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d102      	bne.n	8011ed6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011ed0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011ed4:	e01b      	b.n	8011f0e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011eda:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011edc:	68bb      	ldr	r3, [r7, #8]
 8011ede:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d0ef      	beq.n	8011ec6 <SDMMC_GetCmdResp3+0x1e>
 8011ee6:	68bb      	ldr	r3, [r7, #8]
 8011ee8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d1ea      	bne.n	8011ec6 <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011ef4:	f003 0304 	and.w	r3, r3, #4
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d004      	beq.n	8011f06 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	2204      	movs	r2, #4
 8011f00:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011f02:	2304      	movs	r3, #4
 8011f04:	e003      	b.n	8011f0e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	4a06      	ldr	r2, [pc, #24]	; (8011f24 <SDMMC_GetCmdResp3+0x7c>)
 8011f0a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011f0c:	2300      	movs	r3, #0
}
 8011f0e:	4618      	mov	r0, r3
 8011f10:	3714      	adds	r7, #20
 8011f12:	46bd      	mov	sp, r7
 8011f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f18:	4770      	bx	lr
 8011f1a:	bf00      	nop
 8011f1c:	20000010 	.word	0x20000010
 8011f20:	10624dd3 	.word	0x10624dd3
 8011f24:	002000c5 	.word	0x002000c5

08011f28 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011f28:	b580      	push	{r7, lr}
 8011f2a:	b088      	sub	sp, #32
 8011f2c:	af00      	add	r7, sp, #0
 8011f2e:	60f8      	str	r0, [r7, #12]
 8011f30:	460b      	mov	r3, r1
 8011f32:	607a      	str	r2, [r7, #4]
 8011f34:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011f36:	4b35      	ldr	r3, [pc, #212]	; (801200c <SDMMC_GetCmdResp6+0xe4>)
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	4a35      	ldr	r2, [pc, #212]	; (8012010 <SDMMC_GetCmdResp6+0xe8>)
 8011f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8011f40:	0a5b      	lsrs	r3, r3, #9
 8011f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8011f46:	fb02 f303 	mul.w	r3, r2, r3
 8011f4a:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8011f4c:	69fb      	ldr	r3, [r7, #28]
 8011f4e:	1e5a      	subs	r2, r3, #1
 8011f50:	61fa      	str	r2, [r7, #28]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d102      	bne.n	8011f5c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011f56:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011f5a:	e052      	b.n	8012002 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011f60:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011f62:	69bb      	ldr	r3, [r7, #24]
 8011f64:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d0ef      	beq.n	8011f4c <SDMMC_GetCmdResp6+0x24>
 8011f6c:	69bb      	ldr	r3, [r7, #24]
 8011f6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d1ea      	bne.n	8011f4c <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011f7a:	f003 0304 	and.w	r3, r3, #4
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d004      	beq.n	8011f8c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	2204      	movs	r2, #4
 8011f86:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011f88:	2304      	movs	r3, #4
 8011f8a:	e03a      	b.n	8012002 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011f90:	f003 0301 	and.w	r3, r3, #1
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d004      	beq.n	8011fa2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	2201      	movs	r2, #1
 8011f9c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011f9e:	2301      	movs	r3, #1
 8011fa0:	e02f      	b.n	8012002 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011fa2:	68f8      	ldr	r0, [r7, #12]
 8011fa4:	f7ff fb60 	bl	8011668 <SDMMC_GetCommandResponse>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	461a      	mov	r2, r3
 8011fac:	7afb      	ldrb	r3, [r7, #11]
 8011fae:	4293      	cmp	r3, r2
 8011fb0:	d001      	beq.n	8011fb6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011fb2:	2301      	movs	r3, #1
 8011fb4:	e025      	b.n	8012002 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	4a16      	ldr	r2, [pc, #88]	; (8012014 <SDMMC_GetCmdResp6+0xec>)
 8011fba:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011fbc:	2100      	movs	r1, #0
 8011fbe:	68f8      	ldr	r0, [r7, #12]
 8011fc0:	f7ff fb5f 	bl	8011682 <SDMMC_GetResponse>
 8011fc4:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8011fc6:	697b      	ldr	r3, [r7, #20]
 8011fc8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d106      	bne.n	8011fde <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8011fd0:	697b      	ldr	r3, [r7, #20]
 8011fd2:	0c1b      	lsrs	r3, r3, #16
 8011fd4:	b29a      	uxth	r2, r3
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8011fda:	2300      	movs	r3, #0
 8011fdc:	e011      	b.n	8012002 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8011fde:	697b      	ldr	r3, [r7, #20]
 8011fe0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d002      	beq.n	8011fee <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011fe8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011fec:	e009      	b.n	8012002 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8011fee:	697b      	ldr	r3, [r7, #20]
 8011ff0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d002      	beq.n	8011ffe <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011ffc:	e001      	b.n	8012002 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011ffe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8012002:	4618      	mov	r0, r3
 8012004:	3720      	adds	r7, #32
 8012006:	46bd      	mov	sp, r7
 8012008:	bd80      	pop	{r7, pc}
 801200a:	bf00      	nop
 801200c:	20000010 	.word	0x20000010
 8012010:	10624dd3 	.word	0x10624dd3
 8012014:	002000c5 	.word	0x002000c5

08012018 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8012018:	b480      	push	{r7}
 801201a:	b085      	sub	sp, #20
 801201c:	af00      	add	r7, sp, #0
 801201e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012020:	4b22      	ldr	r3, [pc, #136]	; (80120ac <SDMMC_GetCmdResp7+0x94>)
 8012022:	681b      	ldr	r3, [r3, #0]
 8012024:	4a22      	ldr	r2, [pc, #136]	; (80120b0 <SDMMC_GetCmdResp7+0x98>)
 8012026:	fba2 2303 	umull	r2, r3, r2, r3
 801202a:	0a5b      	lsrs	r3, r3, #9
 801202c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012030:	fb02 f303 	mul.w	r3, r2, r3
 8012034:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	1e5a      	subs	r2, r3, #1
 801203a:	60fa      	str	r2, [r7, #12]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d102      	bne.n	8012046 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012040:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012044:	e02c      	b.n	80120a0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801204a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801204c:	68bb      	ldr	r3, [r7, #8]
 801204e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8012052:	2b00      	cmp	r3, #0
 8012054:	d0ef      	beq.n	8012036 <SDMMC_GetCmdResp7+0x1e>
 8012056:	68bb      	ldr	r3, [r7, #8]
 8012058:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801205c:	2b00      	cmp	r3, #0
 801205e:	d1ea      	bne.n	8012036 <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012064:	f003 0304 	and.w	r3, r3, #4
 8012068:	2b00      	cmp	r3, #0
 801206a:	d004      	beq.n	8012076 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	2204      	movs	r2, #4
 8012070:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012072:	2304      	movs	r3, #4
 8012074:	e014      	b.n	80120a0 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801207a:	f003 0301 	and.w	r3, r3, #1
 801207e:	2b00      	cmp	r3, #0
 8012080:	d004      	beq.n	801208c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	2201      	movs	r2, #1
 8012086:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012088:	2301      	movs	r3, #1
 801208a:	e009      	b.n	80120a0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012094:	2b00      	cmp	r3, #0
 8012096:	d002      	beq.n	801209e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	2240      	movs	r2, #64	; 0x40
 801209c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 801209e:	2300      	movs	r3, #0

}
 80120a0:	4618      	mov	r0, r3
 80120a2:	3714      	adds	r7, #20
 80120a4:	46bd      	mov	sp, r7
 80120a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120aa:	4770      	bx	lr
 80120ac:	20000010 	.word	0x20000010
 80120b0:	10624dd3 	.word	0x10624dd3

080120b4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80120b4:	b480      	push	{r7}
 80120b6:	b085      	sub	sp, #20
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80120bc:	4b11      	ldr	r3, [pc, #68]	; (8012104 <SDMMC_GetCmdError+0x50>)
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	4a11      	ldr	r2, [pc, #68]	; (8012108 <SDMMC_GetCmdError+0x54>)
 80120c2:	fba2 2303 	umull	r2, r3, r2, r3
 80120c6:	0a5b      	lsrs	r3, r3, #9
 80120c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80120cc:	fb02 f303 	mul.w	r3, r2, r3
 80120d0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	1e5a      	subs	r2, r3, #1
 80120d6:	60fa      	str	r2, [r7, #12]
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d102      	bne.n	80120e2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80120dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80120e0:	e009      	b.n	80120f6 <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d0f1      	beq.n	80120d2 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	4a06      	ldr	r2, [pc, #24]	; (801210c <SDMMC_GetCmdError+0x58>)
 80120f2:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80120f4:	2300      	movs	r3, #0
}
 80120f6:	4618      	mov	r0, r3
 80120f8:	3714      	adds	r7, #20
 80120fa:	46bd      	mov	sp, r7
 80120fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012100:	4770      	bx	lr
 8012102:	bf00      	nop
 8012104:	20000010 	.word	0x20000010
 8012108:	10624dd3 	.word	0x10624dd3
 801210c:	002000c5 	.word	0x002000c5

08012110 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012110:	b084      	sub	sp, #16
 8012112:	b580      	push	{r7, lr}
 8012114:	b084      	sub	sp, #16
 8012116:	af00      	add	r7, sp, #0
 8012118:	6078      	str	r0, [r7, #4]
 801211a:	f107 001c 	add.w	r0, r7, #28
 801211e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	68db      	ldr	r3, [r3, #12]
 8012126:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 801212e:	6878      	ldr	r0, [r7, #4]
 8012130:	f001 faf6 	bl	8013720 <USB_CoreReset>
 8012134:	4603      	mov	r3, r0
 8012136:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8012138:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801213a:	2b00      	cmp	r3, #0
 801213c:	d106      	bne.n	801214c <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012142:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	639a      	str	r2, [r3, #56]	; 0x38
 801214a:	e005      	b.n	8012158 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012150:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8012158:	7bfb      	ldrb	r3, [r7, #15]
}
 801215a:	4618      	mov	r0, r3
 801215c:	3710      	adds	r7, #16
 801215e:	46bd      	mov	sp, r7
 8012160:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012164:	b004      	add	sp, #16
 8012166:	4770      	bx	lr

08012168 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8012168:	b480      	push	{r7}
 801216a:	b087      	sub	sp, #28
 801216c:	af00      	add	r7, sp, #0
 801216e:	60f8      	str	r0, [r7, #12]
 8012170:	60b9      	str	r1, [r7, #8]
 8012172:	4613      	mov	r3, r2
 8012174:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8012176:	79fb      	ldrb	r3, [r7, #7]
 8012178:	2b02      	cmp	r3, #2
 801217a:	d165      	bne.n	8012248 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801217c:	68bb      	ldr	r3, [r7, #8]
 801217e:	4a3e      	ldr	r2, [pc, #248]	; (8012278 <USB_SetTurnaroundTime+0x110>)
 8012180:	4293      	cmp	r3, r2
 8012182:	d906      	bls.n	8012192 <USB_SetTurnaroundTime+0x2a>
 8012184:	68bb      	ldr	r3, [r7, #8]
 8012186:	4a3d      	ldr	r2, [pc, #244]	; (801227c <USB_SetTurnaroundTime+0x114>)
 8012188:	4293      	cmp	r3, r2
 801218a:	d202      	bcs.n	8012192 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 801218c:	230f      	movs	r3, #15
 801218e:	617b      	str	r3, [r7, #20]
 8012190:	e05c      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8012192:	68bb      	ldr	r3, [r7, #8]
 8012194:	4a39      	ldr	r2, [pc, #228]	; (801227c <USB_SetTurnaroundTime+0x114>)
 8012196:	4293      	cmp	r3, r2
 8012198:	d306      	bcc.n	80121a8 <USB_SetTurnaroundTime+0x40>
 801219a:	68bb      	ldr	r3, [r7, #8]
 801219c:	4a38      	ldr	r2, [pc, #224]	; (8012280 <USB_SetTurnaroundTime+0x118>)
 801219e:	4293      	cmp	r3, r2
 80121a0:	d202      	bcs.n	80121a8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80121a2:	230e      	movs	r3, #14
 80121a4:	617b      	str	r3, [r7, #20]
 80121a6:	e051      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80121a8:	68bb      	ldr	r3, [r7, #8]
 80121aa:	4a35      	ldr	r2, [pc, #212]	; (8012280 <USB_SetTurnaroundTime+0x118>)
 80121ac:	4293      	cmp	r3, r2
 80121ae:	d306      	bcc.n	80121be <USB_SetTurnaroundTime+0x56>
 80121b0:	68bb      	ldr	r3, [r7, #8]
 80121b2:	4a34      	ldr	r2, [pc, #208]	; (8012284 <USB_SetTurnaroundTime+0x11c>)
 80121b4:	4293      	cmp	r3, r2
 80121b6:	d202      	bcs.n	80121be <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80121b8:	230d      	movs	r3, #13
 80121ba:	617b      	str	r3, [r7, #20]
 80121bc:	e046      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80121be:	68bb      	ldr	r3, [r7, #8]
 80121c0:	4a30      	ldr	r2, [pc, #192]	; (8012284 <USB_SetTurnaroundTime+0x11c>)
 80121c2:	4293      	cmp	r3, r2
 80121c4:	d306      	bcc.n	80121d4 <USB_SetTurnaroundTime+0x6c>
 80121c6:	68bb      	ldr	r3, [r7, #8]
 80121c8:	4a2f      	ldr	r2, [pc, #188]	; (8012288 <USB_SetTurnaroundTime+0x120>)
 80121ca:	4293      	cmp	r3, r2
 80121cc:	d802      	bhi.n	80121d4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80121ce:	230c      	movs	r3, #12
 80121d0:	617b      	str	r3, [r7, #20]
 80121d2:	e03b      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80121d4:	68bb      	ldr	r3, [r7, #8]
 80121d6:	4a2c      	ldr	r2, [pc, #176]	; (8012288 <USB_SetTurnaroundTime+0x120>)
 80121d8:	4293      	cmp	r3, r2
 80121da:	d906      	bls.n	80121ea <USB_SetTurnaroundTime+0x82>
 80121dc:	68bb      	ldr	r3, [r7, #8]
 80121de:	4a2b      	ldr	r2, [pc, #172]	; (801228c <USB_SetTurnaroundTime+0x124>)
 80121e0:	4293      	cmp	r3, r2
 80121e2:	d802      	bhi.n	80121ea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80121e4:	230b      	movs	r3, #11
 80121e6:	617b      	str	r3, [r7, #20]
 80121e8:	e030      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80121ea:	68bb      	ldr	r3, [r7, #8]
 80121ec:	4a27      	ldr	r2, [pc, #156]	; (801228c <USB_SetTurnaroundTime+0x124>)
 80121ee:	4293      	cmp	r3, r2
 80121f0:	d906      	bls.n	8012200 <USB_SetTurnaroundTime+0x98>
 80121f2:	68bb      	ldr	r3, [r7, #8]
 80121f4:	4a26      	ldr	r2, [pc, #152]	; (8012290 <USB_SetTurnaroundTime+0x128>)
 80121f6:	4293      	cmp	r3, r2
 80121f8:	d802      	bhi.n	8012200 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80121fa:	230a      	movs	r3, #10
 80121fc:	617b      	str	r3, [r7, #20]
 80121fe:	e025      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8012200:	68bb      	ldr	r3, [r7, #8]
 8012202:	4a23      	ldr	r2, [pc, #140]	; (8012290 <USB_SetTurnaroundTime+0x128>)
 8012204:	4293      	cmp	r3, r2
 8012206:	d906      	bls.n	8012216 <USB_SetTurnaroundTime+0xae>
 8012208:	68bb      	ldr	r3, [r7, #8]
 801220a:	4a22      	ldr	r2, [pc, #136]	; (8012294 <USB_SetTurnaroundTime+0x12c>)
 801220c:	4293      	cmp	r3, r2
 801220e:	d202      	bcs.n	8012216 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8012210:	2309      	movs	r3, #9
 8012212:	617b      	str	r3, [r7, #20]
 8012214:	e01a      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8012216:	68bb      	ldr	r3, [r7, #8]
 8012218:	4a1e      	ldr	r2, [pc, #120]	; (8012294 <USB_SetTurnaroundTime+0x12c>)
 801221a:	4293      	cmp	r3, r2
 801221c:	d306      	bcc.n	801222c <USB_SetTurnaroundTime+0xc4>
 801221e:	68bb      	ldr	r3, [r7, #8]
 8012220:	4a1d      	ldr	r2, [pc, #116]	; (8012298 <USB_SetTurnaroundTime+0x130>)
 8012222:	4293      	cmp	r3, r2
 8012224:	d802      	bhi.n	801222c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8012226:	2308      	movs	r3, #8
 8012228:	617b      	str	r3, [r7, #20]
 801222a:	e00f      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 801222c:	68bb      	ldr	r3, [r7, #8]
 801222e:	4a1a      	ldr	r2, [pc, #104]	; (8012298 <USB_SetTurnaroundTime+0x130>)
 8012230:	4293      	cmp	r3, r2
 8012232:	d906      	bls.n	8012242 <USB_SetTurnaroundTime+0xda>
 8012234:	68bb      	ldr	r3, [r7, #8]
 8012236:	4a19      	ldr	r2, [pc, #100]	; (801229c <USB_SetTurnaroundTime+0x134>)
 8012238:	4293      	cmp	r3, r2
 801223a:	d202      	bcs.n	8012242 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 801223c:	2307      	movs	r3, #7
 801223e:	617b      	str	r3, [r7, #20]
 8012240:	e004      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8012242:	2306      	movs	r3, #6
 8012244:	617b      	str	r3, [r7, #20]
 8012246:	e001      	b.n	801224c <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8012248:	2309      	movs	r3, #9
 801224a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	68db      	ldr	r3, [r3, #12]
 8012250:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	68da      	ldr	r2, [r3, #12]
 801225c:	697b      	ldr	r3, [r7, #20]
 801225e:	029b      	lsls	r3, r3, #10
 8012260:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8012264:	431a      	orrs	r2, r3
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801226a:	2300      	movs	r3, #0
}
 801226c:	4618      	mov	r0, r3
 801226e:	371c      	adds	r7, #28
 8012270:	46bd      	mov	sp, r7
 8012272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012276:	4770      	bx	lr
 8012278:	00d8acbf 	.word	0x00d8acbf
 801227c:	00e4e1c0 	.word	0x00e4e1c0
 8012280:	00f42400 	.word	0x00f42400
 8012284:	01067380 	.word	0x01067380
 8012288:	011a499f 	.word	0x011a499f
 801228c:	01312cff 	.word	0x01312cff
 8012290:	014ca43f 	.word	0x014ca43f
 8012294:	016e3600 	.word	0x016e3600
 8012298:	01a6ab1f 	.word	0x01a6ab1f
 801229c:	01e84800 	.word	0x01e84800

080122a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80122a0:	b480      	push	{r7}
 80122a2:	b083      	sub	sp, #12
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	689b      	ldr	r3, [r3, #8]
 80122ac:	f043 0201 	orr.w	r2, r3, #1
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80122b4:	2300      	movs	r3, #0
}
 80122b6:	4618      	mov	r0, r3
 80122b8:	370c      	adds	r7, #12
 80122ba:	46bd      	mov	sp, r7
 80122bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122c0:	4770      	bx	lr

080122c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80122c2:	b480      	push	{r7}
 80122c4:	b083      	sub	sp, #12
 80122c6:	af00      	add	r7, sp, #0
 80122c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	689b      	ldr	r3, [r3, #8]
 80122ce:	f023 0201 	bic.w	r2, r3, #1
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80122d6:	2300      	movs	r3, #0
}
 80122d8:	4618      	mov	r0, r3
 80122da:	370c      	adds	r7, #12
 80122dc:	46bd      	mov	sp, r7
 80122de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e2:	4770      	bx	lr

080122e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80122e4:	b580      	push	{r7, lr}
 80122e6:	b084      	sub	sp, #16
 80122e8:	af00      	add	r7, sp, #0
 80122ea:	6078      	str	r0, [r7, #4]
 80122ec:	460b      	mov	r3, r1
 80122ee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80122f0:	2300      	movs	r3, #0
 80122f2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	68db      	ldr	r3, [r3, #12]
 80122f8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8012300:	78fb      	ldrb	r3, [r7, #3]
 8012302:	2b01      	cmp	r3, #1
 8012304:	d115      	bne.n	8012332 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	68db      	ldr	r3, [r3, #12]
 801230a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8012312:	2001      	movs	r0, #1
 8012314:	f7f4 fb60 	bl	80069d8 <HAL_Delay>
      ms++;
 8012318:	68fb      	ldr	r3, [r7, #12]
 801231a:	3301      	adds	r3, #1
 801231c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 801231e:	6878      	ldr	r0, [r7, #4]
 8012320:	f001 f985 	bl	801362e <USB_GetMode>
 8012324:	4603      	mov	r3, r0
 8012326:	2b01      	cmp	r3, #1
 8012328:	d01e      	beq.n	8012368 <USB_SetCurrentMode+0x84>
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	2b31      	cmp	r3, #49	; 0x31
 801232e:	d9f0      	bls.n	8012312 <USB_SetCurrentMode+0x2e>
 8012330:	e01a      	b.n	8012368 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8012332:	78fb      	ldrb	r3, [r7, #3]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d115      	bne.n	8012364 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	68db      	ldr	r3, [r3, #12]
 801233c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8012344:	2001      	movs	r0, #1
 8012346:	f7f4 fb47 	bl	80069d8 <HAL_Delay>
      ms++;
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	3301      	adds	r3, #1
 801234e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8012350:	6878      	ldr	r0, [r7, #4]
 8012352:	f001 f96c 	bl	801362e <USB_GetMode>
 8012356:	4603      	mov	r3, r0
 8012358:	2b00      	cmp	r3, #0
 801235a:	d005      	beq.n	8012368 <USB_SetCurrentMode+0x84>
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	2b31      	cmp	r3, #49	; 0x31
 8012360:	d9f0      	bls.n	8012344 <USB_SetCurrentMode+0x60>
 8012362:	e001      	b.n	8012368 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8012364:	2301      	movs	r3, #1
 8012366:	e005      	b.n	8012374 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	2b32      	cmp	r3, #50	; 0x32
 801236c:	d101      	bne.n	8012372 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801236e:	2301      	movs	r3, #1
 8012370:	e000      	b.n	8012374 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8012372:	2300      	movs	r3, #0
}
 8012374:	4618      	mov	r0, r3
 8012376:	3710      	adds	r7, #16
 8012378:	46bd      	mov	sp, r7
 801237a:	bd80      	pop	{r7, pc}

0801237c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801237c:	b084      	sub	sp, #16
 801237e:	b580      	push	{r7, lr}
 8012380:	b086      	sub	sp, #24
 8012382:	af00      	add	r7, sp, #0
 8012384:	6078      	str	r0, [r7, #4]
 8012386:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801238a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801238e:	2300      	movs	r3, #0
 8012390:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8012396:	2300      	movs	r3, #0
 8012398:	613b      	str	r3, [r7, #16]
 801239a:	e009      	b.n	80123b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 801239c:	687a      	ldr	r2, [r7, #4]
 801239e:	693b      	ldr	r3, [r7, #16]
 80123a0:	3340      	adds	r3, #64	; 0x40
 80123a2:	009b      	lsls	r3, r3, #2
 80123a4:	4413      	add	r3, r2
 80123a6:	2200      	movs	r2, #0
 80123a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80123aa:	693b      	ldr	r3, [r7, #16]
 80123ac:	3301      	adds	r3, #1
 80123ae:	613b      	str	r3, [r7, #16]
 80123b0:	693b      	ldr	r3, [r7, #16]
 80123b2:	2b0e      	cmp	r3, #14
 80123b4:	d9f2      	bls.n	801239c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80123b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80123b8:	2b00      	cmp	r3, #0
 80123ba:	d11c      	bne.n	80123f6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80123c2:	685b      	ldr	r3, [r3, #4]
 80123c4:	68fa      	ldr	r2, [r7, #12]
 80123c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80123ca:	f043 0302 	orr.w	r3, r3, #2
 80123ce:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123d4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	601a      	str	r2, [r3, #0]
 80123f4:	e005      	b.n	8012402 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123fa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012408:	461a      	mov	r2, r3
 801240a:	2300      	movs	r3, #0
 801240c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012414:	4619      	mov	r1, r3
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801241c:	461a      	mov	r2, r3
 801241e:	680b      	ldr	r3, [r1, #0]
 8012420:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8012422:	2103      	movs	r1, #3
 8012424:	6878      	ldr	r0, [r7, #4]
 8012426:	f000 f959 	bl	80126dc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801242a:	2110      	movs	r1, #16
 801242c:	6878      	ldr	r0, [r7, #4]
 801242e:	f000 f8f1 	bl	8012614 <USB_FlushTxFifo>
 8012432:	4603      	mov	r3, r0
 8012434:	2b00      	cmp	r3, #0
 8012436:	d001      	beq.n	801243c <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8012438:	2301      	movs	r3, #1
 801243a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801243c:	6878      	ldr	r0, [r7, #4]
 801243e:	f000 f91d 	bl	801267c <USB_FlushRxFifo>
 8012442:	4603      	mov	r3, r0
 8012444:	2b00      	cmp	r3, #0
 8012446:	d001      	beq.n	801244c <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8012448:	2301      	movs	r3, #1
 801244a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012452:	461a      	mov	r2, r3
 8012454:	2300      	movs	r3, #0
 8012456:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801245e:	461a      	mov	r2, r3
 8012460:	2300      	movs	r3, #0
 8012462:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801246a:	461a      	mov	r2, r3
 801246c:	2300      	movs	r3, #0
 801246e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012470:	2300      	movs	r3, #0
 8012472:	613b      	str	r3, [r7, #16]
 8012474:	e043      	b.n	80124fe <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012476:	693b      	ldr	r3, [r7, #16]
 8012478:	015a      	lsls	r2, r3, #5
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	4413      	add	r3, r2
 801247e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012488:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801248c:	d118      	bne.n	80124c0 <USB_DevInit+0x144>
    {
      if (i == 0U)
 801248e:	693b      	ldr	r3, [r7, #16]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d10a      	bne.n	80124aa <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8012494:	693b      	ldr	r3, [r7, #16]
 8012496:	015a      	lsls	r2, r3, #5
 8012498:	68fb      	ldr	r3, [r7, #12]
 801249a:	4413      	add	r3, r2
 801249c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80124a0:	461a      	mov	r2, r3
 80124a2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80124a6:	6013      	str	r3, [r2, #0]
 80124a8:	e013      	b.n	80124d2 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80124aa:	693b      	ldr	r3, [r7, #16]
 80124ac:	015a      	lsls	r2, r3, #5
 80124ae:	68fb      	ldr	r3, [r7, #12]
 80124b0:	4413      	add	r3, r2
 80124b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80124b6:	461a      	mov	r2, r3
 80124b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80124bc:	6013      	str	r3, [r2, #0]
 80124be:	e008      	b.n	80124d2 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80124c0:	693b      	ldr	r3, [r7, #16]
 80124c2:	015a      	lsls	r2, r3, #5
 80124c4:	68fb      	ldr	r3, [r7, #12]
 80124c6:	4413      	add	r3, r2
 80124c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80124cc:	461a      	mov	r2, r3
 80124ce:	2300      	movs	r3, #0
 80124d0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80124d2:	693b      	ldr	r3, [r7, #16]
 80124d4:	015a      	lsls	r2, r3, #5
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	4413      	add	r3, r2
 80124da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80124de:	461a      	mov	r2, r3
 80124e0:	2300      	movs	r3, #0
 80124e2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80124e4:	693b      	ldr	r3, [r7, #16]
 80124e6:	015a      	lsls	r2, r3, #5
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	4413      	add	r3, r2
 80124ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80124f0:	461a      	mov	r2, r3
 80124f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80124f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80124f8:	693b      	ldr	r3, [r7, #16]
 80124fa:	3301      	adds	r3, #1
 80124fc:	613b      	str	r3, [r7, #16]
 80124fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012500:	693a      	ldr	r2, [r7, #16]
 8012502:	429a      	cmp	r2, r3
 8012504:	d3b7      	bcc.n	8012476 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012506:	2300      	movs	r3, #0
 8012508:	613b      	str	r3, [r7, #16]
 801250a:	e043      	b.n	8012594 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801250c:	693b      	ldr	r3, [r7, #16]
 801250e:	015a      	lsls	r2, r3, #5
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	4413      	add	r3, r2
 8012514:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801251e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012522:	d118      	bne.n	8012556 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8012524:	693b      	ldr	r3, [r7, #16]
 8012526:	2b00      	cmp	r3, #0
 8012528:	d10a      	bne.n	8012540 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801252a:	693b      	ldr	r3, [r7, #16]
 801252c:	015a      	lsls	r2, r3, #5
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	4413      	add	r3, r2
 8012532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012536:	461a      	mov	r2, r3
 8012538:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801253c:	6013      	str	r3, [r2, #0]
 801253e:	e013      	b.n	8012568 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8012540:	693b      	ldr	r3, [r7, #16]
 8012542:	015a      	lsls	r2, r3, #5
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	4413      	add	r3, r2
 8012548:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801254c:	461a      	mov	r2, r3
 801254e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012552:	6013      	str	r3, [r2, #0]
 8012554:	e008      	b.n	8012568 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8012556:	693b      	ldr	r3, [r7, #16]
 8012558:	015a      	lsls	r2, r3, #5
 801255a:	68fb      	ldr	r3, [r7, #12]
 801255c:	4413      	add	r3, r2
 801255e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012562:	461a      	mov	r2, r3
 8012564:	2300      	movs	r3, #0
 8012566:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8012568:	693b      	ldr	r3, [r7, #16]
 801256a:	015a      	lsls	r2, r3, #5
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	4413      	add	r3, r2
 8012570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012574:	461a      	mov	r2, r3
 8012576:	2300      	movs	r3, #0
 8012578:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801257a:	693b      	ldr	r3, [r7, #16]
 801257c:	015a      	lsls	r2, r3, #5
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	4413      	add	r3, r2
 8012582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012586:	461a      	mov	r2, r3
 8012588:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 801258c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801258e:	693b      	ldr	r3, [r7, #16]
 8012590:	3301      	adds	r3, #1
 8012592:	613b      	str	r3, [r7, #16]
 8012594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012596:	693a      	ldr	r2, [r7, #16]
 8012598:	429a      	cmp	r2, r3
 801259a:	d3b7      	bcc.n	801250c <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80125a2:	691b      	ldr	r3, [r3, #16]
 80125a4:	68fa      	ldr	r2, [r7, #12]
 80125a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80125aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80125ae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	2200      	movs	r2, #0
 80125b4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80125bc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	699b      	ldr	r3, [r3, #24]
 80125c2:	f043 0210 	orr.w	r2, r3, #16
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	699a      	ldr	r2, [r3, #24]
 80125ce:	4b10      	ldr	r3, [pc, #64]	; (8012610 <USB_DevInit+0x294>)
 80125d0:	4313      	orrs	r3, r2
 80125d2:	687a      	ldr	r2, [r7, #4]
 80125d4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80125d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d005      	beq.n	80125e8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	699b      	ldr	r3, [r3, #24]
 80125e0:	f043 0208 	orr.w	r2, r3, #8
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80125e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80125ea:	2b01      	cmp	r3, #1
 80125ec:	d107      	bne.n	80125fe <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	699b      	ldr	r3, [r3, #24]
 80125f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80125f6:	f043 0304 	orr.w	r3, r3, #4
 80125fa:	687a      	ldr	r2, [r7, #4]
 80125fc:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80125fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8012600:	4618      	mov	r0, r3
 8012602:	3718      	adds	r7, #24
 8012604:	46bd      	mov	sp, r7
 8012606:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801260a:	b004      	add	sp, #16
 801260c:	4770      	bx	lr
 801260e:	bf00      	nop
 8012610:	803c3800 	.word	0x803c3800

08012614 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8012614:	b480      	push	{r7}
 8012616:	b085      	sub	sp, #20
 8012618:	af00      	add	r7, sp, #0
 801261a:	6078      	str	r0, [r7, #4]
 801261c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801261e:	2300      	movs	r3, #0
 8012620:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	3301      	adds	r3, #1
 8012626:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	4a13      	ldr	r2, [pc, #76]	; (8012678 <USB_FlushTxFifo+0x64>)
 801262c:	4293      	cmp	r3, r2
 801262e:	d901      	bls.n	8012634 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8012630:	2303      	movs	r3, #3
 8012632:	e01b      	b.n	801266c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	691b      	ldr	r3, [r3, #16]
 8012638:	2b00      	cmp	r3, #0
 801263a:	daf2      	bge.n	8012622 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801263c:	2300      	movs	r3, #0
 801263e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8012640:	683b      	ldr	r3, [r7, #0]
 8012642:	019b      	lsls	r3, r3, #6
 8012644:	f043 0220 	orr.w	r2, r3, #32
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801264c:	68fb      	ldr	r3, [r7, #12]
 801264e:	3301      	adds	r3, #1
 8012650:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	4a08      	ldr	r2, [pc, #32]	; (8012678 <USB_FlushTxFifo+0x64>)
 8012656:	4293      	cmp	r3, r2
 8012658:	d901      	bls.n	801265e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801265a:	2303      	movs	r3, #3
 801265c:	e006      	b.n	801266c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	691b      	ldr	r3, [r3, #16]
 8012662:	f003 0320 	and.w	r3, r3, #32
 8012666:	2b20      	cmp	r3, #32
 8012668:	d0f0      	beq.n	801264c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801266a:	2300      	movs	r3, #0
}
 801266c:	4618      	mov	r0, r3
 801266e:	3714      	adds	r7, #20
 8012670:	46bd      	mov	sp, r7
 8012672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012676:	4770      	bx	lr
 8012678:	00030d40 	.word	0x00030d40

0801267c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801267c:	b480      	push	{r7}
 801267e:	b085      	sub	sp, #20
 8012680:	af00      	add	r7, sp, #0
 8012682:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8012684:	2300      	movs	r3, #0
 8012686:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	3301      	adds	r3, #1
 801268c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	4a11      	ldr	r2, [pc, #68]	; (80126d8 <USB_FlushRxFifo+0x5c>)
 8012692:	4293      	cmp	r3, r2
 8012694:	d901      	bls.n	801269a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8012696:	2303      	movs	r3, #3
 8012698:	e018      	b.n	80126cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	691b      	ldr	r3, [r3, #16]
 801269e:	2b00      	cmp	r3, #0
 80126a0:	daf2      	bge.n	8012688 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80126a2:	2300      	movs	r3, #0
 80126a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	2210      	movs	r2, #16
 80126aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	3301      	adds	r3, #1
 80126b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80126b2:	68fb      	ldr	r3, [r7, #12]
 80126b4:	4a08      	ldr	r2, [pc, #32]	; (80126d8 <USB_FlushRxFifo+0x5c>)
 80126b6:	4293      	cmp	r3, r2
 80126b8:	d901      	bls.n	80126be <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80126ba:	2303      	movs	r3, #3
 80126bc:	e006      	b.n	80126cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	691b      	ldr	r3, [r3, #16]
 80126c2:	f003 0310 	and.w	r3, r3, #16
 80126c6:	2b10      	cmp	r3, #16
 80126c8:	d0f0      	beq.n	80126ac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80126ca:	2300      	movs	r3, #0
}
 80126cc:	4618      	mov	r0, r3
 80126ce:	3714      	adds	r7, #20
 80126d0:	46bd      	mov	sp, r7
 80126d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d6:	4770      	bx	lr
 80126d8:	00030d40 	.word	0x00030d40

080126dc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80126dc:	b480      	push	{r7}
 80126de:	b085      	sub	sp, #20
 80126e0:	af00      	add	r7, sp, #0
 80126e2:	6078      	str	r0, [r7, #4]
 80126e4:	460b      	mov	r3, r1
 80126e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80126ec:	68fb      	ldr	r3, [r7, #12]
 80126ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80126f2:	681a      	ldr	r2, [r3, #0]
 80126f4:	78fb      	ldrb	r3, [r7, #3]
 80126f6:	68f9      	ldr	r1, [r7, #12]
 80126f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80126fc:	4313      	orrs	r3, r2
 80126fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8012700:	2300      	movs	r3, #0
}
 8012702:	4618      	mov	r0, r3
 8012704:	3714      	adds	r7, #20
 8012706:	46bd      	mov	sp, r7
 8012708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801270c:	4770      	bx	lr

0801270e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 801270e:	b480      	push	{r7}
 8012710:	b087      	sub	sp, #28
 8012712:	af00      	add	r7, sp, #0
 8012714:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801271a:	693b      	ldr	r3, [r7, #16]
 801271c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012720:	689b      	ldr	r3, [r3, #8]
 8012722:	f003 0306 	and.w	r3, r3, #6
 8012726:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	2b02      	cmp	r3, #2
 801272c:	d002      	beq.n	8012734 <USB_GetDevSpeed+0x26>
 801272e:	68fb      	ldr	r3, [r7, #12]
 8012730:	2b06      	cmp	r3, #6
 8012732:	d102      	bne.n	801273a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8012734:	2302      	movs	r3, #2
 8012736:	75fb      	strb	r3, [r7, #23]
 8012738:	e001      	b.n	801273e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 801273a:	230f      	movs	r3, #15
 801273c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801273e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012740:	4618      	mov	r0, r3
 8012742:	371c      	adds	r7, #28
 8012744:	46bd      	mov	sp, r7
 8012746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274a:	4770      	bx	lr

0801274c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801274c:	b480      	push	{r7}
 801274e:	b085      	sub	sp, #20
 8012750:	af00      	add	r7, sp, #0
 8012752:	6078      	str	r0, [r7, #4]
 8012754:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801275a:	683b      	ldr	r3, [r7, #0]
 801275c:	781b      	ldrb	r3, [r3, #0]
 801275e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8012760:	683b      	ldr	r3, [r7, #0]
 8012762:	785b      	ldrb	r3, [r3, #1]
 8012764:	2b01      	cmp	r3, #1
 8012766:	d13a      	bne.n	80127de <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801276e:	69da      	ldr	r2, [r3, #28]
 8012770:	683b      	ldr	r3, [r7, #0]
 8012772:	781b      	ldrb	r3, [r3, #0]
 8012774:	f003 030f 	and.w	r3, r3, #15
 8012778:	2101      	movs	r1, #1
 801277a:	fa01 f303 	lsl.w	r3, r1, r3
 801277e:	b29b      	uxth	r3, r3
 8012780:	68f9      	ldr	r1, [r7, #12]
 8012782:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012786:	4313      	orrs	r3, r2
 8012788:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801278a:	68bb      	ldr	r3, [r7, #8]
 801278c:	015a      	lsls	r2, r3, #5
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	4413      	add	r3, r2
 8012792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801279c:	2b00      	cmp	r3, #0
 801279e:	d155      	bne.n	801284c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80127a0:	68bb      	ldr	r3, [r7, #8]
 80127a2:	015a      	lsls	r2, r3, #5
 80127a4:	68fb      	ldr	r3, [r7, #12]
 80127a6:	4413      	add	r3, r2
 80127a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80127ac:	681a      	ldr	r2, [r3, #0]
 80127ae:	683b      	ldr	r3, [r7, #0]
 80127b0:	68db      	ldr	r3, [r3, #12]
 80127b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80127b6:	683b      	ldr	r3, [r7, #0]
 80127b8:	791b      	ldrb	r3, [r3, #4]
 80127ba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80127bc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80127be:	68bb      	ldr	r3, [r7, #8]
 80127c0:	059b      	lsls	r3, r3, #22
 80127c2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80127c4:	4313      	orrs	r3, r2
 80127c6:	68ba      	ldr	r2, [r7, #8]
 80127c8:	0151      	lsls	r1, r2, #5
 80127ca:	68fa      	ldr	r2, [r7, #12]
 80127cc:	440a      	add	r2, r1
 80127ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80127d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80127d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80127da:	6013      	str	r3, [r2, #0]
 80127dc:	e036      	b.n	801284c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80127e4:	69da      	ldr	r2, [r3, #28]
 80127e6:	683b      	ldr	r3, [r7, #0]
 80127e8:	781b      	ldrb	r3, [r3, #0]
 80127ea:	f003 030f 	and.w	r3, r3, #15
 80127ee:	2101      	movs	r1, #1
 80127f0:	fa01 f303 	lsl.w	r3, r1, r3
 80127f4:	041b      	lsls	r3, r3, #16
 80127f6:	68f9      	ldr	r1, [r7, #12]
 80127f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80127fc:	4313      	orrs	r3, r2
 80127fe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8012800:	68bb      	ldr	r3, [r7, #8]
 8012802:	015a      	lsls	r2, r3, #5
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	4413      	add	r3, r2
 8012808:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012812:	2b00      	cmp	r3, #0
 8012814:	d11a      	bne.n	801284c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8012816:	68bb      	ldr	r3, [r7, #8]
 8012818:	015a      	lsls	r2, r3, #5
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	4413      	add	r3, r2
 801281e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012822:	681a      	ldr	r2, [r3, #0]
 8012824:	683b      	ldr	r3, [r7, #0]
 8012826:	68db      	ldr	r3, [r3, #12]
 8012828:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801282c:	683b      	ldr	r3, [r7, #0]
 801282e:	791b      	ldrb	r3, [r3, #4]
 8012830:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8012832:	430b      	orrs	r3, r1
 8012834:	4313      	orrs	r3, r2
 8012836:	68ba      	ldr	r2, [r7, #8]
 8012838:	0151      	lsls	r1, r2, #5
 801283a:	68fa      	ldr	r2, [r7, #12]
 801283c:	440a      	add	r2, r1
 801283e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012846:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801284a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801284c:	2300      	movs	r3, #0
}
 801284e:	4618      	mov	r0, r3
 8012850:	3714      	adds	r7, #20
 8012852:	46bd      	mov	sp, r7
 8012854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012858:	4770      	bx	lr
	...

0801285c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801285c:	b480      	push	{r7}
 801285e:	b085      	sub	sp, #20
 8012860:	af00      	add	r7, sp, #0
 8012862:	6078      	str	r0, [r7, #4]
 8012864:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801286a:	683b      	ldr	r3, [r7, #0]
 801286c:	781b      	ldrb	r3, [r3, #0]
 801286e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8012870:	683b      	ldr	r3, [r7, #0]
 8012872:	785b      	ldrb	r3, [r3, #1]
 8012874:	2b01      	cmp	r3, #1
 8012876:	d161      	bne.n	801293c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012878:	68bb      	ldr	r3, [r7, #8]
 801287a:	015a      	lsls	r2, r3, #5
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	4413      	add	r3, r2
 8012880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801288a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801288e:	d11f      	bne.n	80128d0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	015a      	lsls	r2, r3, #5
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	4413      	add	r3, r2
 8012898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801289c:	681b      	ldr	r3, [r3, #0]
 801289e:	68ba      	ldr	r2, [r7, #8]
 80128a0:	0151      	lsls	r1, r2, #5
 80128a2:	68fa      	ldr	r2, [r7, #12]
 80128a4:	440a      	add	r2, r1
 80128a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80128aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80128ae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80128b0:	68bb      	ldr	r3, [r7, #8]
 80128b2:	015a      	lsls	r2, r3, #5
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	4413      	add	r3, r2
 80128b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	68ba      	ldr	r2, [r7, #8]
 80128c0:	0151      	lsls	r1, r2, #5
 80128c2:	68fa      	ldr	r2, [r7, #12]
 80128c4:	440a      	add	r2, r1
 80128c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80128ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80128ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80128d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80128d8:	683b      	ldr	r3, [r7, #0]
 80128da:	781b      	ldrb	r3, [r3, #0]
 80128dc:	f003 030f 	and.w	r3, r3, #15
 80128e0:	2101      	movs	r1, #1
 80128e2:	fa01 f303 	lsl.w	r3, r1, r3
 80128e6:	b29b      	uxth	r3, r3
 80128e8:	43db      	mvns	r3, r3
 80128ea:	68f9      	ldr	r1, [r7, #12]
 80128ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80128f0:	4013      	ands	r3, r2
 80128f2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80128fa:	69da      	ldr	r2, [r3, #28]
 80128fc:	683b      	ldr	r3, [r7, #0]
 80128fe:	781b      	ldrb	r3, [r3, #0]
 8012900:	f003 030f 	and.w	r3, r3, #15
 8012904:	2101      	movs	r1, #1
 8012906:	fa01 f303 	lsl.w	r3, r1, r3
 801290a:	b29b      	uxth	r3, r3
 801290c:	43db      	mvns	r3, r3
 801290e:	68f9      	ldr	r1, [r7, #12]
 8012910:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012914:	4013      	ands	r3, r2
 8012916:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8012918:	68bb      	ldr	r3, [r7, #8]
 801291a:	015a      	lsls	r2, r3, #5
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	4413      	add	r3, r2
 8012920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012924:	681a      	ldr	r2, [r3, #0]
 8012926:	68bb      	ldr	r3, [r7, #8]
 8012928:	0159      	lsls	r1, r3, #5
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	440b      	add	r3, r1
 801292e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012932:	4619      	mov	r1, r3
 8012934:	4b35      	ldr	r3, [pc, #212]	; (8012a0c <USB_DeactivateEndpoint+0x1b0>)
 8012936:	4013      	ands	r3, r2
 8012938:	600b      	str	r3, [r1, #0]
 801293a:	e060      	b.n	80129fe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801293c:	68bb      	ldr	r3, [r7, #8]
 801293e:	015a      	lsls	r2, r3, #5
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	4413      	add	r3, r2
 8012944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801294e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012952:	d11f      	bne.n	8012994 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8012954:	68bb      	ldr	r3, [r7, #8]
 8012956:	015a      	lsls	r2, r3, #5
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	4413      	add	r3, r2
 801295c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012960:	681b      	ldr	r3, [r3, #0]
 8012962:	68ba      	ldr	r2, [r7, #8]
 8012964:	0151      	lsls	r1, r2, #5
 8012966:	68fa      	ldr	r2, [r7, #12]
 8012968:	440a      	add	r2, r1
 801296a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801296e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8012972:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8012974:	68bb      	ldr	r3, [r7, #8]
 8012976:	015a      	lsls	r2, r3, #5
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	4413      	add	r3, r2
 801297c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	68ba      	ldr	r2, [r7, #8]
 8012984:	0151      	lsls	r1, r2, #5
 8012986:	68fa      	ldr	r2, [r7, #12]
 8012988:	440a      	add	r2, r1
 801298a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801298e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8012992:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801299a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801299c:	683b      	ldr	r3, [r7, #0]
 801299e:	781b      	ldrb	r3, [r3, #0]
 80129a0:	f003 030f 	and.w	r3, r3, #15
 80129a4:	2101      	movs	r1, #1
 80129a6:	fa01 f303 	lsl.w	r3, r1, r3
 80129aa:	041b      	lsls	r3, r3, #16
 80129ac:	43db      	mvns	r3, r3
 80129ae:	68f9      	ldr	r1, [r7, #12]
 80129b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80129b4:	4013      	ands	r3, r2
 80129b6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80129be:	69da      	ldr	r2, [r3, #28]
 80129c0:	683b      	ldr	r3, [r7, #0]
 80129c2:	781b      	ldrb	r3, [r3, #0]
 80129c4:	f003 030f 	and.w	r3, r3, #15
 80129c8:	2101      	movs	r1, #1
 80129ca:	fa01 f303 	lsl.w	r3, r1, r3
 80129ce:	041b      	lsls	r3, r3, #16
 80129d0:	43db      	mvns	r3, r3
 80129d2:	68f9      	ldr	r1, [r7, #12]
 80129d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80129d8:	4013      	ands	r3, r2
 80129da:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80129dc:	68bb      	ldr	r3, [r7, #8]
 80129de:	015a      	lsls	r2, r3, #5
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	4413      	add	r3, r2
 80129e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80129e8:	681a      	ldr	r2, [r3, #0]
 80129ea:	68bb      	ldr	r3, [r7, #8]
 80129ec:	0159      	lsls	r1, r3, #5
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	440b      	add	r3, r1
 80129f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80129f6:	4619      	mov	r1, r3
 80129f8:	4b05      	ldr	r3, [pc, #20]	; (8012a10 <USB_DeactivateEndpoint+0x1b4>)
 80129fa:	4013      	ands	r3, r2
 80129fc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80129fe:	2300      	movs	r3, #0
}
 8012a00:	4618      	mov	r0, r3
 8012a02:	3714      	adds	r7, #20
 8012a04:	46bd      	mov	sp, r7
 8012a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a0a:	4770      	bx	lr
 8012a0c:	ec337800 	.word	0xec337800
 8012a10:	eff37800 	.word	0xeff37800

08012a14 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012a14:	b580      	push	{r7, lr}
 8012a16:	b086      	sub	sp, #24
 8012a18:	af00      	add	r7, sp, #0
 8012a1a:	6078      	str	r0, [r7, #4]
 8012a1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8012a22:	683b      	ldr	r3, [r7, #0]
 8012a24:	781b      	ldrb	r3, [r3, #0]
 8012a26:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8012a28:	683b      	ldr	r3, [r7, #0]
 8012a2a:	785b      	ldrb	r3, [r3, #1]
 8012a2c:	2b01      	cmp	r3, #1
 8012a2e:	f040 810a 	bne.w	8012c46 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8012a32:	683b      	ldr	r3, [r7, #0]
 8012a34:	699b      	ldr	r3, [r3, #24]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d132      	bne.n	8012aa0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012a3a:	693b      	ldr	r3, [r7, #16]
 8012a3c:	015a      	lsls	r2, r3, #5
 8012a3e:	697b      	ldr	r3, [r7, #20]
 8012a40:	4413      	add	r3, r2
 8012a42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012a46:	691b      	ldr	r3, [r3, #16]
 8012a48:	693a      	ldr	r2, [r7, #16]
 8012a4a:	0151      	lsls	r1, r2, #5
 8012a4c:	697a      	ldr	r2, [r7, #20]
 8012a4e:	440a      	add	r2, r1
 8012a50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012a54:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012a58:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012a5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012a5e:	693b      	ldr	r3, [r7, #16]
 8012a60:	015a      	lsls	r2, r3, #5
 8012a62:	697b      	ldr	r3, [r7, #20]
 8012a64:	4413      	add	r3, r2
 8012a66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012a6a:	691b      	ldr	r3, [r3, #16]
 8012a6c:	693a      	ldr	r2, [r7, #16]
 8012a6e:	0151      	lsls	r1, r2, #5
 8012a70:	697a      	ldr	r2, [r7, #20]
 8012a72:	440a      	add	r2, r1
 8012a74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012a78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012a7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012a7e:	693b      	ldr	r3, [r7, #16]
 8012a80:	015a      	lsls	r2, r3, #5
 8012a82:	697b      	ldr	r3, [r7, #20]
 8012a84:	4413      	add	r3, r2
 8012a86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012a8a:	691b      	ldr	r3, [r3, #16]
 8012a8c:	693a      	ldr	r2, [r7, #16]
 8012a8e:	0151      	lsls	r1, r2, #5
 8012a90:	697a      	ldr	r2, [r7, #20]
 8012a92:	440a      	add	r2, r1
 8012a94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012a98:	0cdb      	lsrs	r3, r3, #19
 8012a9a:	04db      	lsls	r3, r3, #19
 8012a9c:	6113      	str	r3, [r2, #16]
 8012a9e:	e074      	b.n	8012b8a <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012aa0:	693b      	ldr	r3, [r7, #16]
 8012aa2:	015a      	lsls	r2, r3, #5
 8012aa4:	697b      	ldr	r3, [r7, #20]
 8012aa6:	4413      	add	r3, r2
 8012aa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012aac:	691b      	ldr	r3, [r3, #16]
 8012aae:	693a      	ldr	r2, [r7, #16]
 8012ab0:	0151      	lsls	r1, r2, #5
 8012ab2:	697a      	ldr	r2, [r7, #20]
 8012ab4:	440a      	add	r2, r1
 8012ab6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012aba:	0cdb      	lsrs	r3, r3, #19
 8012abc:	04db      	lsls	r3, r3, #19
 8012abe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012ac0:	693b      	ldr	r3, [r7, #16]
 8012ac2:	015a      	lsls	r2, r3, #5
 8012ac4:	697b      	ldr	r3, [r7, #20]
 8012ac6:	4413      	add	r3, r2
 8012ac8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012acc:	691b      	ldr	r3, [r3, #16]
 8012ace:	693a      	ldr	r2, [r7, #16]
 8012ad0:	0151      	lsls	r1, r2, #5
 8012ad2:	697a      	ldr	r2, [r7, #20]
 8012ad4:	440a      	add	r2, r1
 8012ad6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012ada:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012ade:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012ae2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8012ae4:	693b      	ldr	r3, [r7, #16]
 8012ae6:	015a      	lsls	r2, r3, #5
 8012ae8:	697b      	ldr	r3, [r7, #20]
 8012aea:	4413      	add	r3, r2
 8012aec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012af0:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8012af2:	683b      	ldr	r3, [r7, #0]
 8012af4:	6999      	ldr	r1, [r3, #24]
 8012af6:	683b      	ldr	r3, [r7, #0]
 8012af8:	68db      	ldr	r3, [r3, #12]
 8012afa:	440b      	add	r3, r1
 8012afc:	1e59      	subs	r1, r3, #1
 8012afe:	683b      	ldr	r3, [r7, #0]
 8012b00:	68db      	ldr	r3, [r3, #12]
 8012b02:	fbb1 f3f3 	udiv	r3, r1, r3
 8012b06:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8012b08:	4b9e      	ldr	r3, [pc, #632]	; (8012d84 <USB_EPStartXfer+0x370>)
 8012b0a:	400b      	ands	r3, r1
 8012b0c:	6939      	ldr	r1, [r7, #16]
 8012b0e:	0148      	lsls	r0, r1, #5
 8012b10:	6979      	ldr	r1, [r7, #20]
 8012b12:	4401      	add	r1, r0
 8012b14:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8012b18:	4313      	orrs	r3, r2
 8012b1a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8012b1c:	693b      	ldr	r3, [r7, #16]
 8012b1e:	015a      	lsls	r2, r3, #5
 8012b20:	697b      	ldr	r3, [r7, #20]
 8012b22:	4413      	add	r3, r2
 8012b24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b28:	691a      	ldr	r2, [r3, #16]
 8012b2a:	683b      	ldr	r3, [r7, #0]
 8012b2c:	699b      	ldr	r3, [r3, #24]
 8012b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012b32:	6939      	ldr	r1, [r7, #16]
 8012b34:	0148      	lsls	r0, r1, #5
 8012b36:	6979      	ldr	r1, [r7, #20]
 8012b38:	4401      	add	r1, r0
 8012b3a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8012b3e:	4313      	orrs	r3, r2
 8012b40:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8012b42:	683b      	ldr	r3, [r7, #0]
 8012b44:	791b      	ldrb	r3, [r3, #4]
 8012b46:	2b01      	cmp	r3, #1
 8012b48:	d11f      	bne.n	8012b8a <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8012b4a:	693b      	ldr	r3, [r7, #16]
 8012b4c:	015a      	lsls	r2, r3, #5
 8012b4e:	697b      	ldr	r3, [r7, #20]
 8012b50:	4413      	add	r3, r2
 8012b52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b56:	691b      	ldr	r3, [r3, #16]
 8012b58:	693a      	ldr	r2, [r7, #16]
 8012b5a:	0151      	lsls	r1, r2, #5
 8012b5c:	697a      	ldr	r2, [r7, #20]
 8012b5e:	440a      	add	r2, r1
 8012b60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012b64:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8012b68:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8012b6a:	693b      	ldr	r3, [r7, #16]
 8012b6c:	015a      	lsls	r2, r3, #5
 8012b6e:	697b      	ldr	r3, [r7, #20]
 8012b70:	4413      	add	r3, r2
 8012b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b76:	691b      	ldr	r3, [r3, #16]
 8012b78:	693a      	ldr	r2, [r7, #16]
 8012b7a:	0151      	lsls	r1, r2, #5
 8012b7c:	697a      	ldr	r2, [r7, #20]
 8012b7e:	440a      	add	r2, r1
 8012b80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012b84:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8012b88:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012b8a:	693b      	ldr	r3, [r7, #16]
 8012b8c:	015a      	lsls	r2, r3, #5
 8012b8e:	697b      	ldr	r3, [r7, #20]
 8012b90:	4413      	add	r3, r2
 8012b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	693a      	ldr	r2, [r7, #16]
 8012b9a:	0151      	lsls	r1, r2, #5
 8012b9c:	697a      	ldr	r2, [r7, #20]
 8012b9e:	440a      	add	r2, r1
 8012ba0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012ba4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012ba8:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012baa:	683b      	ldr	r3, [r7, #0]
 8012bac:	791b      	ldrb	r3, [r3, #4]
 8012bae:	2b01      	cmp	r3, #1
 8012bb0:	d015      	beq.n	8012bde <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8012bb2:	683b      	ldr	r3, [r7, #0]
 8012bb4:	699b      	ldr	r3, [r3, #24]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	f000 8106 	beq.w	8012dc8 <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8012bbc:	697b      	ldr	r3, [r7, #20]
 8012bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012bc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012bc4:	683b      	ldr	r3, [r7, #0]
 8012bc6:	781b      	ldrb	r3, [r3, #0]
 8012bc8:	f003 030f 	and.w	r3, r3, #15
 8012bcc:	2101      	movs	r1, #1
 8012bce:	fa01 f303 	lsl.w	r3, r1, r3
 8012bd2:	6979      	ldr	r1, [r7, #20]
 8012bd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012bd8:	4313      	orrs	r3, r2
 8012bda:	634b      	str	r3, [r1, #52]	; 0x34
 8012bdc:	e0f4      	b.n	8012dc8 <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8012bde:	697b      	ldr	r3, [r7, #20]
 8012be0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012be4:	689b      	ldr	r3, [r3, #8]
 8012be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d110      	bne.n	8012c10 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8012bee:	693b      	ldr	r3, [r7, #16]
 8012bf0:	015a      	lsls	r2, r3, #5
 8012bf2:	697b      	ldr	r3, [r7, #20]
 8012bf4:	4413      	add	r3, r2
 8012bf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	693a      	ldr	r2, [r7, #16]
 8012bfe:	0151      	lsls	r1, r2, #5
 8012c00:	697a      	ldr	r2, [r7, #20]
 8012c02:	440a      	add	r2, r1
 8012c04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012c08:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8012c0c:	6013      	str	r3, [r2, #0]
 8012c0e:	e00f      	b.n	8012c30 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8012c10:	693b      	ldr	r3, [r7, #16]
 8012c12:	015a      	lsls	r2, r3, #5
 8012c14:	697b      	ldr	r3, [r7, #20]
 8012c16:	4413      	add	r3, r2
 8012c18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	693a      	ldr	r2, [r7, #16]
 8012c20:	0151      	lsls	r1, r2, #5
 8012c22:	697a      	ldr	r2, [r7, #20]
 8012c24:	440a      	add	r2, r1
 8012c26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012c2e:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8012c30:	683b      	ldr	r3, [r7, #0]
 8012c32:	6919      	ldr	r1, [r3, #16]
 8012c34:	683b      	ldr	r3, [r7, #0]
 8012c36:	781a      	ldrb	r2, [r3, #0]
 8012c38:	683b      	ldr	r3, [r7, #0]
 8012c3a:	699b      	ldr	r3, [r3, #24]
 8012c3c:	b29b      	uxth	r3, r3
 8012c3e:	6878      	ldr	r0, [r7, #4]
 8012c40:	f000 fa94 	bl	801316c <USB_WritePacket>
 8012c44:	e0c0      	b.n	8012dc8 <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8012c46:	693b      	ldr	r3, [r7, #16]
 8012c48:	015a      	lsls	r2, r3, #5
 8012c4a:	697b      	ldr	r3, [r7, #20]
 8012c4c:	4413      	add	r3, r2
 8012c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012c52:	691b      	ldr	r3, [r3, #16]
 8012c54:	693a      	ldr	r2, [r7, #16]
 8012c56:	0151      	lsls	r1, r2, #5
 8012c58:	697a      	ldr	r2, [r7, #20]
 8012c5a:	440a      	add	r2, r1
 8012c5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012c60:	0cdb      	lsrs	r3, r3, #19
 8012c62:	04db      	lsls	r3, r3, #19
 8012c64:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8012c66:	693b      	ldr	r3, [r7, #16]
 8012c68:	015a      	lsls	r2, r3, #5
 8012c6a:	697b      	ldr	r3, [r7, #20]
 8012c6c:	4413      	add	r3, r2
 8012c6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012c72:	691b      	ldr	r3, [r3, #16]
 8012c74:	693a      	ldr	r2, [r7, #16]
 8012c76:	0151      	lsls	r1, r2, #5
 8012c78:	697a      	ldr	r2, [r7, #20]
 8012c7a:	440a      	add	r2, r1
 8012c7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012c80:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012c84:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012c88:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8012c8a:	683b      	ldr	r3, [r7, #0]
 8012c8c:	699b      	ldr	r3, [r3, #24]
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d123      	bne.n	8012cda <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8012c92:	693b      	ldr	r3, [r7, #16]
 8012c94:	015a      	lsls	r2, r3, #5
 8012c96:	697b      	ldr	r3, [r7, #20]
 8012c98:	4413      	add	r3, r2
 8012c9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012c9e:	691a      	ldr	r2, [r3, #16]
 8012ca0:	683b      	ldr	r3, [r7, #0]
 8012ca2:	68db      	ldr	r3, [r3, #12]
 8012ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012ca8:	6939      	ldr	r1, [r7, #16]
 8012caa:	0148      	lsls	r0, r1, #5
 8012cac:	6979      	ldr	r1, [r7, #20]
 8012cae:	4401      	add	r1, r0
 8012cb0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8012cb4:	4313      	orrs	r3, r2
 8012cb6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012cb8:	693b      	ldr	r3, [r7, #16]
 8012cba:	015a      	lsls	r2, r3, #5
 8012cbc:	697b      	ldr	r3, [r7, #20]
 8012cbe:	4413      	add	r3, r2
 8012cc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012cc4:	691b      	ldr	r3, [r3, #16]
 8012cc6:	693a      	ldr	r2, [r7, #16]
 8012cc8:	0151      	lsls	r1, r2, #5
 8012cca:	697a      	ldr	r2, [r7, #20]
 8012ccc:	440a      	add	r2, r1
 8012cce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012cd2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012cd6:	6113      	str	r3, [r2, #16]
 8012cd8:	e037      	b.n	8012d4a <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8012cda:	683b      	ldr	r3, [r7, #0]
 8012cdc:	699a      	ldr	r2, [r3, #24]
 8012cde:	683b      	ldr	r3, [r7, #0]
 8012ce0:	68db      	ldr	r3, [r3, #12]
 8012ce2:	4413      	add	r3, r2
 8012ce4:	1e5a      	subs	r2, r3, #1
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	68db      	ldr	r3, [r3, #12]
 8012cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8012cee:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8012cf0:	683b      	ldr	r3, [r7, #0]
 8012cf2:	68db      	ldr	r3, [r3, #12]
 8012cf4:	89fa      	ldrh	r2, [r7, #14]
 8012cf6:	fb03 f202 	mul.w	r2, r3, r2
 8012cfa:	683b      	ldr	r3, [r7, #0]
 8012cfc:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8012cfe:	693b      	ldr	r3, [r7, #16]
 8012d00:	015a      	lsls	r2, r3, #5
 8012d02:	697b      	ldr	r3, [r7, #20]
 8012d04:	4413      	add	r3, r2
 8012d06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d0a:	691a      	ldr	r2, [r3, #16]
 8012d0c:	89fb      	ldrh	r3, [r7, #14]
 8012d0e:	04d9      	lsls	r1, r3, #19
 8012d10:	4b1c      	ldr	r3, [pc, #112]	; (8012d84 <USB_EPStartXfer+0x370>)
 8012d12:	400b      	ands	r3, r1
 8012d14:	6939      	ldr	r1, [r7, #16]
 8012d16:	0148      	lsls	r0, r1, #5
 8012d18:	6979      	ldr	r1, [r7, #20]
 8012d1a:	4401      	add	r1, r0
 8012d1c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8012d20:	4313      	orrs	r3, r2
 8012d22:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8012d24:	693b      	ldr	r3, [r7, #16]
 8012d26:	015a      	lsls	r2, r3, #5
 8012d28:	697b      	ldr	r3, [r7, #20]
 8012d2a:	4413      	add	r3, r2
 8012d2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d30:	691a      	ldr	r2, [r3, #16]
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	69db      	ldr	r3, [r3, #28]
 8012d36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012d3a:	6939      	ldr	r1, [r7, #16]
 8012d3c:	0148      	lsls	r0, r1, #5
 8012d3e:	6979      	ldr	r1, [r7, #20]
 8012d40:	4401      	add	r1, r0
 8012d42:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8012d46:	4313      	orrs	r3, r2
 8012d48:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8012d4a:	683b      	ldr	r3, [r7, #0]
 8012d4c:	791b      	ldrb	r3, [r3, #4]
 8012d4e:	2b01      	cmp	r3, #1
 8012d50:	d12a      	bne.n	8012da8 <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8012d52:	697b      	ldr	r3, [r7, #20]
 8012d54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012d58:	689b      	ldr	r3, [r3, #8]
 8012d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d112      	bne.n	8012d88 <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8012d62:	693b      	ldr	r3, [r7, #16]
 8012d64:	015a      	lsls	r2, r3, #5
 8012d66:	697b      	ldr	r3, [r7, #20]
 8012d68:	4413      	add	r3, r2
 8012d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d6e:	681b      	ldr	r3, [r3, #0]
 8012d70:	693a      	ldr	r2, [r7, #16]
 8012d72:	0151      	lsls	r1, r2, #5
 8012d74:	697a      	ldr	r2, [r7, #20]
 8012d76:	440a      	add	r2, r1
 8012d78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012d7c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8012d80:	6013      	str	r3, [r2, #0]
 8012d82:	e011      	b.n	8012da8 <USB_EPStartXfer+0x394>
 8012d84:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8012d88:	693b      	ldr	r3, [r7, #16]
 8012d8a:	015a      	lsls	r2, r3, #5
 8012d8c:	697b      	ldr	r3, [r7, #20]
 8012d8e:	4413      	add	r3, r2
 8012d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d94:	681b      	ldr	r3, [r3, #0]
 8012d96:	693a      	ldr	r2, [r7, #16]
 8012d98:	0151      	lsls	r1, r2, #5
 8012d9a:	697a      	ldr	r2, [r7, #20]
 8012d9c:	440a      	add	r2, r1
 8012d9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012da6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8012da8:	693b      	ldr	r3, [r7, #16]
 8012daa:	015a      	lsls	r2, r3, #5
 8012dac:	697b      	ldr	r3, [r7, #20]
 8012dae:	4413      	add	r3, r2
 8012db0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	693a      	ldr	r2, [r7, #16]
 8012db8:	0151      	lsls	r1, r2, #5
 8012dba:	697a      	ldr	r2, [r7, #20]
 8012dbc:	440a      	add	r2, r1
 8012dbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012dc2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012dc6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8012dc8:	2300      	movs	r3, #0
}
 8012dca:	4618      	mov	r0, r3
 8012dcc:	3718      	adds	r7, #24
 8012dce:	46bd      	mov	sp, r7
 8012dd0:	bd80      	pop	{r7, pc}
 8012dd2:	bf00      	nop

08012dd4 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012dd4:	b480      	push	{r7}
 8012dd6:	b085      	sub	sp, #20
 8012dd8:	af00      	add	r7, sp, #0
 8012dda:	6078      	str	r0, [r7, #4]
 8012ddc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8012de2:	683b      	ldr	r3, [r7, #0]
 8012de4:	781b      	ldrb	r3, [r3, #0]
 8012de6:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8012de8:	683b      	ldr	r3, [r7, #0]
 8012dea:	785b      	ldrb	r3, [r3, #1]
 8012dec:	2b01      	cmp	r3, #1
 8012dee:	f040 80ab 	bne.w	8012f48 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8012df2:	683b      	ldr	r3, [r7, #0]
 8012df4:	699b      	ldr	r3, [r3, #24]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d132      	bne.n	8012e60 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012dfa:	68bb      	ldr	r3, [r7, #8]
 8012dfc:	015a      	lsls	r2, r3, #5
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	4413      	add	r3, r2
 8012e02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e06:	691b      	ldr	r3, [r3, #16]
 8012e08:	68ba      	ldr	r2, [r7, #8]
 8012e0a:	0151      	lsls	r1, r2, #5
 8012e0c:	68fa      	ldr	r2, [r7, #12]
 8012e0e:	440a      	add	r2, r1
 8012e10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012e14:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012e18:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012e1c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012e1e:	68bb      	ldr	r3, [r7, #8]
 8012e20:	015a      	lsls	r2, r3, #5
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	4413      	add	r3, r2
 8012e26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e2a:	691b      	ldr	r3, [r3, #16]
 8012e2c:	68ba      	ldr	r2, [r7, #8]
 8012e2e:	0151      	lsls	r1, r2, #5
 8012e30:	68fa      	ldr	r2, [r7, #12]
 8012e32:	440a      	add	r2, r1
 8012e34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012e38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012e3c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012e3e:	68bb      	ldr	r3, [r7, #8]
 8012e40:	015a      	lsls	r2, r3, #5
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	4413      	add	r3, r2
 8012e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e4a:	691b      	ldr	r3, [r3, #16]
 8012e4c:	68ba      	ldr	r2, [r7, #8]
 8012e4e:	0151      	lsls	r1, r2, #5
 8012e50:	68fa      	ldr	r2, [r7, #12]
 8012e52:	440a      	add	r2, r1
 8012e54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012e58:	0cdb      	lsrs	r3, r3, #19
 8012e5a:	04db      	lsls	r3, r3, #19
 8012e5c:	6113      	str	r3, [r2, #16]
 8012e5e:	e04e      	b.n	8012efe <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012e60:	68bb      	ldr	r3, [r7, #8]
 8012e62:	015a      	lsls	r2, r3, #5
 8012e64:	68fb      	ldr	r3, [r7, #12]
 8012e66:	4413      	add	r3, r2
 8012e68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e6c:	691b      	ldr	r3, [r3, #16]
 8012e6e:	68ba      	ldr	r2, [r7, #8]
 8012e70:	0151      	lsls	r1, r2, #5
 8012e72:	68fa      	ldr	r2, [r7, #12]
 8012e74:	440a      	add	r2, r1
 8012e76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012e7a:	0cdb      	lsrs	r3, r3, #19
 8012e7c:	04db      	lsls	r3, r3, #19
 8012e7e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012e80:	68bb      	ldr	r3, [r7, #8]
 8012e82:	015a      	lsls	r2, r3, #5
 8012e84:	68fb      	ldr	r3, [r7, #12]
 8012e86:	4413      	add	r3, r2
 8012e88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e8c:	691b      	ldr	r3, [r3, #16]
 8012e8e:	68ba      	ldr	r2, [r7, #8]
 8012e90:	0151      	lsls	r1, r2, #5
 8012e92:	68fa      	ldr	r2, [r7, #12]
 8012e94:	440a      	add	r2, r1
 8012e96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012e9a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012e9e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012ea2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8012ea4:	683b      	ldr	r3, [r7, #0]
 8012ea6:	699a      	ldr	r2, [r3, #24]
 8012ea8:	683b      	ldr	r3, [r7, #0]
 8012eaa:	68db      	ldr	r3, [r3, #12]
 8012eac:	429a      	cmp	r2, r3
 8012eae:	d903      	bls.n	8012eb8 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8012eb0:	683b      	ldr	r3, [r7, #0]
 8012eb2:	68da      	ldr	r2, [r3, #12]
 8012eb4:	683b      	ldr	r3, [r7, #0]
 8012eb6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012eb8:	68bb      	ldr	r3, [r7, #8]
 8012eba:	015a      	lsls	r2, r3, #5
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	4413      	add	r3, r2
 8012ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ec4:	691b      	ldr	r3, [r3, #16]
 8012ec6:	68ba      	ldr	r2, [r7, #8]
 8012ec8:	0151      	lsls	r1, r2, #5
 8012eca:	68fa      	ldr	r2, [r7, #12]
 8012ecc:	440a      	add	r2, r1
 8012ece:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012ed2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012ed6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8012ed8:	68bb      	ldr	r3, [r7, #8]
 8012eda:	015a      	lsls	r2, r3, #5
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	4413      	add	r3, r2
 8012ee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ee4:	691a      	ldr	r2, [r3, #16]
 8012ee6:	683b      	ldr	r3, [r7, #0]
 8012ee8:	699b      	ldr	r3, [r3, #24]
 8012eea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012eee:	68b9      	ldr	r1, [r7, #8]
 8012ef0:	0148      	lsls	r0, r1, #5
 8012ef2:	68f9      	ldr	r1, [r7, #12]
 8012ef4:	4401      	add	r1, r0
 8012ef6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8012efa:	4313      	orrs	r3, r2
 8012efc:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012efe:	68bb      	ldr	r3, [r7, #8]
 8012f00:	015a      	lsls	r2, r3, #5
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	4413      	add	r3, r2
 8012f06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	68ba      	ldr	r2, [r7, #8]
 8012f0e:	0151      	lsls	r1, r2, #5
 8012f10:	68fa      	ldr	r2, [r7, #12]
 8012f12:	440a      	add	r2, r1
 8012f14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012f18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012f1c:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8012f1e:	683b      	ldr	r3, [r7, #0]
 8012f20:	699b      	ldr	r3, [r3, #24]
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d071      	beq.n	801300a <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012f2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012f2e:	683b      	ldr	r3, [r7, #0]
 8012f30:	781b      	ldrb	r3, [r3, #0]
 8012f32:	f003 030f 	and.w	r3, r3, #15
 8012f36:	2101      	movs	r1, #1
 8012f38:	fa01 f303 	lsl.w	r3, r1, r3
 8012f3c:	68f9      	ldr	r1, [r7, #12]
 8012f3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012f42:	4313      	orrs	r3, r2
 8012f44:	634b      	str	r3, [r1, #52]	; 0x34
 8012f46:	e060      	b.n	801300a <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8012f48:	68bb      	ldr	r3, [r7, #8]
 8012f4a:	015a      	lsls	r2, r3, #5
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	4413      	add	r3, r2
 8012f50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f54:	691b      	ldr	r3, [r3, #16]
 8012f56:	68ba      	ldr	r2, [r7, #8]
 8012f58:	0151      	lsls	r1, r2, #5
 8012f5a:	68fa      	ldr	r2, [r7, #12]
 8012f5c:	440a      	add	r2, r1
 8012f5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012f62:	0cdb      	lsrs	r3, r3, #19
 8012f64:	04db      	lsls	r3, r3, #19
 8012f66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8012f68:	68bb      	ldr	r3, [r7, #8]
 8012f6a:	015a      	lsls	r2, r3, #5
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	4413      	add	r3, r2
 8012f70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f74:	691b      	ldr	r3, [r3, #16]
 8012f76:	68ba      	ldr	r2, [r7, #8]
 8012f78:	0151      	lsls	r1, r2, #5
 8012f7a:	68fa      	ldr	r2, [r7, #12]
 8012f7c:	440a      	add	r2, r1
 8012f7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012f82:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012f86:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012f8a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8012f8c:	683b      	ldr	r3, [r7, #0]
 8012f8e:	699b      	ldr	r3, [r3, #24]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d003      	beq.n	8012f9c <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8012f94:	683b      	ldr	r3, [r7, #0]
 8012f96:	68da      	ldr	r2, [r3, #12]
 8012f98:	683b      	ldr	r3, [r7, #0]
 8012f9a:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8012f9c:	683b      	ldr	r3, [r7, #0]
 8012f9e:	68da      	ldr	r2, [r3, #12]
 8012fa0:	683b      	ldr	r3, [r7, #0]
 8012fa2:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012fa4:	68bb      	ldr	r3, [r7, #8]
 8012fa6:	015a      	lsls	r2, r3, #5
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	4413      	add	r3, r2
 8012fac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012fb0:	691b      	ldr	r3, [r3, #16]
 8012fb2:	68ba      	ldr	r2, [r7, #8]
 8012fb4:	0151      	lsls	r1, r2, #5
 8012fb6:	68fa      	ldr	r2, [r7, #12]
 8012fb8:	440a      	add	r2, r1
 8012fba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012fbe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012fc2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8012fc4:	68bb      	ldr	r3, [r7, #8]
 8012fc6:	015a      	lsls	r2, r3, #5
 8012fc8:	68fb      	ldr	r3, [r7, #12]
 8012fca:	4413      	add	r3, r2
 8012fcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012fd0:	691a      	ldr	r2, [r3, #16]
 8012fd2:	683b      	ldr	r3, [r7, #0]
 8012fd4:	69db      	ldr	r3, [r3, #28]
 8012fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012fda:	68b9      	ldr	r1, [r7, #8]
 8012fdc:	0148      	lsls	r0, r1, #5
 8012fde:	68f9      	ldr	r1, [r7, #12]
 8012fe0:	4401      	add	r1, r0
 8012fe2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8012fe6:	4313      	orrs	r3, r2
 8012fe8:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8012fea:	68bb      	ldr	r3, [r7, #8]
 8012fec:	015a      	lsls	r2, r3, #5
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	4413      	add	r3, r2
 8012ff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	68ba      	ldr	r2, [r7, #8]
 8012ffa:	0151      	lsls	r1, r2, #5
 8012ffc:	68fa      	ldr	r2, [r7, #12]
 8012ffe:	440a      	add	r2, r1
 8013000:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013004:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013008:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801300a:	2300      	movs	r3, #0
}
 801300c:	4618      	mov	r0, r3
 801300e:	3714      	adds	r7, #20
 8013010:	46bd      	mov	sp, r7
 8013012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013016:	4770      	bx	lr

08013018 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013018:	b480      	push	{r7}
 801301a:	b087      	sub	sp, #28
 801301c:	af00      	add	r7, sp, #0
 801301e:	6078      	str	r0, [r7, #4]
 8013020:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013022:	2300      	movs	r3, #0
 8013024:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8013026:	2300      	movs	r3, #0
 8013028:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801302e:	683b      	ldr	r3, [r7, #0]
 8013030:	785b      	ldrb	r3, [r3, #1]
 8013032:	2b01      	cmp	r3, #1
 8013034:	d14a      	bne.n	80130cc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013036:	683b      	ldr	r3, [r7, #0]
 8013038:	781b      	ldrb	r3, [r3, #0]
 801303a:	015a      	lsls	r2, r3, #5
 801303c:	693b      	ldr	r3, [r7, #16]
 801303e:	4413      	add	r3, r2
 8013040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801304a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801304e:	f040 8086 	bne.w	801315e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8013052:	683b      	ldr	r3, [r7, #0]
 8013054:	781b      	ldrb	r3, [r3, #0]
 8013056:	015a      	lsls	r2, r3, #5
 8013058:	693b      	ldr	r3, [r7, #16]
 801305a:	4413      	add	r3, r2
 801305c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013060:	681b      	ldr	r3, [r3, #0]
 8013062:	683a      	ldr	r2, [r7, #0]
 8013064:	7812      	ldrb	r2, [r2, #0]
 8013066:	0151      	lsls	r1, r2, #5
 8013068:	693a      	ldr	r2, [r7, #16]
 801306a:	440a      	add	r2, r1
 801306c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013070:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013074:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8013076:	683b      	ldr	r3, [r7, #0]
 8013078:	781b      	ldrb	r3, [r3, #0]
 801307a:	015a      	lsls	r2, r3, #5
 801307c:	693b      	ldr	r3, [r7, #16]
 801307e:	4413      	add	r3, r2
 8013080:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013084:	681b      	ldr	r3, [r3, #0]
 8013086:	683a      	ldr	r2, [r7, #0]
 8013088:	7812      	ldrb	r2, [r2, #0]
 801308a:	0151      	lsls	r1, r2, #5
 801308c:	693a      	ldr	r2, [r7, #16]
 801308e:	440a      	add	r2, r1
 8013090:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013094:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013098:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	3301      	adds	r3, #1
 801309e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	f242 7210 	movw	r2, #10000	; 0x2710
 80130a6:	4293      	cmp	r3, r2
 80130a8:	d902      	bls.n	80130b0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80130aa:	2301      	movs	r3, #1
 80130ac:	75fb      	strb	r3, [r7, #23]
          break;
 80130ae:	e056      	b.n	801315e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	781b      	ldrb	r3, [r3, #0]
 80130b4:	015a      	lsls	r2, r3, #5
 80130b6:	693b      	ldr	r3, [r7, #16]
 80130b8:	4413      	add	r3, r2
 80130ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80130be:	681b      	ldr	r3, [r3, #0]
 80130c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80130c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80130c8:	d0e7      	beq.n	801309a <USB_EPStopXfer+0x82>
 80130ca:	e048      	b.n	801315e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80130cc:	683b      	ldr	r3, [r7, #0]
 80130ce:	781b      	ldrb	r3, [r3, #0]
 80130d0:	015a      	lsls	r2, r3, #5
 80130d2:	693b      	ldr	r3, [r7, #16]
 80130d4:	4413      	add	r3, r2
 80130d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80130e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80130e4:	d13b      	bne.n	801315e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80130e6:	683b      	ldr	r3, [r7, #0]
 80130e8:	781b      	ldrb	r3, [r3, #0]
 80130ea:	015a      	lsls	r2, r3, #5
 80130ec:	693b      	ldr	r3, [r7, #16]
 80130ee:	4413      	add	r3, r2
 80130f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	683a      	ldr	r2, [r7, #0]
 80130f8:	7812      	ldrb	r2, [r2, #0]
 80130fa:	0151      	lsls	r1, r2, #5
 80130fc:	693a      	ldr	r2, [r7, #16]
 80130fe:	440a      	add	r2, r1
 8013100:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013104:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013108:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801310a:	683b      	ldr	r3, [r7, #0]
 801310c:	781b      	ldrb	r3, [r3, #0]
 801310e:	015a      	lsls	r2, r3, #5
 8013110:	693b      	ldr	r3, [r7, #16]
 8013112:	4413      	add	r3, r2
 8013114:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	683a      	ldr	r2, [r7, #0]
 801311c:	7812      	ldrb	r2, [r2, #0]
 801311e:	0151      	lsls	r1, r2, #5
 8013120:	693a      	ldr	r2, [r7, #16]
 8013122:	440a      	add	r2, r1
 8013124:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013128:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801312c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	3301      	adds	r3, #1
 8013132:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013134:	68fb      	ldr	r3, [r7, #12]
 8013136:	f242 7210 	movw	r2, #10000	; 0x2710
 801313a:	4293      	cmp	r3, r2
 801313c:	d902      	bls.n	8013144 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801313e:	2301      	movs	r3, #1
 8013140:	75fb      	strb	r3, [r7, #23]
          break;
 8013142:	e00c      	b.n	801315e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8013144:	683b      	ldr	r3, [r7, #0]
 8013146:	781b      	ldrb	r3, [r3, #0]
 8013148:	015a      	lsls	r2, r3, #5
 801314a:	693b      	ldr	r3, [r7, #16]
 801314c:	4413      	add	r3, r2
 801314e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013158:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801315c:	d0e7      	beq.n	801312e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801315e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013160:	4618      	mov	r0, r3
 8013162:	371c      	adds	r7, #28
 8013164:	46bd      	mov	sp, r7
 8013166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801316a:	4770      	bx	lr

0801316c <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 801316c:	b480      	push	{r7}
 801316e:	b089      	sub	sp, #36	; 0x24
 8013170:	af00      	add	r7, sp, #0
 8013172:	60f8      	str	r0, [r7, #12]
 8013174:	60b9      	str	r1, [r7, #8]
 8013176:	4611      	mov	r1, r2
 8013178:	461a      	mov	r2, r3
 801317a:	460b      	mov	r3, r1
 801317c:	71fb      	strb	r3, [r7, #7]
 801317e:	4613      	mov	r3, r2
 8013180:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8013186:	68bb      	ldr	r3, [r7, #8]
 8013188:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 801318a:	88bb      	ldrh	r3, [r7, #4]
 801318c:	3303      	adds	r3, #3
 801318e:	089b      	lsrs	r3, r3, #2
 8013190:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8013192:	2300      	movs	r3, #0
 8013194:	61bb      	str	r3, [r7, #24]
 8013196:	e018      	b.n	80131ca <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013198:	79fb      	ldrb	r3, [r7, #7]
 801319a:	031a      	lsls	r2, r3, #12
 801319c:	697b      	ldr	r3, [r7, #20]
 801319e:	4413      	add	r3, r2
 80131a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80131a4:	461a      	mov	r2, r3
 80131a6:	69fb      	ldr	r3, [r7, #28]
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	6013      	str	r3, [r2, #0]
    pSrc++;
 80131ac:	69fb      	ldr	r3, [r7, #28]
 80131ae:	3301      	adds	r3, #1
 80131b0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80131b2:	69fb      	ldr	r3, [r7, #28]
 80131b4:	3301      	adds	r3, #1
 80131b6:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80131b8:	69fb      	ldr	r3, [r7, #28]
 80131ba:	3301      	adds	r3, #1
 80131bc:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80131be:	69fb      	ldr	r3, [r7, #28]
 80131c0:	3301      	adds	r3, #1
 80131c2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80131c4:	69bb      	ldr	r3, [r7, #24]
 80131c6:	3301      	adds	r3, #1
 80131c8:	61bb      	str	r3, [r7, #24]
 80131ca:	69ba      	ldr	r2, [r7, #24]
 80131cc:	693b      	ldr	r3, [r7, #16]
 80131ce:	429a      	cmp	r2, r3
 80131d0:	d3e2      	bcc.n	8013198 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80131d2:	2300      	movs	r3, #0
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	3724      	adds	r7, #36	; 0x24
 80131d8:	46bd      	mov	sp, r7
 80131da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131de:	4770      	bx	lr

080131e0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80131e0:	b480      	push	{r7}
 80131e2:	b08b      	sub	sp, #44	; 0x2c
 80131e4:	af00      	add	r7, sp, #0
 80131e6:	60f8      	str	r0, [r7, #12]
 80131e8:	60b9      	str	r1, [r7, #8]
 80131ea:	4613      	mov	r3, r2
 80131ec:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80131ee:	68fb      	ldr	r3, [r7, #12]
 80131f0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80131f2:	68bb      	ldr	r3, [r7, #8]
 80131f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80131f6:	88fb      	ldrh	r3, [r7, #6]
 80131f8:	089b      	lsrs	r3, r3, #2
 80131fa:	b29b      	uxth	r3, r3
 80131fc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80131fe:	88fb      	ldrh	r3, [r7, #6]
 8013200:	f003 0303 	and.w	r3, r3, #3
 8013204:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8013206:	2300      	movs	r3, #0
 8013208:	623b      	str	r3, [r7, #32]
 801320a:	e014      	b.n	8013236 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801320c:	69bb      	ldr	r3, [r7, #24]
 801320e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013212:	681a      	ldr	r2, [r3, #0]
 8013214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013216:	601a      	str	r2, [r3, #0]
    pDest++;
 8013218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801321a:	3301      	adds	r3, #1
 801321c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013220:	3301      	adds	r3, #1
 8013222:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013226:	3301      	adds	r3, #1
 8013228:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801322a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801322c:	3301      	adds	r3, #1
 801322e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8013230:	6a3b      	ldr	r3, [r7, #32]
 8013232:	3301      	adds	r3, #1
 8013234:	623b      	str	r3, [r7, #32]
 8013236:	6a3a      	ldr	r2, [r7, #32]
 8013238:	697b      	ldr	r3, [r7, #20]
 801323a:	429a      	cmp	r2, r3
 801323c:	d3e6      	bcc.n	801320c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801323e:	8bfb      	ldrh	r3, [r7, #30]
 8013240:	2b00      	cmp	r3, #0
 8013242:	d01e      	beq.n	8013282 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8013244:	2300      	movs	r3, #0
 8013246:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013248:	69bb      	ldr	r3, [r7, #24]
 801324a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801324e:	461a      	mov	r2, r3
 8013250:	f107 0310 	add.w	r3, r7, #16
 8013254:	6812      	ldr	r2, [r2, #0]
 8013256:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8013258:	693a      	ldr	r2, [r7, #16]
 801325a:	6a3b      	ldr	r3, [r7, #32]
 801325c:	b2db      	uxtb	r3, r3
 801325e:	00db      	lsls	r3, r3, #3
 8013260:	fa22 f303 	lsr.w	r3, r2, r3
 8013264:	b2da      	uxtb	r2, r3
 8013266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013268:	701a      	strb	r2, [r3, #0]
      i++;
 801326a:	6a3b      	ldr	r3, [r7, #32]
 801326c:	3301      	adds	r3, #1
 801326e:	623b      	str	r3, [r7, #32]
      pDest++;
 8013270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013272:	3301      	adds	r3, #1
 8013274:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8013276:	8bfb      	ldrh	r3, [r7, #30]
 8013278:	3b01      	subs	r3, #1
 801327a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801327c:	8bfb      	ldrh	r3, [r7, #30]
 801327e:	2b00      	cmp	r3, #0
 8013280:	d1ea      	bne.n	8013258 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8013282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013284:	4618      	mov	r0, r3
 8013286:	372c      	adds	r7, #44	; 0x2c
 8013288:	46bd      	mov	sp, r7
 801328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801328e:	4770      	bx	lr

08013290 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013290:	b480      	push	{r7}
 8013292:	b085      	sub	sp, #20
 8013294:	af00      	add	r7, sp, #0
 8013296:	6078      	str	r0, [r7, #4]
 8013298:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801329e:	683b      	ldr	r3, [r7, #0]
 80132a0:	781b      	ldrb	r3, [r3, #0]
 80132a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80132a4:	683b      	ldr	r3, [r7, #0]
 80132a6:	785b      	ldrb	r3, [r3, #1]
 80132a8:	2b01      	cmp	r3, #1
 80132aa:	d12c      	bne.n	8013306 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80132ac:	68bb      	ldr	r3, [r7, #8]
 80132ae:	015a      	lsls	r2, r3, #5
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	4413      	add	r3, r2
 80132b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	db12      	blt.n	80132e4 <USB_EPSetStall+0x54>
 80132be:	68bb      	ldr	r3, [r7, #8]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d00f      	beq.n	80132e4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80132c4:	68bb      	ldr	r3, [r7, #8]
 80132c6:	015a      	lsls	r2, r3, #5
 80132c8:	68fb      	ldr	r3, [r7, #12]
 80132ca:	4413      	add	r3, r2
 80132cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	68ba      	ldr	r2, [r7, #8]
 80132d4:	0151      	lsls	r1, r2, #5
 80132d6:	68fa      	ldr	r2, [r7, #12]
 80132d8:	440a      	add	r2, r1
 80132da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80132de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80132e2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80132e4:	68bb      	ldr	r3, [r7, #8]
 80132e6:	015a      	lsls	r2, r3, #5
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	4413      	add	r3, r2
 80132ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80132f0:	681b      	ldr	r3, [r3, #0]
 80132f2:	68ba      	ldr	r2, [r7, #8]
 80132f4:	0151      	lsls	r1, r2, #5
 80132f6:	68fa      	ldr	r2, [r7, #12]
 80132f8:	440a      	add	r2, r1
 80132fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80132fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013302:	6013      	str	r3, [r2, #0]
 8013304:	e02b      	b.n	801335e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013306:	68bb      	ldr	r3, [r7, #8]
 8013308:	015a      	lsls	r2, r3, #5
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	4413      	add	r3, r2
 801330e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	2b00      	cmp	r3, #0
 8013316:	db12      	blt.n	801333e <USB_EPSetStall+0xae>
 8013318:	68bb      	ldr	r3, [r7, #8]
 801331a:	2b00      	cmp	r3, #0
 801331c:	d00f      	beq.n	801333e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801331e:	68bb      	ldr	r3, [r7, #8]
 8013320:	015a      	lsls	r2, r3, #5
 8013322:	68fb      	ldr	r3, [r7, #12]
 8013324:	4413      	add	r3, r2
 8013326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	68ba      	ldr	r2, [r7, #8]
 801332e:	0151      	lsls	r1, r2, #5
 8013330:	68fa      	ldr	r2, [r7, #12]
 8013332:	440a      	add	r2, r1
 8013334:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013338:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801333c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801333e:	68bb      	ldr	r3, [r7, #8]
 8013340:	015a      	lsls	r2, r3, #5
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	4413      	add	r3, r2
 8013346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	68ba      	ldr	r2, [r7, #8]
 801334e:	0151      	lsls	r1, r2, #5
 8013350:	68fa      	ldr	r2, [r7, #12]
 8013352:	440a      	add	r2, r1
 8013354:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013358:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801335c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801335e:	2300      	movs	r3, #0
}
 8013360:	4618      	mov	r0, r3
 8013362:	3714      	adds	r7, #20
 8013364:	46bd      	mov	sp, r7
 8013366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801336a:	4770      	bx	lr

0801336c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801336c:	b480      	push	{r7}
 801336e:	b085      	sub	sp, #20
 8013370:	af00      	add	r7, sp, #0
 8013372:	6078      	str	r0, [r7, #4]
 8013374:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801337a:	683b      	ldr	r3, [r7, #0]
 801337c:	781b      	ldrb	r3, [r3, #0]
 801337e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013380:	683b      	ldr	r3, [r7, #0]
 8013382:	785b      	ldrb	r3, [r3, #1]
 8013384:	2b01      	cmp	r3, #1
 8013386:	d128      	bne.n	80133da <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8013388:	68bb      	ldr	r3, [r7, #8]
 801338a:	015a      	lsls	r2, r3, #5
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	4413      	add	r3, r2
 8013390:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013394:	681b      	ldr	r3, [r3, #0]
 8013396:	68ba      	ldr	r2, [r7, #8]
 8013398:	0151      	lsls	r1, r2, #5
 801339a:	68fa      	ldr	r2, [r7, #12]
 801339c:	440a      	add	r2, r1
 801339e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80133a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80133a6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80133a8:	683b      	ldr	r3, [r7, #0]
 80133aa:	791b      	ldrb	r3, [r3, #4]
 80133ac:	2b03      	cmp	r3, #3
 80133ae:	d003      	beq.n	80133b8 <USB_EPClearStall+0x4c>
 80133b0:	683b      	ldr	r3, [r7, #0]
 80133b2:	791b      	ldrb	r3, [r3, #4]
 80133b4:	2b02      	cmp	r3, #2
 80133b6:	d138      	bne.n	801342a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80133b8:	68bb      	ldr	r3, [r7, #8]
 80133ba:	015a      	lsls	r2, r3, #5
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	4413      	add	r3, r2
 80133c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	68ba      	ldr	r2, [r7, #8]
 80133c8:	0151      	lsls	r1, r2, #5
 80133ca:	68fa      	ldr	r2, [r7, #12]
 80133cc:	440a      	add	r2, r1
 80133ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80133d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80133d6:	6013      	str	r3, [r2, #0]
 80133d8:	e027      	b.n	801342a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80133da:	68bb      	ldr	r3, [r7, #8]
 80133dc:	015a      	lsls	r2, r3, #5
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	4413      	add	r3, r2
 80133e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	68ba      	ldr	r2, [r7, #8]
 80133ea:	0151      	lsls	r1, r2, #5
 80133ec:	68fa      	ldr	r2, [r7, #12]
 80133ee:	440a      	add	r2, r1
 80133f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80133f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80133f8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80133fa:	683b      	ldr	r3, [r7, #0]
 80133fc:	791b      	ldrb	r3, [r3, #4]
 80133fe:	2b03      	cmp	r3, #3
 8013400:	d003      	beq.n	801340a <USB_EPClearStall+0x9e>
 8013402:	683b      	ldr	r3, [r7, #0]
 8013404:	791b      	ldrb	r3, [r3, #4]
 8013406:	2b02      	cmp	r3, #2
 8013408:	d10f      	bne.n	801342a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801340a:	68bb      	ldr	r3, [r7, #8]
 801340c:	015a      	lsls	r2, r3, #5
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	4413      	add	r3, r2
 8013412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	68ba      	ldr	r2, [r7, #8]
 801341a:	0151      	lsls	r1, r2, #5
 801341c:	68fa      	ldr	r2, [r7, #12]
 801341e:	440a      	add	r2, r1
 8013420:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013428:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801342a:	2300      	movs	r3, #0
}
 801342c:	4618      	mov	r0, r3
 801342e:	3714      	adds	r7, #20
 8013430:	46bd      	mov	sp, r7
 8013432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013436:	4770      	bx	lr

08013438 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8013438:	b480      	push	{r7}
 801343a:	b085      	sub	sp, #20
 801343c:	af00      	add	r7, sp, #0
 801343e:	6078      	str	r0, [r7, #4]
 8013440:	460b      	mov	r3, r1
 8013442:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8013448:	68fb      	ldr	r3, [r7, #12]
 801344a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	68fa      	ldr	r2, [r7, #12]
 8013452:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013456:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 801345a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013462:	681a      	ldr	r2, [r3, #0]
 8013464:	78fb      	ldrb	r3, [r7, #3]
 8013466:	011b      	lsls	r3, r3, #4
 8013468:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 801346c:	68f9      	ldr	r1, [r7, #12]
 801346e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013472:	4313      	orrs	r3, r2
 8013474:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8013476:	2300      	movs	r3, #0
}
 8013478:	4618      	mov	r0, r3
 801347a:	3714      	adds	r7, #20
 801347c:	46bd      	mov	sp, r7
 801347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013482:	4770      	bx	lr

08013484 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8013484:	b480      	push	{r7}
 8013486:	b085      	sub	sp, #20
 8013488:	af00      	add	r7, sp, #0
 801348a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013490:	68fb      	ldr	r3, [r7, #12]
 8013492:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	68fa      	ldr	r2, [r7, #12]
 801349a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801349e:	f023 0303 	bic.w	r3, r3, #3
 80134a2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80134aa:	685b      	ldr	r3, [r3, #4]
 80134ac:	68fa      	ldr	r2, [r7, #12]
 80134ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80134b2:	f023 0302 	bic.w	r3, r3, #2
 80134b6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80134b8:	2300      	movs	r3, #0
}
 80134ba:	4618      	mov	r0, r3
 80134bc:	3714      	adds	r7, #20
 80134be:	46bd      	mov	sp, r7
 80134c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c4:	4770      	bx	lr

080134c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80134c6:	b480      	push	{r7}
 80134c8:	b085      	sub	sp, #20
 80134ca:	af00      	add	r7, sp, #0
 80134cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80134d2:	68fb      	ldr	r3, [r7, #12]
 80134d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	68fa      	ldr	r2, [r7, #12]
 80134dc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80134e0:	f023 0303 	bic.w	r3, r3, #3
 80134e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80134ec:	685b      	ldr	r3, [r3, #4]
 80134ee:	68fa      	ldr	r2, [r7, #12]
 80134f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80134f4:	f043 0302 	orr.w	r3, r3, #2
 80134f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80134fa:	2300      	movs	r3, #0
}
 80134fc:	4618      	mov	r0, r3
 80134fe:	3714      	adds	r7, #20
 8013500:	46bd      	mov	sp, r7
 8013502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013506:	4770      	bx	lr

08013508 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8013508:	b480      	push	{r7}
 801350a:	b085      	sub	sp, #20
 801350c:	af00      	add	r7, sp, #0
 801350e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	695b      	ldr	r3, [r3, #20]
 8013514:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	699b      	ldr	r3, [r3, #24]
 801351a:	68fa      	ldr	r2, [r7, #12]
 801351c:	4013      	ands	r3, r2
 801351e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8013520:	68fb      	ldr	r3, [r7, #12]
}
 8013522:	4618      	mov	r0, r3
 8013524:	3714      	adds	r7, #20
 8013526:	46bd      	mov	sp, r7
 8013528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801352c:	4770      	bx	lr

0801352e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 801352e:	b480      	push	{r7}
 8013530:	b085      	sub	sp, #20
 8013532:	af00      	add	r7, sp, #0
 8013534:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013540:	699b      	ldr	r3, [r3, #24]
 8013542:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801354a:	69db      	ldr	r3, [r3, #28]
 801354c:	68ba      	ldr	r2, [r7, #8]
 801354e:	4013      	ands	r3, r2
 8013550:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8013552:	68bb      	ldr	r3, [r7, #8]
 8013554:	0c1b      	lsrs	r3, r3, #16
}
 8013556:	4618      	mov	r0, r3
 8013558:	3714      	adds	r7, #20
 801355a:	46bd      	mov	sp, r7
 801355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013560:	4770      	bx	lr

08013562 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8013562:	b480      	push	{r7}
 8013564:	b085      	sub	sp, #20
 8013566:	af00      	add	r7, sp, #0
 8013568:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013574:	699b      	ldr	r3, [r3, #24]
 8013576:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801357e:	69db      	ldr	r3, [r3, #28]
 8013580:	68ba      	ldr	r2, [r7, #8]
 8013582:	4013      	ands	r3, r2
 8013584:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8013586:	68bb      	ldr	r3, [r7, #8]
 8013588:	b29b      	uxth	r3, r3
}
 801358a:	4618      	mov	r0, r3
 801358c:	3714      	adds	r7, #20
 801358e:	46bd      	mov	sp, r7
 8013590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013594:	4770      	bx	lr

08013596 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013596:	b480      	push	{r7}
 8013598:	b085      	sub	sp, #20
 801359a:	af00      	add	r7, sp, #0
 801359c:	6078      	str	r0, [r7, #4]
 801359e:	460b      	mov	r3, r1
 80135a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80135a6:	78fb      	ldrb	r3, [r7, #3]
 80135a8:	015a      	lsls	r2, r3, #5
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	4413      	add	r3, r2
 80135ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80135b2:	689b      	ldr	r3, [r3, #8]
 80135b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80135bc:	695b      	ldr	r3, [r3, #20]
 80135be:	68ba      	ldr	r2, [r7, #8]
 80135c0:	4013      	ands	r3, r2
 80135c2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80135c4:	68bb      	ldr	r3, [r7, #8]
}
 80135c6:	4618      	mov	r0, r3
 80135c8:	3714      	adds	r7, #20
 80135ca:	46bd      	mov	sp, r7
 80135cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135d0:	4770      	bx	lr

080135d2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80135d2:	b480      	push	{r7}
 80135d4:	b087      	sub	sp, #28
 80135d6:	af00      	add	r7, sp, #0
 80135d8:	6078      	str	r0, [r7, #4]
 80135da:	460b      	mov	r3, r1
 80135dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80135e2:	697b      	ldr	r3, [r7, #20]
 80135e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80135e8:	691b      	ldr	r3, [r3, #16]
 80135ea:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80135ec:	697b      	ldr	r3, [r7, #20]
 80135ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80135f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80135f4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80135f6:	78fb      	ldrb	r3, [r7, #3]
 80135f8:	f003 030f 	and.w	r3, r3, #15
 80135fc:	68fa      	ldr	r2, [r7, #12]
 80135fe:	fa22 f303 	lsr.w	r3, r2, r3
 8013602:	01db      	lsls	r3, r3, #7
 8013604:	b2db      	uxtb	r3, r3
 8013606:	693a      	ldr	r2, [r7, #16]
 8013608:	4313      	orrs	r3, r2
 801360a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801360c:	78fb      	ldrb	r3, [r7, #3]
 801360e:	015a      	lsls	r2, r3, #5
 8013610:	697b      	ldr	r3, [r7, #20]
 8013612:	4413      	add	r3, r2
 8013614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013618:	689b      	ldr	r3, [r3, #8]
 801361a:	693a      	ldr	r2, [r7, #16]
 801361c:	4013      	ands	r3, r2
 801361e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013620:	68bb      	ldr	r3, [r7, #8]
}
 8013622:	4618      	mov	r0, r3
 8013624:	371c      	adds	r7, #28
 8013626:	46bd      	mov	sp, r7
 8013628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801362c:	4770      	bx	lr

0801362e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 801362e:	b480      	push	{r7}
 8013630:	b083      	sub	sp, #12
 8013632:	af00      	add	r7, sp, #0
 8013634:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	695b      	ldr	r3, [r3, #20]
 801363a:	f003 0301 	and.w	r3, r3, #1
}
 801363e:	4618      	mov	r0, r3
 8013640:	370c      	adds	r7, #12
 8013642:	46bd      	mov	sp, r7
 8013644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013648:	4770      	bx	lr

0801364a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 801364a:	b480      	push	{r7}
 801364c:	b085      	sub	sp, #20
 801364e:	af00      	add	r7, sp, #0
 8013650:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	68fa      	ldr	r2, [r7, #12]
 8013660:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013664:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8013668:	f023 0307 	bic.w	r3, r3, #7
 801366c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013674:	685b      	ldr	r3, [r3, #4]
 8013676:	68fa      	ldr	r2, [r7, #12]
 8013678:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801367c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013680:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013682:	2300      	movs	r3, #0
}
 8013684:	4618      	mov	r0, r3
 8013686:	3714      	adds	r7, #20
 8013688:	46bd      	mov	sp, r7
 801368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801368e:	4770      	bx	lr

08013690 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8013690:	b480      	push	{r7}
 8013692:	b085      	sub	sp, #20
 8013694:	af00      	add	r7, sp, #0
 8013696:	6078      	str	r0, [r7, #4]
 8013698:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	333c      	adds	r3, #60	; 0x3c
 80136a2:	3304      	adds	r3, #4
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80136a8:	68bb      	ldr	r3, [r7, #8]
 80136aa:	4a1c      	ldr	r2, [pc, #112]	; (801371c <USB_EP0_OutStart+0x8c>)
 80136ac:	4293      	cmp	r3, r2
 80136ae:	d90a      	bls.n	80136c6 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80136b0:	68fb      	ldr	r3, [r7, #12]
 80136b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80136bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80136c0:	d101      	bne.n	80136c6 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80136c2:	2300      	movs	r3, #0
 80136c4:	e024      	b.n	8013710 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80136cc:	461a      	mov	r2, r3
 80136ce:	2300      	movs	r3, #0
 80136d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80136d8:	691b      	ldr	r3, [r3, #16]
 80136da:	68fa      	ldr	r2, [r7, #12]
 80136dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80136e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80136e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80136e6:	68fb      	ldr	r3, [r7, #12]
 80136e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80136ec:	691b      	ldr	r3, [r3, #16]
 80136ee:	68fa      	ldr	r2, [r7, #12]
 80136f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80136f4:	f043 0318 	orr.w	r3, r3, #24
 80136f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013700:	691b      	ldr	r3, [r3, #16]
 8013702:	68fa      	ldr	r2, [r7, #12]
 8013704:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013708:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801370c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 801370e:	2300      	movs	r3, #0
}
 8013710:	4618      	mov	r0, r3
 8013712:	3714      	adds	r7, #20
 8013714:	46bd      	mov	sp, r7
 8013716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801371a:	4770      	bx	lr
 801371c:	4f54300a 	.word	0x4f54300a

08013720 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8013720:	b480      	push	{r7}
 8013722:	b085      	sub	sp, #20
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013728:	2300      	movs	r3, #0
 801372a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	3301      	adds	r3, #1
 8013730:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	4a13      	ldr	r2, [pc, #76]	; (8013784 <USB_CoreReset+0x64>)
 8013736:	4293      	cmp	r3, r2
 8013738:	d901      	bls.n	801373e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801373a:	2303      	movs	r3, #3
 801373c:	e01b      	b.n	8013776 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	691b      	ldr	r3, [r3, #16]
 8013742:	2b00      	cmp	r3, #0
 8013744:	daf2      	bge.n	801372c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8013746:	2300      	movs	r3, #0
 8013748:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	691b      	ldr	r3, [r3, #16]
 801374e:	f043 0201 	orr.w	r2, r3, #1
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	3301      	adds	r3, #1
 801375a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	4a09      	ldr	r2, [pc, #36]	; (8013784 <USB_CoreReset+0x64>)
 8013760:	4293      	cmp	r3, r2
 8013762:	d901      	bls.n	8013768 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8013764:	2303      	movs	r3, #3
 8013766:	e006      	b.n	8013776 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	691b      	ldr	r3, [r3, #16]
 801376c:	f003 0301 	and.w	r3, r3, #1
 8013770:	2b01      	cmp	r3, #1
 8013772:	d0f0      	beq.n	8013756 <USB_CoreReset+0x36>

  return HAL_OK;
 8013774:	2300      	movs	r3, #0
}
 8013776:	4618      	mov	r0, r3
 8013778:	3714      	adds	r7, #20
 801377a:	46bd      	mov	sp, r7
 801377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013780:	4770      	bx	lr
 8013782:	bf00      	nop
 8013784:	00030d40 	.word	0x00030d40

08013788 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8013788:	b580      	push	{r7, lr}
 801378a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 801378c:	4904      	ldr	r1, [pc, #16]	; (80137a0 <MX_FATFS_Init+0x18>)
 801378e:	4805      	ldr	r0, [pc, #20]	; (80137a4 <MX_FATFS_Init+0x1c>)
 8013790:	f004 fd46 	bl	8018220 <FATFS_LinkDriver>
 8013794:	4603      	mov	r3, r0
 8013796:	461a      	mov	r2, r3
 8013798:	4b03      	ldr	r3, [pc, #12]	; (80137a8 <MX_FATFS_Init+0x20>)
 801379a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801379c:	bf00      	nop
 801379e:	bd80      	pop	{r7, pc}
 80137a0:	20000f94 	.word	0x20000f94
 80137a4:	0801c160 	.word	0x0801c160
 80137a8:	20000f90 	.word	0x20000f90

080137ac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80137ac:	b480      	push	{r7}
 80137ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80137b0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80137b2:	4618      	mov	r0, r3
 80137b4:	46bd      	mov	sp, r7
 80137b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ba:	4770      	bx	lr

080137bc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b082      	sub	sp, #8
 80137c0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80137c2:	2300      	movs	r3, #0
 80137c4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80137c6:	f000 f879 	bl	80138bc <BSP_SD_IsDetected>
 80137ca:	4603      	mov	r3, r0
 80137cc:	2b01      	cmp	r3, #1
 80137ce:	d001      	beq.n	80137d4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80137d0:	2302      	movs	r3, #2
 80137d2:	e012      	b.n	80137fa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80137d4:	480b      	ldr	r0, [pc, #44]	; (8013804 <BSP_SD_Init+0x48>)
 80137d6:	f7f9 f8cf 	bl	800c978 <HAL_SD_Init>
 80137da:	4603      	mov	r3, r0
 80137dc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80137de:	79fb      	ldrb	r3, [r7, #7]
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d109      	bne.n	80137f8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80137e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80137e8:	4806      	ldr	r0, [pc, #24]	; (8013804 <BSP_SD_Init+0x48>)
 80137ea:	f7f9 ff9b 	bl	800d724 <HAL_SD_ConfigWideBusOperation>
 80137ee:	4603      	mov	r3, r0
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d001      	beq.n	80137f8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80137f4:	2301      	movs	r3, #1
 80137f6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80137f8:	79fb      	ldrb	r3, [r7, #7]
}
 80137fa:	4618      	mov	r0, r3
 80137fc:	3708      	adds	r7, #8
 80137fe:	46bd      	mov	sp, r7
 8013800:	bd80      	pop	{r7, pc}
 8013802:	bf00      	nop
 8013804:	2000062c 	.word	0x2000062c

08013808 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8013808:	b580      	push	{r7, lr}
 801380a:	b088      	sub	sp, #32
 801380c:	af02      	add	r7, sp, #8
 801380e:	60f8      	str	r0, [r7, #12]
 8013810:	60b9      	str	r1, [r7, #8]
 8013812:	607a      	str	r2, [r7, #4]
 8013814:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8013816:	2300      	movs	r3, #0
 8013818:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 801381a:	683b      	ldr	r3, [r7, #0]
 801381c:	9300      	str	r3, [sp, #0]
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	68ba      	ldr	r2, [r7, #8]
 8013822:	68f9      	ldr	r1, [r7, #12]
 8013824:	4806      	ldr	r0, [pc, #24]	; (8013840 <BSP_SD_ReadBlocks+0x38>)
 8013826:	f7f9 f9cf 	bl	800cbc8 <HAL_SD_ReadBlocks>
 801382a:	4603      	mov	r3, r0
 801382c:	2b00      	cmp	r3, #0
 801382e:	d001      	beq.n	8013834 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8013830:	2301      	movs	r3, #1
 8013832:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013834:	7dfb      	ldrb	r3, [r7, #23]
}
 8013836:	4618      	mov	r0, r3
 8013838:	3718      	adds	r7, #24
 801383a:	46bd      	mov	sp, r7
 801383c:	bd80      	pop	{r7, pc}
 801383e:	bf00      	nop
 8013840:	2000062c 	.word	0x2000062c

08013844 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8013844:	b580      	push	{r7, lr}
 8013846:	b088      	sub	sp, #32
 8013848:	af02      	add	r7, sp, #8
 801384a:	60f8      	str	r0, [r7, #12]
 801384c:	60b9      	str	r1, [r7, #8]
 801384e:	607a      	str	r2, [r7, #4]
 8013850:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8013852:	2300      	movs	r3, #0
 8013854:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8013856:	683b      	ldr	r3, [r7, #0]
 8013858:	9300      	str	r3, [sp, #0]
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	68ba      	ldr	r2, [r7, #8]
 801385e:	68f9      	ldr	r1, [r7, #12]
 8013860:	4806      	ldr	r0, [pc, #24]	; (801387c <BSP_SD_WriteBlocks+0x38>)
 8013862:	f7f9 fb43 	bl	800ceec <HAL_SD_WriteBlocks>
 8013866:	4603      	mov	r3, r0
 8013868:	2b00      	cmp	r3, #0
 801386a:	d001      	beq.n	8013870 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 801386c:	2301      	movs	r3, #1
 801386e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013870:	7dfb      	ldrb	r3, [r7, #23]
}
 8013872:	4618      	mov	r0, r3
 8013874:	3718      	adds	r7, #24
 8013876:	46bd      	mov	sp, r7
 8013878:	bd80      	pop	{r7, pc}
 801387a:	bf00      	nop
 801387c:	2000062c 	.word	0x2000062c

08013880 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8013880:	b580      	push	{r7, lr}
 8013882:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8013884:	4805      	ldr	r0, [pc, #20]	; (801389c <BSP_SD_GetCardState+0x1c>)
 8013886:	f7fa f861 	bl	800d94c <HAL_SD_GetCardState>
 801388a:	4603      	mov	r3, r0
 801388c:	2b04      	cmp	r3, #4
 801388e:	bf14      	ite	ne
 8013890:	2301      	movne	r3, #1
 8013892:	2300      	moveq	r3, #0
 8013894:	b2db      	uxtb	r3, r3
}
 8013896:	4618      	mov	r0, r3
 8013898:	bd80      	pop	{r7, pc}
 801389a:	bf00      	nop
 801389c:	2000062c 	.word	0x2000062c

080138a0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 80138a0:	b580      	push	{r7, lr}
 80138a2:	b082      	sub	sp, #8
 80138a4:	af00      	add	r7, sp, #0
 80138a6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80138a8:	6879      	ldr	r1, [r7, #4]
 80138aa:	4803      	ldr	r0, [pc, #12]	; (80138b8 <BSP_SD_GetCardInfo+0x18>)
 80138ac:	f7f9 ff0e 	bl	800d6cc <HAL_SD_GetCardInfo>
}
 80138b0:	bf00      	nop
 80138b2:	3708      	adds	r7, #8
 80138b4:	46bd      	mov	sp, r7
 80138b6:	bd80      	pop	{r7, pc}
 80138b8:	2000062c 	.word	0x2000062c

080138bc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80138bc:	b580      	push	{r7, lr}
 80138be:	b082      	sub	sp, #8
 80138c0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80138c2:	2301      	movs	r3, #1
 80138c4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80138c6:	f000 f80b 	bl	80138e0 <BSP_PlatformIsDetected>
 80138ca:	4603      	mov	r3, r0
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d101      	bne.n	80138d4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80138d0:	2300      	movs	r3, #0
 80138d2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80138d4:	79fb      	ldrb	r3, [r7, #7]
 80138d6:	b2db      	uxtb	r3, r3
}
 80138d8:	4618      	mov	r0, r3
 80138da:	3708      	adds	r7, #8
 80138dc:	46bd      	mov	sp, r7
 80138de:	bd80      	pop	{r7, pc}

080138e0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80138e0:	b580      	push	{r7, lr}
 80138e2:	b082      	sub	sp, #8
 80138e4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80138e6:	2301      	movs	r3, #1
 80138e8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80138ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80138ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80138f2:	f7f3 ff59 	bl	80077a8 <HAL_GPIO_ReadPin>
 80138f6:	4603      	mov	r3, r0
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d001      	beq.n	8013900 <BSP_PlatformIsDetected+0x20>
    {
        status = SD_NOT_PRESENT;
 80138fc:	2300      	movs	r3, #0
 80138fe:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8013900:	79fb      	ldrb	r3, [r7, #7]
}
 8013902:	4618      	mov	r0, r3
 8013904:	3708      	adds	r7, #8
 8013906:	46bd      	mov	sp, r7
 8013908:	bd80      	pop	{r7, pc}
	...

0801390c <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 801390c:	b580      	push	{r7, lr}
 801390e:	b082      	sub	sp, #8
 8013910:	af00      	add	r7, sp, #0
 8013912:	4603      	mov	r3, r0
 8013914:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8013916:	4b0b      	ldr	r3, [pc, #44]	; (8013944 <SD_CheckStatus+0x38>)
 8013918:	2201      	movs	r2, #1
 801391a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 801391c:	f7ff ffb0 	bl	8013880 <BSP_SD_GetCardState>
 8013920:	4603      	mov	r3, r0
 8013922:	2b00      	cmp	r3, #0
 8013924:	d107      	bne.n	8013936 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8013926:	4b07      	ldr	r3, [pc, #28]	; (8013944 <SD_CheckStatus+0x38>)
 8013928:	781b      	ldrb	r3, [r3, #0]
 801392a:	b2db      	uxtb	r3, r3
 801392c:	f023 0301 	bic.w	r3, r3, #1
 8013930:	b2da      	uxtb	r2, r3
 8013932:	4b04      	ldr	r3, [pc, #16]	; (8013944 <SD_CheckStatus+0x38>)
 8013934:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8013936:	4b03      	ldr	r3, [pc, #12]	; (8013944 <SD_CheckStatus+0x38>)
 8013938:	781b      	ldrb	r3, [r3, #0]
 801393a:	b2db      	uxtb	r3, r3
}
 801393c:	4618      	mov	r0, r3
 801393e:	3708      	adds	r7, #8
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}
 8013944:	20000019 	.word	0x20000019

08013948 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8013948:	b580      	push	{r7, lr}
 801394a:	b082      	sub	sp, #8
 801394c:	af00      	add	r7, sp, #0
 801394e:	4603      	mov	r3, r0
 8013950:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8013952:	4b0b      	ldr	r3, [pc, #44]	; (8013980 <SD_initialize+0x38>)
 8013954:	2201      	movs	r2, #1
 8013956:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8013958:	f7ff ff30 	bl	80137bc <BSP_SD_Init>
 801395c:	4603      	mov	r3, r0
 801395e:	2b00      	cmp	r3, #0
 8013960:	d107      	bne.n	8013972 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8013962:	79fb      	ldrb	r3, [r7, #7]
 8013964:	4618      	mov	r0, r3
 8013966:	f7ff ffd1 	bl	801390c <SD_CheckStatus>
 801396a:	4603      	mov	r3, r0
 801396c:	461a      	mov	r2, r3
 801396e:	4b04      	ldr	r3, [pc, #16]	; (8013980 <SD_initialize+0x38>)
 8013970:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8013972:	4b03      	ldr	r3, [pc, #12]	; (8013980 <SD_initialize+0x38>)
 8013974:	781b      	ldrb	r3, [r3, #0]
 8013976:	b2db      	uxtb	r3, r3
}
 8013978:	4618      	mov	r0, r3
 801397a:	3708      	adds	r7, #8
 801397c:	46bd      	mov	sp, r7
 801397e:	bd80      	pop	{r7, pc}
 8013980:	20000019 	.word	0x20000019

08013984 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8013984:	b580      	push	{r7, lr}
 8013986:	b082      	sub	sp, #8
 8013988:	af00      	add	r7, sp, #0
 801398a:	4603      	mov	r3, r0
 801398c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801398e:	79fb      	ldrb	r3, [r7, #7]
 8013990:	4618      	mov	r0, r3
 8013992:	f7ff ffbb 	bl	801390c <SD_CheckStatus>
 8013996:	4603      	mov	r3, r0
}
 8013998:	4618      	mov	r0, r3
 801399a:	3708      	adds	r7, #8
 801399c:	46bd      	mov	sp, r7
 801399e:	bd80      	pop	{r7, pc}

080139a0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80139a0:	b580      	push	{r7, lr}
 80139a2:	b086      	sub	sp, #24
 80139a4:	af00      	add	r7, sp, #0
 80139a6:	60b9      	str	r1, [r7, #8]
 80139a8:	607a      	str	r2, [r7, #4]
 80139aa:	603b      	str	r3, [r7, #0]
 80139ac:	4603      	mov	r3, r0
 80139ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80139b0:	2301      	movs	r3, #1
 80139b2:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 80139b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80139b8:	683a      	ldr	r2, [r7, #0]
 80139ba:	6879      	ldr	r1, [r7, #4]
 80139bc:	68b8      	ldr	r0, [r7, #8]
 80139be:	f7ff ff23 	bl	8013808 <BSP_SD_ReadBlocks>
 80139c2:	4603      	mov	r3, r0
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d107      	bne.n	80139d8 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 80139c8:	bf00      	nop
 80139ca:	f7ff ff59 	bl	8013880 <BSP_SD_GetCardState>
 80139ce:	4603      	mov	r3, r0
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d1fa      	bne.n	80139ca <SD_read+0x2a>
    {
    }
    res = RES_OK;
 80139d4:	2300      	movs	r3, #0
 80139d6:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80139d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80139da:	4618      	mov	r0, r3
 80139dc:	3718      	adds	r7, #24
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}

080139e2 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80139e2:	b580      	push	{r7, lr}
 80139e4:	b086      	sub	sp, #24
 80139e6:	af00      	add	r7, sp, #0
 80139e8:	60b9      	str	r1, [r7, #8]
 80139ea:	607a      	str	r2, [r7, #4]
 80139ec:	603b      	str	r3, [r7, #0]
 80139ee:	4603      	mov	r3, r0
 80139f0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80139f2:	2301      	movs	r3, #1
 80139f4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80139f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80139fa:	683a      	ldr	r2, [r7, #0]
 80139fc:	6879      	ldr	r1, [r7, #4]
 80139fe:	68b8      	ldr	r0, [r7, #8]
 8013a00:	f7ff ff20 	bl	8013844 <BSP_SD_WriteBlocks>
 8013a04:	4603      	mov	r3, r0
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d107      	bne.n	8013a1a <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8013a0a:	bf00      	nop
 8013a0c:	f7ff ff38 	bl	8013880 <BSP_SD_GetCardState>
 8013a10:	4603      	mov	r3, r0
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d1fa      	bne.n	8013a0c <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8013a16:	2300      	movs	r3, #0
 8013a18:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8013a1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a1c:	4618      	mov	r0, r3
 8013a1e:	3718      	adds	r7, #24
 8013a20:	46bd      	mov	sp, r7
 8013a22:	bd80      	pop	{r7, pc}

08013a24 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	b08c      	sub	sp, #48	; 0x30
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	4603      	mov	r3, r0
 8013a2c:	603a      	str	r2, [r7, #0]
 8013a2e:	71fb      	strb	r3, [r7, #7]
 8013a30:	460b      	mov	r3, r1
 8013a32:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8013a34:	2301      	movs	r3, #1
 8013a36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8013a3a:	4b25      	ldr	r3, [pc, #148]	; (8013ad0 <SD_ioctl+0xac>)
 8013a3c:	781b      	ldrb	r3, [r3, #0]
 8013a3e:	b2db      	uxtb	r3, r3
 8013a40:	f003 0301 	and.w	r3, r3, #1
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d001      	beq.n	8013a4c <SD_ioctl+0x28>
 8013a48:	2303      	movs	r3, #3
 8013a4a:	e03c      	b.n	8013ac6 <SD_ioctl+0xa2>

  switch (cmd)
 8013a4c:	79bb      	ldrb	r3, [r7, #6]
 8013a4e:	2b03      	cmp	r3, #3
 8013a50:	d834      	bhi.n	8013abc <SD_ioctl+0x98>
 8013a52:	a201      	add	r2, pc, #4	; (adr r2, 8013a58 <SD_ioctl+0x34>)
 8013a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a58:	08013a69 	.word	0x08013a69
 8013a5c:	08013a71 	.word	0x08013a71
 8013a60:	08013a89 	.word	0x08013a89
 8013a64:	08013aa3 	.word	0x08013aa3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8013a68:	2300      	movs	r3, #0
 8013a6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013a6e:	e028      	b.n	8013ac2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8013a70:	f107 0308 	add.w	r3, r7, #8
 8013a74:	4618      	mov	r0, r3
 8013a76:	f7ff ff13 	bl	80138a0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8013a7a:	6a3a      	ldr	r2, [r7, #32]
 8013a7c:	683b      	ldr	r3, [r7, #0]
 8013a7e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013a80:	2300      	movs	r3, #0
 8013a82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013a86:	e01c      	b.n	8013ac2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8013a88:	f107 0308 	add.w	r3, r7, #8
 8013a8c:	4618      	mov	r0, r3
 8013a8e:	f7ff ff07 	bl	80138a0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8013a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a94:	b29a      	uxth	r2, r3
 8013a96:	683b      	ldr	r3, [r7, #0]
 8013a98:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8013a9a:	2300      	movs	r3, #0
 8013a9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013aa0:	e00f      	b.n	8013ac2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8013aa2:	f107 0308 	add.w	r3, r7, #8
 8013aa6:	4618      	mov	r0, r3
 8013aa8:	f7ff fefa 	bl	80138a0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8013aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013aae:	0a5a      	lsrs	r2, r3, #9
 8013ab0:	683b      	ldr	r3, [r7, #0]
 8013ab2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013ab4:	2300      	movs	r3, #0
 8013ab6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013aba:	e002      	b.n	8013ac2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8013abc:	2304      	movs	r3, #4
 8013abe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8013ac2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8013ac6:	4618      	mov	r0, r3
 8013ac8:	3730      	adds	r7, #48	; 0x30
 8013aca:	46bd      	mov	sp, r7
 8013acc:	bd80      	pop	{r7, pc}
 8013ace:	bf00      	nop
 8013ad0:	20000019 	.word	0x20000019

08013ad4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b084      	sub	sp, #16
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]
 8013adc:	460b      	mov	r3, r1
 8013ade:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8013ae0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8013ae4:	f005 f988 	bl	8018df8 <USBD_static_malloc>
 8013ae8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d105      	bne.n	8013afc <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	2200      	movs	r2, #0
 8013af4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8013af8:	2302      	movs	r3, #2
 8013afa:	e066      	b.n	8013bca <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	68fa      	ldr	r2, [r7, #12]
 8013b00:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	7c1b      	ldrb	r3, [r3, #16]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d119      	bne.n	8013b40 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8013b0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013b10:	2202      	movs	r2, #2
 8013b12:	2181      	movs	r1, #129	; 0x81
 8013b14:	6878      	ldr	r0, [r7, #4]
 8013b16:	f004 ffa9 	bl	8018a6c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013b1a:	687b      	ldr	r3, [r7, #4]
 8013b1c:	2201      	movs	r2, #1
 8013b1e:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013b20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013b24:	2202      	movs	r2, #2
 8013b26:	2101      	movs	r1, #1
 8013b28:	6878      	ldr	r0, [r7, #4]
 8013b2a:	f004 ff9f 	bl	8018a6c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	2201      	movs	r2, #1
 8013b32:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	2210      	movs	r2, #16
 8013b3a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8013b3e:	e016      	b.n	8013b6e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8013b40:	2340      	movs	r3, #64	; 0x40
 8013b42:	2202      	movs	r2, #2
 8013b44:	2181      	movs	r1, #129	; 0x81
 8013b46:	6878      	ldr	r0, [r7, #4]
 8013b48:	f004 ff90 	bl	8018a6c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	2201      	movs	r2, #1
 8013b50:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013b52:	2340      	movs	r3, #64	; 0x40
 8013b54:	2202      	movs	r2, #2
 8013b56:	2101      	movs	r1, #1
 8013b58:	6878      	ldr	r0, [r7, #4]
 8013b5a:	f004 ff87 	bl	8018a6c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	2201      	movs	r2, #1
 8013b62:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	2210      	movs	r2, #16
 8013b6a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013b6e:	2308      	movs	r3, #8
 8013b70:	2203      	movs	r2, #3
 8013b72:	2182      	movs	r1, #130	; 0x82
 8013b74:	6878      	ldr	r0, [r7, #4]
 8013b76:	f004 ff79 	bl	8018a6c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	2201      	movs	r2, #1
 8013b7e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	2200      	movs	r2, #0
 8013b90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8013b94:	68fb      	ldr	r3, [r7, #12]
 8013b96:	2200      	movs	r2, #0
 8013b98:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	7c1b      	ldrb	r3, [r3, #16]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d109      	bne.n	8013bb8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013baa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013bae:	2101      	movs	r1, #1
 8013bb0:	6878      	ldr	r0, [r7, #4]
 8013bb2:	f005 f8d5 	bl	8018d60 <USBD_LL_PrepareReceive>
 8013bb6:	e007      	b.n	8013bc8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013bbe:	2340      	movs	r3, #64	; 0x40
 8013bc0:	2101      	movs	r1, #1
 8013bc2:	6878      	ldr	r0, [r7, #4]
 8013bc4:	f005 f8cc 	bl	8018d60 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8013bc8:	2300      	movs	r3, #0
}
 8013bca:	4618      	mov	r0, r3
 8013bcc:	3710      	adds	r7, #16
 8013bce:	46bd      	mov	sp, r7
 8013bd0:	bd80      	pop	{r7, pc}

08013bd2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013bd2:	b580      	push	{r7, lr}
 8013bd4:	b082      	sub	sp, #8
 8013bd6:	af00      	add	r7, sp, #0
 8013bd8:	6078      	str	r0, [r7, #4]
 8013bda:	460b      	mov	r3, r1
 8013bdc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8013bde:	2181      	movs	r1, #129	; 0x81
 8013be0:	6878      	ldr	r0, [r7, #4]
 8013be2:	f004 ff81 	bl	8018ae8 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	2200      	movs	r2, #0
 8013bea:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8013bec:	2101      	movs	r1, #1
 8013bee:	6878      	ldr	r0, [r7, #4]
 8013bf0:	f004 ff7a 	bl	8018ae8 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	2200      	movs	r2, #0
 8013bf8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8013bfc:	2182      	movs	r1, #130	; 0x82
 8013bfe:	6878      	ldr	r0, [r7, #4]
 8013c00:	f004 ff72 	bl	8018ae8 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	2200      	movs	r2, #0
 8013c08:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	2200      	movs	r2, #0
 8013c10:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d00e      	beq.n	8013c3c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013c24:	685b      	ldr	r3, [r3, #4]
 8013c26:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013c2e:	4618      	mov	r0, r3
 8013c30:	f005 f8f0 	bl	8018e14 <USBD_static_free>
    pdev->pClassData = NULL;
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	2200      	movs	r2, #0
 8013c38:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8013c3c:	2300      	movs	r3, #0
}
 8013c3e:	4618      	mov	r0, r3
 8013c40:	3708      	adds	r7, #8
 8013c42:	46bd      	mov	sp, r7
 8013c44:	bd80      	pop	{r7, pc}
	...

08013c48 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	b086      	sub	sp, #24
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	6078      	str	r0, [r7, #4]
 8013c50:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013c58:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8013c5a:	2300      	movs	r3, #0
 8013c5c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8013c5e:	2300      	movs	r3, #0
 8013c60:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013c62:	2300      	movs	r3, #0
 8013c64:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8013c66:	693b      	ldr	r3, [r7, #16]
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d101      	bne.n	8013c70 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8013c6c:	2303      	movs	r3, #3
 8013c6e:	e0af      	b.n	8013dd0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013c70:	683b      	ldr	r3, [r7, #0]
 8013c72:	781b      	ldrb	r3, [r3, #0]
 8013c74:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d03f      	beq.n	8013cfc <USBD_CDC_Setup+0xb4>
 8013c7c:	2b20      	cmp	r3, #32
 8013c7e:	f040 809f 	bne.w	8013dc0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013c82:	683b      	ldr	r3, [r7, #0]
 8013c84:	88db      	ldrh	r3, [r3, #6]
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d02e      	beq.n	8013ce8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8013c8a:	683b      	ldr	r3, [r7, #0]
 8013c8c:	781b      	ldrb	r3, [r3, #0]
 8013c8e:	b25b      	sxtb	r3, r3
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	da16      	bge.n	8013cc2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013c9a:	689b      	ldr	r3, [r3, #8]
 8013c9c:	683a      	ldr	r2, [r7, #0]
 8013c9e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8013ca0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013ca2:	683a      	ldr	r2, [r7, #0]
 8013ca4:	88d2      	ldrh	r2, [r2, #6]
 8013ca6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8013ca8:	683b      	ldr	r3, [r7, #0]
 8013caa:	88db      	ldrh	r3, [r3, #6]
 8013cac:	2b07      	cmp	r3, #7
 8013cae:	bf28      	it	cs
 8013cb0:	2307      	movcs	r3, #7
 8013cb2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013cb4:	693b      	ldr	r3, [r7, #16]
 8013cb6:	89fa      	ldrh	r2, [r7, #14]
 8013cb8:	4619      	mov	r1, r3
 8013cba:	6878      	ldr	r0, [r7, #4]
 8013cbc:	f001 fb19 	bl	80152f2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8013cc0:	e085      	b.n	8013dce <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8013cc2:	683b      	ldr	r3, [r7, #0]
 8013cc4:	785a      	ldrb	r2, [r3, #1]
 8013cc6:	693b      	ldr	r3, [r7, #16]
 8013cc8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8013ccc:	683b      	ldr	r3, [r7, #0]
 8013cce:	88db      	ldrh	r3, [r3, #6]
 8013cd0:	b2da      	uxtb	r2, r3
 8013cd2:	693b      	ldr	r3, [r7, #16]
 8013cd4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8013cd8:	6939      	ldr	r1, [r7, #16]
 8013cda:	683b      	ldr	r3, [r7, #0]
 8013cdc:	88db      	ldrh	r3, [r3, #6]
 8013cde:	461a      	mov	r2, r3
 8013ce0:	6878      	ldr	r0, [r7, #4]
 8013ce2:	f001 fb32 	bl	801534a <USBD_CtlPrepareRx>
      break;
 8013ce6:	e072      	b.n	8013dce <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013cee:	689b      	ldr	r3, [r3, #8]
 8013cf0:	683a      	ldr	r2, [r7, #0]
 8013cf2:	7850      	ldrb	r0, [r2, #1]
 8013cf4:	2200      	movs	r2, #0
 8013cf6:	6839      	ldr	r1, [r7, #0]
 8013cf8:	4798      	blx	r3
      break;
 8013cfa:	e068      	b.n	8013dce <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013cfc:	683b      	ldr	r3, [r7, #0]
 8013cfe:	785b      	ldrb	r3, [r3, #1]
 8013d00:	2b0b      	cmp	r3, #11
 8013d02:	d852      	bhi.n	8013daa <USBD_CDC_Setup+0x162>
 8013d04:	a201      	add	r2, pc, #4	; (adr r2, 8013d0c <USBD_CDC_Setup+0xc4>)
 8013d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d0a:	bf00      	nop
 8013d0c:	08013d3d 	.word	0x08013d3d
 8013d10:	08013db9 	.word	0x08013db9
 8013d14:	08013dab 	.word	0x08013dab
 8013d18:	08013dab 	.word	0x08013dab
 8013d1c:	08013dab 	.word	0x08013dab
 8013d20:	08013dab 	.word	0x08013dab
 8013d24:	08013dab 	.word	0x08013dab
 8013d28:	08013dab 	.word	0x08013dab
 8013d2c:	08013dab 	.word	0x08013dab
 8013d30:	08013dab 	.word	0x08013dab
 8013d34:	08013d67 	.word	0x08013d67
 8013d38:	08013d91 	.word	0x08013d91
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013d42:	b2db      	uxtb	r3, r3
 8013d44:	2b03      	cmp	r3, #3
 8013d46:	d107      	bne.n	8013d58 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8013d48:	f107 030a 	add.w	r3, r7, #10
 8013d4c:	2202      	movs	r2, #2
 8013d4e:	4619      	mov	r1, r3
 8013d50:	6878      	ldr	r0, [r7, #4]
 8013d52:	f001 face 	bl	80152f2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013d56:	e032      	b.n	8013dbe <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013d58:	6839      	ldr	r1, [r7, #0]
 8013d5a:	6878      	ldr	r0, [r7, #4]
 8013d5c:	f001 fa58 	bl	8015210 <USBD_CtlError>
            ret = USBD_FAIL;
 8013d60:	2303      	movs	r3, #3
 8013d62:	75fb      	strb	r3, [r7, #23]
          break;
 8013d64:	e02b      	b.n	8013dbe <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013d6c:	b2db      	uxtb	r3, r3
 8013d6e:	2b03      	cmp	r3, #3
 8013d70:	d107      	bne.n	8013d82 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013d72:	f107 030d 	add.w	r3, r7, #13
 8013d76:	2201      	movs	r2, #1
 8013d78:	4619      	mov	r1, r3
 8013d7a:	6878      	ldr	r0, [r7, #4]
 8013d7c:	f001 fab9 	bl	80152f2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013d80:	e01d      	b.n	8013dbe <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013d82:	6839      	ldr	r1, [r7, #0]
 8013d84:	6878      	ldr	r0, [r7, #4]
 8013d86:	f001 fa43 	bl	8015210 <USBD_CtlError>
            ret = USBD_FAIL;
 8013d8a:	2303      	movs	r3, #3
 8013d8c:	75fb      	strb	r3, [r7, #23]
          break;
 8013d8e:	e016      	b.n	8013dbe <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013d96:	b2db      	uxtb	r3, r3
 8013d98:	2b03      	cmp	r3, #3
 8013d9a:	d00f      	beq.n	8013dbc <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8013d9c:	6839      	ldr	r1, [r7, #0]
 8013d9e:	6878      	ldr	r0, [r7, #4]
 8013da0:	f001 fa36 	bl	8015210 <USBD_CtlError>
            ret = USBD_FAIL;
 8013da4:	2303      	movs	r3, #3
 8013da6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013da8:	e008      	b.n	8013dbc <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8013daa:	6839      	ldr	r1, [r7, #0]
 8013dac:	6878      	ldr	r0, [r7, #4]
 8013dae:	f001 fa2f 	bl	8015210 <USBD_CtlError>
          ret = USBD_FAIL;
 8013db2:	2303      	movs	r3, #3
 8013db4:	75fb      	strb	r3, [r7, #23]
          break;
 8013db6:	e002      	b.n	8013dbe <USBD_CDC_Setup+0x176>
          break;
 8013db8:	bf00      	nop
 8013dba:	e008      	b.n	8013dce <USBD_CDC_Setup+0x186>
          break;
 8013dbc:	bf00      	nop
      }
      break;
 8013dbe:	e006      	b.n	8013dce <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8013dc0:	6839      	ldr	r1, [r7, #0]
 8013dc2:	6878      	ldr	r0, [r7, #4]
 8013dc4:	f001 fa24 	bl	8015210 <USBD_CtlError>
      ret = USBD_FAIL;
 8013dc8:	2303      	movs	r3, #3
 8013dca:	75fb      	strb	r3, [r7, #23]
      break;
 8013dcc:	bf00      	nop
  }

  return (uint8_t)ret;
 8013dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8013dd0:	4618      	mov	r0, r3
 8013dd2:	3718      	adds	r7, #24
 8013dd4:	46bd      	mov	sp, r7
 8013dd6:	bd80      	pop	{r7, pc}

08013dd8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013dd8:	b580      	push	{r7, lr}
 8013dda:	b084      	sub	sp, #16
 8013ddc:	af00      	add	r7, sp, #0
 8013dde:	6078      	str	r0, [r7, #4]
 8013de0:	460b      	mov	r3, r1
 8013de2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013dea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d101      	bne.n	8013dfa <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013df6:	2303      	movs	r3, #3
 8013df8:	e04f      	b.n	8013e9a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013e00:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013e02:	78fa      	ldrb	r2, [r7, #3]
 8013e04:	6879      	ldr	r1, [r7, #4]
 8013e06:	4613      	mov	r3, r2
 8013e08:	009b      	lsls	r3, r3, #2
 8013e0a:	4413      	add	r3, r2
 8013e0c:	009b      	lsls	r3, r3, #2
 8013e0e:	440b      	add	r3, r1
 8013e10:	3318      	adds	r3, #24
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d029      	beq.n	8013e6c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8013e18:	78fa      	ldrb	r2, [r7, #3]
 8013e1a:	6879      	ldr	r1, [r7, #4]
 8013e1c:	4613      	mov	r3, r2
 8013e1e:	009b      	lsls	r3, r3, #2
 8013e20:	4413      	add	r3, r2
 8013e22:	009b      	lsls	r3, r3, #2
 8013e24:	440b      	add	r3, r1
 8013e26:	3318      	adds	r3, #24
 8013e28:	681a      	ldr	r2, [r3, #0]
 8013e2a:	78f9      	ldrb	r1, [r7, #3]
 8013e2c:	68f8      	ldr	r0, [r7, #12]
 8013e2e:	460b      	mov	r3, r1
 8013e30:	00db      	lsls	r3, r3, #3
 8013e32:	440b      	add	r3, r1
 8013e34:	009b      	lsls	r3, r3, #2
 8013e36:	4403      	add	r3, r0
 8013e38:	3348      	adds	r3, #72	; 0x48
 8013e3a:	681b      	ldr	r3, [r3, #0]
 8013e3c:	fbb2 f1f3 	udiv	r1, r2, r3
 8013e40:	fb01 f303 	mul.w	r3, r1, r3
 8013e44:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d110      	bne.n	8013e6c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8013e4a:	78fa      	ldrb	r2, [r7, #3]
 8013e4c:	6879      	ldr	r1, [r7, #4]
 8013e4e:	4613      	mov	r3, r2
 8013e50:	009b      	lsls	r3, r3, #2
 8013e52:	4413      	add	r3, r2
 8013e54:	009b      	lsls	r3, r3, #2
 8013e56:	440b      	add	r3, r1
 8013e58:	3318      	adds	r3, #24
 8013e5a:	2200      	movs	r2, #0
 8013e5c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8013e5e:	78f9      	ldrb	r1, [r7, #3]
 8013e60:	2300      	movs	r3, #0
 8013e62:	2200      	movs	r2, #0
 8013e64:	6878      	ldr	r0, [r7, #4]
 8013e66:	f004 ff43 	bl	8018cf0 <USBD_LL_Transmit>
 8013e6a:	e015      	b.n	8013e98 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8013e6c:	68bb      	ldr	r3, [r7, #8]
 8013e6e:	2200      	movs	r2, #0
 8013e70:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013e7a:	691b      	ldr	r3, [r3, #16]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d00b      	beq.n	8013e98 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013e86:	691b      	ldr	r3, [r3, #16]
 8013e88:	68ba      	ldr	r2, [r7, #8]
 8013e8a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8013e8e:	68ba      	ldr	r2, [r7, #8]
 8013e90:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8013e94:	78fa      	ldrb	r2, [r7, #3]
 8013e96:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8013e98:	2300      	movs	r3, #0
}
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	3710      	adds	r7, #16
 8013e9e:	46bd      	mov	sp, r7
 8013ea0:	bd80      	pop	{r7, pc}

08013ea2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013ea2:	b580      	push	{r7, lr}
 8013ea4:	b084      	sub	sp, #16
 8013ea6:	af00      	add	r7, sp, #0
 8013ea8:	6078      	str	r0, [r7, #4]
 8013eaa:	460b      	mov	r3, r1
 8013eac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013eb4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d101      	bne.n	8013ec4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013ec0:	2303      	movs	r3, #3
 8013ec2:	e015      	b.n	8013ef0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013ec4:	78fb      	ldrb	r3, [r7, #3]
 8013ec6:	4619      	mov	r1, r3
 8013ec8:	6878      	ldr	r0, [r7, #4]
 8013eca:	f004 ff81 	bl	8018dd0 <USBD_LL_GetRxDataSize>
 8013ece:	4602      	mov	r2, r0
 8013ed0:	68fb      	ldr	r3, [r7, #12]
 8013ed2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013edc:	68db      	ldr	r3, [r3, #12]
 8013ede:	68fa      	ldr	r2, [r7, #12]
 8013ee0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8013ee4:	68fa      	ldr	r2, [r7, #12]
 8013ee6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8013eea:	4611      	mov	r1, r2
 8013eec:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8013eee:	2300      	movs	r3, #0
}
 8013ef0:	4618      	mov	r0, r3
 8013ef2:	3710      	adds	r7, #16
 8013ef4:	46bd      	mov	sp, r7
 8013ef6:	bd80      	pop	{r7, pc}

08013ef8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013ef8:	b580      	push	{r7, lr}
 8013efa:	b084      	sub	sp, #16
 8013efc:	af00      	add	r7, sp, #0
 8013efe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013f06:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d101      	bne.n	8013f12 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8013f0e:	2303      	movs	r3, #3
 8013f10:	e01b      	b.n	8013f4a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d015      	beq.n	8013f48 <USBD_CDC_EP0_RxReady+0x50>
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8013f22:	2bff      	cmp	r3, #255	; 0xff
 8013f24:	d010      	beq.n	8013f48 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013f2c:	689b      	ldr	r3, [r3, #8]
 8013f2e:	68fa      	ldr	r2, [r7, #12]
 8013f30:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8013f34:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8013f36:	68fa      	ldr	r2, [r7, #12]
 8013f38:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013f3c:	b292      	uxth	r2, r2
 8013f3e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8013f40:	68fb      	ldr	r3, [r7, #12]
 8013f42:	22ff      	movs	r2, #255	; 0xff
 8013f44:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8013f48:	2300      	movs	r3, #0
}
 8013f4a:	4618      	mov	r0, r3
 8013f4c:	3710      	adds	r7, #16
 8013f4e:	46bd      	mov	sp, r7
 8013f50:	bd80      	pop	{r7, pc}
	...

08013f54 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8013f54:	b480      	push	{r7}
 8013f56:	b083      	sub	sp, #12
 8013f58:	af00      	add	r7, sp, #0
 8013f5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	2243      	movs	r2, #67	; 0x43
 8013f60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8013f62:	4b03      	ldr	r3, [pc, #12]	; (8013f70 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8013f64:	4618      	mov	r0, r3
 8013f66:	370c      	adds	r7, #12
 8013f68:	46bd      	mov	sp, r7
 8013f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f6e:	4770      	bx	lr
 8013f70:	200000a4 	.word	0x200000a4

08013f74 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8013f74:	b480      	push	{r7}
 8013f76:	b083      	sub	sp, #12
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	2243      	movs	r2, #67	; 0x43
 8013f80:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8013f82:	4b03      	ldr	r3, [pc, #12]	; (8013f90 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8013f84:	4618      	mov	r0, r3
 8013f86:	370c      	adds	r7, #12
 8013f88:	46bd      	mov	sp, r7
 8013f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f8e:	4770      	bx	lr
 8013f90:	20000060 	.word	0x20000060

08013f94 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013f94:	b480      	push	{r7}
 8013f96:	b083      	sub	sp, #12
 8013f98:	af00      	add	r7, sp, #0
 8013f9a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	2243      	movs	r2, #67	; 0x43
 8013fa0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8013fa2:	4b03      	ldr	r3, [pc, #12]	; (8013fb0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8013fa4:	4618      	mov	r0, r3
 8013fa6:	370c      	adds	r7, #12
 8013fa8:	46bd      	mov	sp, r7
 8013faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fae:	4770      	bx	lr
 8013fb0:	200000e8 	.word	0x200000e8

08013fb4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8013fb4:	b480      	push	{r7}
 8013fb6:	b083      	sub	sp, #12
 8013fb8:	af00      	add	r7, sp, #0
 8013fba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	220a      	movs	r2, #10
 8013fc0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8013fc2:	4b03      	ldr	r3, [pc, #12]	; (8013fd0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	370c      	adds	r7, #12
 8013fc8:	46bd      	mov	sp, r7
 8013fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fce:	4770      	bx	lr
 8013fd0:	2000001c 	.word	0x2000001c

08013fd4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8013fd4:	b480      	push	{r7}
 8013fd6:	b083      	sub	sp, #12
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	6078      	str	r0, [r7, #4]
 8013fdc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8013fde:	683b      	ldr	r3, [r7, #0]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d101      	bne.n	8013fe8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8013fe4:	2303      	movs	r3, #3
 8013fe6:	e004      	b.n	8013ff2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	683a      	ldr	r2, [r7, #0]
 8013fec:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8013ff0:	2300      	movs	r3, #0
}
 8013ff2:	4618      	mov	r0, r3
 8013ff4:	370c      	adds	r7, #12
 8013ff6:	46bd      	mov	sp, r7
 8013ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ffc:	4770      	bx	lr

08013ffe <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8013ffe:	b480      	push	{r7}
 8014000:	b087      	sub	sp, #28
 8014002:	af00      	add	r7, sp, #0
 8014004:	60f8      	str	r0, [r7, #12]
 8014006:	60b9      	str	r1, [r7, #8]
 8014008:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801400a:	68fb      	ldr	r3, [r7, #12]
 801400c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014010:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8014012:	697b      	ldr	r3, [r7, #20]
 8014014:	2b00      	cmp	r3, #0
 8014016:	d101      	bne.n	801401c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8014018:	2303      	movs	r3, #3
 801401a:	e008      	b.n	801402e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 801401c:	697b      	ldr	r3, [r7, #20]
 801401e:	68ba      	ldr	r2, [r7, #8]
 8014020:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8014024:	697b      	ldr	r3, [r7, #20]
 8014026:	687a      	ldr	r2, [r7, #4]
 8014028:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 801402c:	2300      	movs	r3, #0
}
 801402e:	4618      	mov	r0, r3
 8014030:	371c      	adds	r7, #28
 8014032:	46bd      	mov	sp, r7
 8014034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014038:	4770      	bx	lr

0801403a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801403a:	b480      	push	{r7}
 801403c:	b085      	sub	sp, #20
 801403e:	af00      	add	r7, sp, #0
 8014040:	6078      	str	r0, [r7, #4]
 8014042:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801404a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	2b00      	cmp	r3, #0
 8014050:	d101      	bne.n	8014056 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8014052:	2303      	movs	r3, #3
 8014054:	e004      	b.n	8014060 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	683a      	ldr	r2, [r7, #0]
 801405a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 801405e:	2300      	movs	r3, #0
}
 8014060:	4618      	mov	r0, r3
 8014062:	3714      	adds	r7, #20
 8014064:	46bd      	mov	sp, r7
 8014066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801406a:	4770      	bx	lr

0801406c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801406c:	b580      	push	{r7, lr}
 801406e:	b084      	sub	sp, #16
 8014070:	af00      	add	r7, sp, #0
 8014072:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801407a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 801407c:	2301      	movs	r3, #1
 801407e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014086:	2b00      	cmp	r3, #0
 8014088:	d101      	bne.n	801408e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801408a:	2303      	movs	r3, #3
 801408c:	e01a      	b.n	80140c4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 801408e:	68bb      	ldr	r3, [r7, #8]
 8014090:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8014094:	2b00      	cmp	r3, #0
 8014096:	d114      	bne.n	80140c2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8014098:	68bb      	ldr	r3, [r7, #8]
 801409a:	2201      	movs	r2, #1
 801409c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80140a0:	68bb      	ldr	r3, [r7, #8]
 80140a2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80140aa:	68bb      	ldr	r3, [r7, #8]
 80140ac:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80140b0:	68bb      	ldr	r3, [r7, #8]
 80140b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80140b6:	2181      	movs	r1, #129	; 0x81
 80140b8:	6878      	ldr	r0, [r7, #4]
 80140ba:	f004 fe19 	bl	8018cf0 <USBD_LL_Transmit>

    ret = USBD_OK;
 80140be:	2300      	movs	r3, #0
 80140c0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80140c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80140c4:	4618      	mov	r0, r3
 80140c6:	3710      	adds	r7, #16
 80140c8:	46bd      	mov	sp, r7
 80140ca:	bd80      	pop	{r7, pc}

080140cc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80140cc:	b580      	push	{r7, lr}
 80140ce:	b084      	sub	sp, #16
 80140d0:	af00      	add	r7, sp, #0
 80140d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80140da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d101      	bne.n	80140ea <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80140e6:	2303      	movs	r3, #3
 80140e8:	e016      	b.n	8014118 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	7c1b      	ldrb	r3, [r3, #16]
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d109      	bne.n	8014106 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80140f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80140fc:	2101      	movs	r1, #1
 80140fe:	6878      	ldr	r0, [r7, #4]
 8014100:	f004 fe2e 	bl	8018d60 <USBD_LL_PrepareReceive>
 8014104:	e007      	b.n	8014116 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801410c:	2340      	movs	r3, #64	; 0x40
 801410e:	2101      	movs	r1, #1
 8014110:	6878      	ldr	r0, [r7, #4]
 8014112:	f004 fe25 	bl	8018d60 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014116:	2300      	movs	r3, #0
}
 8014118:	4618      	mov	r0, r3
 801411a:	3710      	adds	r7, #16
 801411c:	46bd      	mov	sp, r7
 801411e:	bd80      	pop	{r7, pc}

08014120 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8014120:	b580      	push	{r7, lr}
 8014122:	b086      	sub	sp, #24
 8014124:	af00      	add	r7, sp, #0
 8014126:	60f8      	str	r0, [r7, #12]
 8014128:	60b9      	str	r1, [r7, #8]
 801412a:	4613      	mov	r3, r2
 801412c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801412e:	68fb      	ldr	r3, [r7, #12]
 8014130:	2b00      	cmp	r3, #0
 8014132:	d101      	bne.n	8014138 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8014134:	2303      	movs	r3, #3
 8014136:	e01f      	b.n	8014178 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	2200      	movs	r2, #0
 801413c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8014140:	68fb      	ldr	r3, [r7, #12]
 8014142:	2200      	movs	r2, #0
 8014144:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	2200      	movs	r2, #0
 801414c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8014150:	68bb      	ldr	r3, [r7, #8]
 8014152:	2b00      	cmp	r3, #0
 8014154:	d003      	beq.n	801415e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8014156:	68fb      	ldr	r3, [r7, #12]
 8014158:	68ba      	ldr	r2, [r7, #8]
 801415a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801415e:	68fb      	ldr	r3, [r7, #12]
 8014160:	2201      	movs	r2, #1
 8014162:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	79fa      	ldrb	r2, [r7, #7]
 801416a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801416c:	68f8      	ldr	r0, [r7, #12]
 801416e:	f004 fc01 	bl	8018974 <USBD_LL_Init>
 8014172:	4603      	mov	r3, r0
 8014174:	75fb      	strb	r3, [r7, #23]

  return ret;
 8014176:	7dfb      	ldrb	r3, [r7, #23]
}
 8014178:	4618      	mov	r0, r3
 801417a:	3718      	adds	r7, #24
 801417c:	46bd      	mov	sp, r7
 801417e:	bd80      	pop	{r7, pc}

08014180 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8014180:	b580      	push	{r7, lr}
 8014182:	b084      	sub	sp, #16
 8014184:	af00      	add	r7, sp, #0
 8014186:	6078      	str	r0, [r7, #4]
 8014188:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801418a:	2300      	movs	r3, #0
 801418c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801418e:	683b      	ldr	r3, [r7, #0]
 8014190:	2b00      	cmp	r3, #0
 8014192:	d101      	bne.n	8014198 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8014194:	2303      	movs	r3, #3
 8014196:	e016      	b.n	80141c6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	683a      	ldr	r2, [r7, #0]
 801419c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80141a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d00b      	beq.n	80141c4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80141b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80141b4:	f107 020e 	add.w	r2, r7, #14
 80141b8:	4610      	mov	r0, r2
 80141ba:	4798      	blx	r3
 80141bc:	4602      	mov	r2, r0
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80141c4:	2300      	movs	r3, #0
}
 80141c6:	4618      	mov	r0, r3
 80141c8:	3710      	adds	r7, #16
 80141ca:	46bd      	mov	sp, r7
 80141cc:	bd80      	pop	{r7, pc}

080141ce <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80141ce:	b580      	push	{r7, lr}
 80141d0:	b082      	sub	sp, #8
 80141d2:	af00      	add	r7, sp, #0
 80141d4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80141d6:	6878      	ldr	r0, [r7, #4]
 80141d8:	f004 fc16 	bl	8018a08 <USBD_LL_Start>
 80141dc:	4603      	mov	r3, r0
}
 80141de:	4618      	mov	r0, r3
 80141e0:	3708      	adds	r7, #8
 80141e2:	46bd      	mov	sp, r7
 80141e4:	bd80      	pop	{r7, pc}

080141e6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80141e6:	b480      	push	{r7}
 80141e8:	b083      	sub	sp, #12
 80141ea:	af00      	add	r7, sp, #0
 80141ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80141ee:	2300      	movs	r3, #0
}
 80141f0:	4618      	mov	r0, r3
 80141f2:	370c      	adds	r7, #12
 80141f4:	46bd      	mov	sp, r7
 80141f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141fa:	4770      	bx	lr

080141fc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80141fc:	b580      	push	{r7, lr}
 80141fe:	b084      	sub	sp, #16
 8014200:	af00      	add	r7, sp, #0
 8014202:	6078      	str	r0, [r7, #4]
 8014204:	460b      	mov	r3, r1
 8014206:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8014208:	2303      	movs	r3, #3
 801420a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014212:	2b00      	cmp	r3, #0
 8014214:	d009      	beq.n	801422a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801421c:	681b      	ldr	r3, [r3, #0]
 801421e:	78fa      	ldrb	r2, [r7, #3]
 8014220:	4611      	mov	r1, r2
 8014222:	6878      	ldr	r0, [r7, #4]
 8014224:	4798      	blx	r3
 8014226:	4603      	mov	r3, r0
 8014228:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801422a:	7bfb      	ldrb	r3, [r7, #15]
}
 801422c:	4618      	mov	r0, r3
 801422e:	3710      	adds	r7, #16
 8014230:	46bd      	mov	sp, r7
 8014232:	bd80      	pop	{r7, pc}

08014234 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014234:	b580      	push	{r7, lr}
 8014236:	b082      	sub	sp, #8
 8014238:	af00      	add	r7, sp, #0
 801423a:	6078      	str	r0, [r7, #4]
 801423c:	460b      	mov	r3, r1
 801423e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014246:	2b00      	cmp	r3, #0
 8014248:	d007      	beq.n	801425a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014250:	685b      	ldr	r3, [r3, #4]
 8014252:	78fa      	ldrb	r2, [r7, #3]
 8014254:	4611      	mov	r1, r2
 8014256:	6878      	ldr	r0, [r7, #4]
 8014258:	4798      	blx	r3
  }

  return USBD_OK;
 801425a:	2300      	movs	r3, #0
}
 801425c:	4618      	mov	r0, r3
 801425e:	3708      	adds	r7, #8
 8014260:	46bd      	mov	sp, r7
 8014262:	bd80      	pop	{r7, pc}

08014264 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8014264:	b580      	push	{r7, lr}
 8014266:	b084      	sub	sp, #16
 8014268:	af00      	add	r7, sp, #0
 801426a:	6078      	str	r0, [r7, #4]
 801426c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8014274:	6839      	ldr	r1, [r7, #0]
 8014276:	4618      	mov	r0, r3
 8014278:	f000 ff90 	bl	801519c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	2201      	movs	r2, #1
 8014280:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 801428a:	461a      	mov	r2, r3
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8014298:	f003 031f 	and.w	r3, r3, #31
 801429c:	2b02      	cmp	r3, #2
 801429e:	d01a      	beq.n	80142d6 <USBD_LL_SetupStage+0x72>
 80142a0:	2b02      	cmp	r3, #2
 80142a2:	d822      	bhi.n	80142ea <USBD_LL_SetupStage+0x86>
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d002      	beq.n	80142ae <USBD_LL_SetupStage+0x4a>
 80142a8:	2b01      	cmp	r3, #1
 80142aa:	d00a      	beq.n	80142c2 <USBD_LL_SetupStage+0x5e>
 80142ac:	e01d      	b.n	80142ea <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80142b4:	4619      	mov	r1, r3
 80142b6:	6878      	ldr	r0, [r7, #4]
 80142b8:	f000 fa62 	bl	8014780 <USBD_StdDevReq>
 80142bc:	4603      	mov	r3, r0
 80142be:	73fb      	strb	r3, [r7, #15]
      break;
 80142c0:	e020      	b.n	8014304 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80142c8:	4619      	mov	r1, r3
 80142ca:	6878      	ldr	r0, [r7, #4]
 80142cc:	f000 fac6 	bl	801485c <USBD_StdItfReq>
 80142d0:	4603      	mov	r3, r0
 80142d2:	73fb      	strb	r3, [r7, #15]
      break;
 80142d4:	e016      	b.n	8014304 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80142dc:	4619      	mov	r1, r3
 80142de:	6878      	ldr	r0, [r7, #4]
 80142e0:	f000 fb05 	bl	80148ee <USBD_StdEPReq>
 80142e4:	4603      	mov	r3, r0
 80142e6:	73fb      	strb	r3, [r7, #15]
      break;
 80142e8:	e00c      	b.n	8014304 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80142f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80142f4:	b2db      	uxtb	r3, r3
 80142f6:	4619      	mov	r1, r3
 80142f8:	6878      	ldr	r0, [r7, #4]
 80142fa:	f004 fc2b 	bl	8018b54 <USBD_LL_StallEP>
 80142fe:	4603      	mov	r3, r0
 8014300:	73fb      	strb	r3, [r7, #15]
      break;
 8014302:	bf00      	nop
  }

  return ret;
 8014304:	7bfb      	ldrb	r3, [r7, #15]
}
 8014306:	4618      	mov	r0, r3
 8014308:	3710      	adds	r7, #16
 801430a:	46bd      	mov	sp, r7
 801430c:	bd80      	pop	{r7, pc}

0801430e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801430e:	b580      	push	{r7, lr}
 8014310:	b086      	sub	sp, #24
 8014312:	af00      	add	r7, sp, #0
 8014314:	60f8      	str	r0, [r7, #12]
 8014316:	460b      	mov	r3, r1
 8014318:	607a      	str	r2, [r7, #4]
 801431a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801431c:	7afb      	ldrb	r3, [r7, #11]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d138      	bne.n	8014394 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8014328:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801432a:	68fb      	ldr	r3, [r7, #12]
 801432c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8014330:	2b03      	cmp	r3, #3
 8014332:	d14a      	bne.n	80143ca <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8014334:	693b      	ldr	r3, [r7, #16]
 8014336:	689a      	ldr	r2, [r3, #8]
 8014338:	693b      	ldr	r3, [r7, #16]
 801433a:	68db      	ldr	r3, [r3, #12]
 801433c:	429a      	cmp	r2, r3
 801433e:	d913      	bls.n	8014368 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8014340:	693b      	ldr	r3, [r7, #16]
 8014342:	689a      	ldr	r2, [r3, #8]
 8014344:	693b      	ldr	r3, [r7, #16]
 8014346:	68db      	ldr	r3, [r3, #12]
 8014348:	1ad2      	subs	r2, r2, r3
 801434a:	693b      	ldr	r3, [r7, #16]
 801434c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801434e:	693b      	ldr	r3, [r7, #16]
 8014350:	68da      	ldr	r2, [r3, #12]
 8014352:	693b      	ldr	r3, [r7, #16]
 8014354:	689b      	ldr	r3, [r3, #8]
 8014356:	4293      	cmp	r3, r2
 8014358:	bf28      	it	cs
 801435a:	4613      	movcs	r3, r2
 801435c:	461a      	mov	r2, r3
 801435e:	6879      	ldr	r1, [r7, #4]
 8014360:	68f8      	ldr	r0, [r7, #12]
 8014362:	f001 f80f 	bl	8015384 <USBD_CtlContinueRx>
 8014366:	e030      	b.n	80143ca <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801436e:	b2db      	uxtb	r3, r3
 8014370:	2b03      	cmp	r3, #3
 8014372:	d10b      	bne.n	801438c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8014374:	68fb      	ldr	r3, [r7, #12]
 8014376:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801437a:	691b      	ldr	r3, [r3, #16]
 801437c:	2b00      	cmp	r3, #0
 801437e:	d005      	beq.n	801438c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014386:	691b      	ldr	r3, [r3, #16]
 8014388:	68f8      	ldr	r0, [r7, #12]
 801438a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801438c:	68f8      	ldr	r0, [r7, #12]
 801438e:	f001 f80a 	bl	80153a6 <USBD_CtlSendStatus>
 8014392:	e01a      	b.n	80143ca <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801439a:	b2db      	uxtb	r3, r3
 801439c:	2b03      	cmp	r3, #3
 801439e:	d114      	bne.n	80143ca <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80143a6:	699b      	ldr	r3, [r3, #24]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d00e      	beq.n	80143ca <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80143b2:	699b      	ldr	r3, [r3, #24]
 80143b4:	7afa      	ldrb	r2, [r7, #11]
 80143b6:	4611      	mov	r1, r2
 80143b8:	68f8      	ldr	r0, [r7, #12]
 80143ba:	4798      	blx	r3
 80143bc:	4603      	mov	r3, r0
 80143be:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80143c0:	7dfb      	ldrb	r3, [r7, #23]
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d001      	beq.n	80143ca <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80143c6:	7dfb      	ldrb	r3, [r7, #23]
 80143c8:	e000      	b.n	80143cc <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80143ca:	2300      	movs	r3, #0
}
 80143cc:	4618      	mov	r0, r3
 80143ce:	3718      	adds	r7, #24
 80143d0:	46bd      	mov	sp, r7
 80143d2:	bd80      	pop	{r7, pc}

080143d4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	b086      	sub	sp, #24
 80143d8:	af00      	add	r7, sp, #0
 80143da:	60f8      	str	r0, [r7, #12]
 80143dc:	460b      	mov	r3, r1
 80143de:	607a      	str	r2, [r7, #4]
 80143e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80143e2:	7afb      	ldrb	r3, [r7, #11]
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	d16b      	bne.n	80144c0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80143e8:	68fb      	ldr	r3, [r7, #12]
 80143ea:	3314      	adds	r3, #20
 80143ec:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80143ee:	68fb      	ldr	r3, [r7, #12]
 80143f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80143f4:	2b02      	cmp	r3, #2
 80143f6:	d156      	bne.n	80144a6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80143f8:	693b      	ldr	r3, [r7, #16]
 80143fa:	689a      	ldr	r2, [r3, #8]
 80143fc:	693b      	ldr	r3, [r7, #16]
 80143fe:	68db      	ldr	r3, [r3, #12]
 8014400:	429a      	cmp	r2, r3
 8014402:	d914      	bls.n	801442e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8014404:	693b      	ldr	r3, [r7, #16]
 8014406:	689a      	ldr	r2, [r3, #8]
 8014408:	693b      	ldr	r3, [r7, #16]
 801440a:	68db      	ldr	r3, [r3, #12]
 801440c:	1ad2      	subs	r2, r2, r3
 801440e:	693b      	ldr	r3, [r7, #16]
 8014410:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8014412:	693b      	ldr	r3, [r7, #16]
 8014414:	689b      	ldr	r3, [r3, #8]
 8014416:	461a      	mov	r2, r3
 8014418:	6879      	ldr	r1, [r7, #4]
 801441a:	68f8      	ldr	r0, [r7, #12]
 801441c:	f000 ff84 	bl	8015328 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014420:	2300      	movs	r3, #0
 8014422:	2200      	movs	r2, #0
 8014424:	2100      	movs	r1, #0
 8014426:	68f8      	ldr	r0, [r7, #12]
 8014428:	f004 fc9a 	bl	8018d60 <USBD_LL_PrepareReceive>
 801442c:	e03b      	b.n	80144a6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801442e:	693b      	ldr	r3, [r7, #16]
 8014430:	68da      	ldr	r2, [r3, #12]
 8014432:	693b      	ldr	r3, [r7, #16]
 8014434:	689b      	ldr	r3, [r3, #8]
 8014436:	429a      	cmp	r2, r3
 8014438:	d11c      	bne.n	8014474 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801443a:	693b      	ldr	r3, [r7, #16]
 801443c:	685a      	ldr	r2, [r3, #4]
 801443e:	693b      	ldr	r3, [r7, #16]
 8014440:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8014442:	429a      	cmp	r2, r3
 8014444:	d316      	bcc.n	8014474 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8014446:	693b      	ldr	r3, [r7, #16]
 8014448:	685a      	ldr	r2, [r3, #4]
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8014450:	429a      	cmp	r2, r3
 8014452:	d20f      	bcs.n	8014474 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8014454:	2200      	movs	r2, #0
 8014456:	2100      	movs	r1, #0
 8014458:	68f8      	ldr	r0, [r7, #12]
 801445a:	f000 ff65 	bl	8015328 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	2200      	movs	r2, #0
 8014462:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014466:	2300      	movs	r3, #0
 8014468:	2200      	movs	r2, #0
 801446a:	2100      	movs	r1, #0
 801446c:	68f8      	ldr	r0, [r7, #12]
 801446e:	f004 fc77 	bl	8018d60 <USBD_LL_PrepareReceive>
 8014472:	e018      	b.n	80144a6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801447a:	b2db      	uxtb	r3, r3
 801447c:	2b03      	cmp	r3, #3
 801447e:	d10b      	bne.n	8014498 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014486:	68db      	ldr	r3, [r3, #12]
 8014488:	2b00      	cmp	r3, #0
 801448a:	d005      	beq.n	8014498 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 801448c:	68fb      	ldr	r3, [r7, #12]
 801448e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014492:	68db      	ldr	r3, [r3, #12]
 8014494:	68f8      	ldr	r0, [r7, #12]
 8014496:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8014498:	2180      	movs	r1, #128	; 0x80
 801449a:	68f8      	ldr	r0, [r7, #12]
 801449c:	f004 fb5a 	bl	8018b54 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80144a0:	68f8      	ldr	r0, [r7, #12]
 80144a2:	f000 ff93 	bl	80153cc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80144a6:	68fb      	ldr	r3, [r7, #12]
 80144a8:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80144ac:	2b01      	cmp	r3, #1
 80144ae:	d122      	bne.n	80144f6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80144b0:	68f8      	ldr	r0, [r7, #12]
 80144b2:	f7ff fe98 	bl	80141e6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	2200      	movs	r2, #0
 80144ba:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80144be:	e01a      	b.n	80144f6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80144c0:	68fb      	ldr	r3, [r7, #12]
 80144c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80144c6:	b2db      	uxtb	r3, r3
 80144c8:	2b03      	cmp	r3, #3
 80144ca:	d114      	bne.n	80144f6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80144d2:	695b      	ldr	r3, [r3, #20]
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d00e      	beq.n	80144f6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80144de:	695b      	ldr	r3, [r3, #20]
 80144e0:	7afa      	ldrb	r2, [r7, #11]
 80144e2:	4611      	mov	r1, r2
 80144e4:	68f8      	ldr	r0, [r7, #12]
 80144e6:	4798      	blx	r3
 80144e8:	4603      	mov	r3, r0
 80144ea:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80144ec:	7dfb      	ldrb	r3, [r7, #23]
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d001      	beq.n	80144f6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80144f2:	7dfb      	ldrb	r3, [r7, #23]
 80144f4:	e000      	b.n	80144f8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80144f6:	2300      	movs	r3, #0
}
 80144f8:	4618      	mov	r0, r3
 80144fa:	3718      	adds	r7, #24
 80144fc:	46bd      	mov	sp, r7
 80144fe:	bd80      	pop	{r7, pc}

08014500 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b082      	sub	sp, #8
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	2201      	movs	r2, #1
 801450c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	2200      	movs	r2, #0
 8014514:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	2200      	movs	r2, #0
 801451c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	2200      	movs	r2, #0
 8014522:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801452c:	2b00      	cmp	r3, #0
 801452e:	d101      	bne.n	8014534 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8014530:	2303      	movs	r3, #3
 8014532:	e02f      	b.n	8014594 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801453a:	2b00      	cmp	r3, #0
 801453c:	d00f      	beq.n	801455e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014544:	685b      	ldr	r3, [r3, #4]
 8014546:	2b00      	cmp	r3, #0
 8014548:	d009      	beq.n	801455e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014550:	685b      	ldr	r3, [r3, #4]
 8014552:	687a      	ldr	r2, [r7, #4]
 8014554:	6852      	ldr	r2, [r2, #4]
 8014556:	b2d2      	uxtb	r2, r2
 8014558:	4611      	mov	r1, r2
 801455a:	6878      	ldr	r0, [r7, #4]
 801455c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801455e:	2340      	movs	r3, #64	; 0x40
 8014560:	2200      	movs	r2, #0
 8014562:	2100      	movs	r1, #0
 8014564:	6878      	ldr	r0, [r7, #4]
 8014566:	f004 fa81 	bl	8018a6c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	2201      	movs	r2, #1
 801456e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	2240      	movs	r2, #64	; 0x40
 8014576:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801457a:	2340      	movs	r3, #64	; 0x40
 801457c:	2200      	movs	r2, #0
 801457e:	2180      	movs	r1, #128	; 0x80
 8014580:	6878      	ldr	r0, [r7, #4]
 8014582:	f004 fa73 	bl	8018a6c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	2201      	movs	r2, #1
 801458a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	2240      	movs	r2, #64	; 0x40
 8014590:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8014592:	2300      	movs	r3, #0
}
 8014594:	4618      	mov	r0, r3
 8014596:	3708      	adds	r7, #8
 8014598:	46bd      	mov	sp, r7
 801459a:	bd80      	pop	{r7, pc}

0801459c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801459c:	b480      	push	{r7}
 801459e:	b083      	sub	sp, #12
 80145a0:	af00      	add	r7, sp, #0
 80145a2:	6078      	str	r0, [r7, #4]
 80145a4:	460b      	mov	r3, r1
 80145a6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	78fa      	ldrb	r2, [r7, #3]
 80145ac:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80145ae:	2300      	movs	r3, #0
}
 80145b0:	4618      	mov	r0, r3
 80145b2:	370c      	adds	r7, #12
 80145b4:	46bd      	mov	sp, r7
 80145b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ba:	4770      	bx	lr

080145bc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80145bc:	b480      	push	{r7}
 80145be:	b083      	sub	sp, #12
 80145c0:	af00      	add	r7, sp, #0
 80145c2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80145ca:	b2da      	uxtb	r2, r3
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	2204      	movs	r2, #4
 80145d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80145da:	2300      	movs	r3, #0
}
 80145dc:	4618      	mov	r0, r3
 80145de:	370c      	adds	r7, #12
 80145e0:	46bd      	mov	sp, r7
 80145e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145e6:	4770      	bx	lr

080145e8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80145e8:	b480      	push	{r7}
 80145ea:	b083      	sub	sp, #12
 80145ec:	af00      	add	r7, sp, #0
 80145ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80145f6:	b2db      	uxtb	r3, r3
 80145f8:	2b04      	cmp	r3, #4
 80145fa:	d106      	bne.n	801460a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8014602:	b2da      	uxtb	r2, r3
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 801460a:	2300      	movs	r3, #0
}
 801460c:	4618      	mov	r0, r3
 801460e:	370c      	adds	r7, #12
 8014610:	46bd      	mov	sp, r7
 8014612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014616:	4770      	bx	lr

08014618 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8014618:	b580      	push	{r7, lr}
 801461a:	b082      	sub	sp, #8
 801461c:	af00      	add	r7, sp, #0
 801461e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014626:	2b00      	cmp	r3, #0
 8014628:	d101      	bne.n	801462e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 801462a:	2303      	movs	r3, #3
 801462c:	e012      	b.n	8014654 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014634:	b2db      	uxtb	r3, r3
 8014636:	2b03      	cmp	r3, #3
 8014638:	d10b      	bne.n	8014652 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014640:	69db      	ldr	r3, [r3, #28]
 8014642:	2b00      	cmp	r3, #0
 8014644:	d005      	beq.n	8014652 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801464c:	69db      	ldr	r3, [r3, #28]
 801464e:	6878      	ldr	r0, [r7, #4]
 8014650:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8014652:	2300      	movs	r3, #0
}
 8014654:	4618      	mov	r0, r3
 8014656:	3708      	adds	r7, #8
 8014658:	46bd      	mov	sp, r7
 801465a:	bd80      	pop	{r7, pc}

0801465c <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801465c:	b580      	push	{r7, lr}
 801465e:	b082      	sub	sp, #8
 8014660:	af00      	add	r7, sp, #0
 8014662:	6078      	str	r0, [r7, #4]
 8014664:	460b      	mov	r3, r1
 8014666:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801466e:	2b00      	cmp	r3, #0
 8014670:	d101      	bne.n	8014676 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8014672:	2303      	movs	r3, #3
 8014674:	e014      	b.n	80146a0 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801467c:	b2db      	uxtb	r3, r3
 801467e:	2b03      	cmp	r3, #3
 8014680:	d10d      	bne.n	801469e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014688:	6a1b      	ldr	r3, [r3, #32]
 801468a:	2b00      	cmp	r3, #0
 801468c:	d007      	beq.n	801469e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014694:	6a1b      	ldr	r3, [r3, #32]
 8014696:	78fa      	ldrb	r2, [r7, #3]
 8014698:	4611      	mov	r1, r2
 801469a:	6878      	ldr	r0, [r7, #4]
 801469c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801469e:	2300      	movs	r3, #0
}
 80146a0:	4618      	mov	r0, r3
 80146a2:	3708      	adds	r7, #8
 80146a4:	46bd      	mov	sp, r7
 80146a6:	bd80      	pop	{r7, pc}

080146a8 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80146a8:	b580      	push	{r7, lr}
 80146aa:	b082      	sub	sp, #8
 80146ac:	af00      	add	r7, sp, #0
 80146ae:	6078      	str	r0, [r7, #4]
 80146b0:	460b      	mov	r3, r1
 80146b2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d101      	bne.n	80146c2 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80146be:	2303      	movs	r3, #3
 80146c0:	e014      	b.n	80146ec <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80146c8:	b2db      	uxtb	r3, r3
 80146ca:	2b03      	cmp	r3, #3
 80146cc:	d10d      	bne.n	80146ea <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80146d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	d007      	beq.n	80146ea <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80146e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146e2:	78fa      	ldrb	r2, [r7, #3]
 80146e4:	4611      	mov	r1, r2
 80146e6:	6878      	ldr	r0, [r7, #4]
 80146e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80146ea:	2300      	movs	r3, #0
}
 80146ec:	4618      	mov	r0, r3
 80146ee:	3708      	adds	r7, #8
 80146f0:	46bd      	mov	sp, r7
 80146f2:	bd80      	pop	{r7, pc}

080146f4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80146f4:	b480      	push	{r7}
 80146f6:	b083      	sub	sp, #12
 80146f8:	af00      	add	r7, sp, #0
 80146fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80146fc:	2300      	movs	r3, #0
}
 80146fe:	4618      	mov	r0, r3
 8014700:	370c      	adds	r7, #12
 8014702:	46bd      	mov	sp, r7
 8014704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014708:	4770      	bx	lr

0801470a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801470a:	b580      	push	{r7, lr}
 801470c:	b082      	sub	sp, #8
 801470e:	af00      	add	r7, sp, #0
 8014710:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	2201      	movs	r2, #1
 8014716:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014720:	2b00      	cmp	r3, #0
 8014722:	d009      	beq.n	8014738 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801472a:	685b      	ldr	r3, [r3, #4]
 801472c:	687a      	ldr	r2, [r7, #4]
 801472e:	6852      	ldr	r2, [r2, #4]
 8014730:	b2d2      	uxtb	r2, r2
 8014732:	4611      	mov	r1, r2
 8014734:	6878      	ldr	r0, [r7, #4]
 8014736:	4798      	blx	r3
  }

  return USBD_OK;
 8014738:	2300      	movs	r3, #0
}
 801473a:	4618      	mov	r0, r3
 801473c:	3708      	adds	r7, #8
 801473e:	46bd      	mov	sp, r7
 8014740:	bd80      	pop	{r7, pc}

08014742 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8014742:	b480      	push	{r7}
 8014744:	b087      	sub	sp, #28
 8014746:	af00      	add	r7, sp, #0
 8014748:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801474e:	697b      	ldr	r3, [r7, #20]
 8014750:	781b      	ldrb	r3, [r3, #0]
 8014752:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8014754:	697b      	ldr	r3, [r7, #20]
 8014756:	3301      	adds	r3, #1
 8014758:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801475a:	697b      	ldr	r3, [r7, #20]
 801475c:	781b      	ldrb	r3, [r3, #0]
 801475e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8014760:	8a3b      	ldrh	r3, [r7, #16]
 8014762:	021b      	lsls	r3, r3, #8
 8014764:	b21a      	sxth	r2, r3
 8014766:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801476a:	4313      	orrs	r3, r2
 801476c:	b21b      	sxth	r3, r3
 801476e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8014770:	89fb      	ldrh	r3, [r7, #14]
}
 8014772:	4618      	mov	r0, r3
 8014774:	371c      	adds	r7, #28
 8014776:	46bd      	mov	sp, r7
 8014778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801477c:	4770      	bx	lr
	...

08014780 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014780:	b580      	push	{r7, lr}
 8014782:	b084      	sub	sp, #16
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
 8014788:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801478a:	2300      	movs	r3, #0
 801478c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801478e:	683b      	ldr	r3, [r7, #0]
 8014790:	781b      	ldrb	r3, [r3, #0]
 8014792:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014796:	2b40      	cmp	r3, #64	; 0x40
 8014798:	d005      	beq.n	80147a6 <USBD_StdDevReq+0x26>
 801479a:	2b40      	cmp	r3, #64	; 0x40
 801479c:	d853      	bhi.n	8014846 <USBD_StdDevReq+0xc6>
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d00b      	beq.n	80147ba <USBD_StdDevReq+0x3a>
 80147a2:	2b20      	cmp	r3, #32
 80147a4:	d14f      	bne.n	8014846 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80147ac:	689b      	ldr	r3, [r3, #8]
 80147ae:	6839      	ldr	r1, [r7, #0]
 80147b0:	6878      	ldr	r0, [r7, #4]
 80147b2:	4798      	blx	r3
 80147b4:	4603      	mov	r3, r0
 80147b6:	73fb      	strb	r3, [r7, #15]
      break;
 80147b8:	e04a      	b.n	8014850 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80147ba:	683b      	ldr	r3, [r7, #0]
 80147bc:	785b      	ldrb	r3, [r3, #1]
 80147be:	2b09      	cmp	r3, #9
 80147c0:	d83b      	bhi.n	801483a <USBD_StdDevReq+0xba>
 80147c2:	a201      	add	r2, pc, #4	; (adr r2, 80147c8 <USBD_StdDevReq+0x48>)
 80147c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147c8:	0801481d 	.word	0x0801481d
 80147cc:	08014831 	.word	0x08014831
 80147d0:	0801483b 	.word	0x0801483b
 80147d4:	08014827 	.word	0x08014827
 80147d8:	0801483b 	.word	0x0801483b
 80147dc:	080147fb 	.word	0x080147fb
 80147e0:	080147f1 	.word	0x080147f1
 80147e4:	0801483b 	.word	0x0801483b
 80147e8:	08014813 	.word	0x08014813
 80147ec:	08014805 	.word	0x08014805
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80147f0:	6839      	ldr	r1, [r7, #0]
 80147f2:	6878      	ldr	r0, [r7, #4]
 80147f4:	f000 f9de 	bl	8014bb4 <USBD_GetDescriptor>
          break;
 80147f8:	e024      	b.n	8014844 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80147fa:	6839      	ldr	r1, [r7, #0]
 80147fc:	6878      	ldr	r0, [r7, #4]
 80147fe:	f000 fb43 	bl	8014e88 <USBD_SetAddress>
          break;
 8014802:	e01f      	b.n	8014844 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8014804:	6839      	ldr	r1, [r7, #0]
 8014806:	6878      	ldr	r0, [r7, #4]
 8014808:	f000 fb82 	bl	8014f10 <USBD_SetConfig>
 801480c:	4603      	mov	r3, r0
 801480e:	73fb      	strb	r3, [r7, #15]
          break;
 8014810:	e018      	b.n	8014844 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8014812:	6839      	ldr	r1, [r7, #0]
 8014814:	6878      	ldr	r0, [r7, #4]
 8014816:	f000 fc21 	bl	801505c <USBD_GetConfig>
          break;
 801481a:	e013      	b.n	8014844 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801481c:	6839      	ldr	r1, [r7, #0]
 801481e:	6878      	ldr	r0, [r7, #4]
 8014820:	f000 fc52 	bl	80150c8 <USBD_GetStatus>
          break;
 8014824:	e00e      	b.n	8014844 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8014826:	6839      	ldr	r1, [r7, #0]
 8014828:	6878      	ldr	r0, [r7, #4]
 801482a:	f000 fc81 	bl	8015130 <USBD_SetFeature>
          break;
 801482e:	e009      	b.n	8014844 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8014830:	6839      	ldr	r1, [r7, #0]
 8014832:	6878      	ldr	r0, [r7, #4]
 8014834:	f000 fc90 	bl	8015158 <USBD_ClrFeature>
          break;
 8014838:	e004      	b.n	8014844 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 801483a:	6839      	ldr	r1, [r7, #0]
 801483c:	6878      	ldr	r0, [r7, #4]
 801483e:	f000 fce7 	bl	8015210 <USBD_CtlError>
          break;
 8014842:	bf00      	nop
      }
      break;
 8014844:	e004      	b.n	8014850 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8014846:	6839      	ldr	r1, [r7, #0]
 8014848:	6878      	ldr	r0, [r7, #4]
 801484a:	f000 fce1 	bl	8015210 <USBD_CtlError>
      break;
 801484e:	bf00      	nop
  }

  return ret;
 8014850:	7bfb      	ldrb	r3, [r7, #15]
}
 8014852:	4618      	mov	r0, r3
 8014854:	3710      	adds	r7, #16
 8014856:	46bd      	mov	sp, r7
 8014858:	bd80      	pop	{r7, pc}
 801485a:	bf00      	nop

0801485c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801485c:	b580      	push	{r7, lr}
 801485e:	b084      	sub	sp, #16
 8014860:	af00      	add	r7, sp, #0
 8014862:	6078      	str	r0, [r7, #4]
 8014864:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014866:	2300      	movs	r3, #0
 8014868:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801486a:	683b      	ldr	r3, [r7, #0]
 801486c:	781b      	ldrb	r3, [r3, #0]
 801486e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014872:	2b40      	cmp	r3, #64	; 0x40
 8014874:	d005      	beq.n	8014882 <USBD_StdItfReq+0x26>
 8014876:	2b40      	cmp	r3, #64	; 0x40
 8014878:	d82f      	bhi.n	80148da <USBD_StdItfReq+0x7e>
 801487a:	2b00      	cmp	r3, #0
 801487c:	d001      	beq.n	8014882 <USBD_StdItfReq+0x26>
 801487e:	2b20      	cmp	r3, #32
 8014880:	d12b      	bne.n	80148da <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014888:	b2db      	uxtb	r3, r3
 801488a:	3b01      	subs	r3, #1
 801488c:	2b02      	cmp	r3, #2
 801488e:	d81d      	bhi.n	80148cc <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8014890:	683b      	ldr	r3, [r7, #0]
 8014892:	889b      	ldrh	r3, [r3, #4]
 8014894:	b2db      	uxtb	r3, r3
 8014896:	2b01      	cmp	r3, #1
 8014898:	d813      	bhi.n	80148c2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80148a0:	689b      	ldr	r3, [r3, #8]
 80148a2:	6839      	ldr	r1, [r7, #0]
 80148a4:	6878      	ldr	r0, [r7, #4]
 80148a6:	4798      	blx	r3
 80148a8:	4603      	mov	r3, r0
 80148aa:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80148ac:	683b      	ldr	r3, [r7, #0]
 80148ae:	88db      	ldrh	r3, [r3, #6]
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d110      	bne.n	80148d6 <USBD_StdItfReq+0x7a>
 80148b4:	7bfb      	ldrb	r3, [r7, #15]
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d10d      	bne.n	80148d6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80148ba:	6878      	ldr	r0, [r7, #4]
 80148bc:	f000 fd73 	bl	80153a6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80148c0:	e009      	b.n	80148d6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80148c2:	6839      	ldr	r1, [r7, #0]
 80148c4:	6878      	ldr	r0, [r7, #4]
 80148c6:	f000 fca3 	bl	8015210 <USBD_CtlError>
          break;
 80148ca:	e004      	b.n	80148d6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80148cc:	6839      	ldr	r1, [r7, #0]
 80148ce:	6878      	ldr	r0, [r7, #4]
 80148d0:	f000 fc9e 	bl	8015210 <USBD_CtlError>
          break;
 80148d4:	e000      	b.n	80148d8 <USBD_StdItfReq+0x7c>
          break;
 80148d6:	bf00      	nop
      }
      break;
 80148d8:	e004      	b.n	80148e4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80148da:	6839      	ldr	r1, [r7, #0]
 80148dc:	6878      	ldr	r0, [r7, #4]
 80148de:	f000 fc97 	bl	8015210 <USBD_CtlError>
      break;
 80148e2:	bf00      	nop
  }

  return ret;
 80148e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80148e6:	4618      	mov	r0, r3
 80148e8:	3710      	adds	r7, #16
 80148ea:	46bd      	mov	sp, r7
 80148ec:	bd80      	pop	{r7, pc}

080148ee <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80148ee:	b580      	push	{r7, lr}
 80148f0:	b084      	sub	sp, #16
 80148f2:	af00      	add	r7, sp, #0
 80148f4:	6078      	str	r0, [r7, #4]
 80148f6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80148f8:	2300      	movs	r3, #0
 80148fa:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80148fc:	683b      	ldr	r3, [r7, #0]
 80148fe:	889b      	ldrh	r3, [r3, #4]
 8014900:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014902:	683b      	ldr	r3, [r7, #0]
 8014904:	781b      	ldrb	r3, [r3, #0]
 8014906:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801490a:	2b40      	cmp	r3, #64	; 0x40
 801490c:	d007      	beq.n	801491e <USBD_StdEPReq+0x30>
 801490e:	2b40      	cmp	r3, #64	; 0x40
 8014910:	f200 8145 	bhi.w	8014b9e <USBD_StdEPReq+0x2b0>
 8014914:	2b00      	cmp	r3, #0
 8014916:	d00c      	beq.n	8014932 <USBD_StdEPReq+0x44>
 8014918:	2b20      	cmp	r3, #32
 801491a:	f040 8140 	bne.w	8014b9e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014924:	689b      	ldr	r3, [r3, #8]
 8014926:	6839      	ldr	r1, [r7, #0]
 8014928:	6878      	ldr	r0, [r7, #4]
 801492a:	4798      	blx	r3
 801492c:	4603      	mov	r3, r0
 801492e:	73fb      	strb	r3, [r7, #15]
      break;
 8014930:	e13a      	b.n	8014ba8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014932:	683b      	ldr	r3, [r7, #0]
 8014934:	785b      	ldrb	r3, [r3, #1]
 8014936:	2b03      	cmp	r3, #3
 8014938:	d007      	beq.n	801494a <USBD_StdEPReq+0x5c>
 801493a:	2b03      	cmp	r3, #3
 801493c:	f300 8129 	bgt.w	8014b92 <USBD_StdEPReq+0x2a4>
 8014940:	2b00      	cmp	r3, #0
 8014942:	d07f      	beq.n	8014a44 <USBD_StdEPReq+0x156>
 8014944:	2b01      	cmp	r3, #1
 8014946:	d03c      	beq.n	80149c2 <USBD_StdEPReq+0xd4>
 8014948:	e123      	b.n	8014b92 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014950:	b2db      	uxtb	r3, r3
 8014952:	2b02      	cmp	r3, #2
 8014954:	d002      	beq.n	801495c <USBD_StdEPReq+0x6e>
 8014956:	2b03      	cmp	r3, #3
 8014958:	d016      	beq.n	8014988 <USBD_StdEPReq+0x9a>
 801495a:	e02c      	b.n	80149b6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801495c:	7bbb      	ldrb	r3, [r7, #14]
 801495e:	2b00      	cmp	r3, #0
 8014960:	d00d      	beq.n	801497e <USBD_StdEPReq+0x90>
 8014962:	7bbb      	ldrb	r3, [r7, #14]
 8014964:	2b80      	cmp	r3, #128	; 0x80
 8014966:	d00a      	beq.n	801497e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014968:	7bbb      	ldrb	r3, [r7, #14]
 801496a:	4619      	mov	r1, r3
 801496c:	6878      	ldr	r0, [r7, #4]
 801496e:	f004 f8f1 	bl	8018b54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014972:	2180      	movs	r1, #128	; 0x80
 8014974:	6878      	ldr	r0, [r7, #4]
 8014976:	f004 f8ed 	bl	8018b54 <USBD_LL_StallEP>
 801497a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801497c:	e020      	b.n	80149c0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 801497e:	6839      	ldr	r1, [r7, #0]
 8014980:	6878      	ldr	r0, [r7, #4]
 8014982:	f000 fc45 	bl	8015210 <USBD_CtlError>
              break;
 8014986:	e01b      	b.n	80149c0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014988:	683b      	ldr	r3, [r7, #0]
 801498a:	885b      	ldrh	r3, [r3, #2]
 801498c:	2b00      	cmp	r3, #0
 801498e:	d10e      	bne.n	80149ae <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8014990:	7bbb      	ldrb	r3, [r7, #14]
 8014992:	2b00      	cmp	r3, #0
 8014994:	d00b      	beq.n	80149ae <USBD_StdEPReq+0xc0>
 8014996:	7bbb      	ldrb	r3, [r7, #14]
 8014998:	2b80      	cmp	r3, #128	; 0x80
 801499a:	d008      	beq.n	80149ae <USBD_StdEPReq+0xc0>
 801499c:	683b      	ldr	r3, [r7, #0]
 801499e:	88db      	ldrh	r3, [r3, #6]
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d104      	bne.n	80149ae <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80149a4:	7bbb      	ldrb	r3, [r7, #14]
 80149a6:	4619      	mov	r1, r3
 80149a8:	6878      	ldr	r0, [r7, #4]
 80149aa:	f004 f8d3 	bl	8018b54 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80149ae:	6878      	ldr	r0, [r7, #4]
 80149b0:	f000 fcf9 	bl	80153a6 <USBD_CtlSendStatus>

              break;
 80149b4:	e004      	b.n	80149c0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80149b6:	6839      	ldr	r1, [r7, #0]
 80149b8:	6878      	ldr	r0, [r7, #4]
 80149ba:	f000 fc29 	bl	8015210 <USBD_CtlError>
              break;
 80149be:	bf00      	nop
          }
          break;
 80149c0:	e0ec      	b.n	8014b9c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80149c8:	b2db      	uxtb	r3, r3
 80149ca:	2b02      	cmp	r3, #2
 80149cc:	d002      	beq.n	80149d4 <USBD_StdEPReq+0xe6>
 80149ce:	2b03      	cmp	r3, #3
 80149d0:	d016      	beq.n	8014a00 <USBD_StdEPReq+0x112>
 80149d2:	e030      	b.n	8014a36 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80149d4:	7bbb      	ldrb	r3, [r7, #14]
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	d00d      	beq.n	80149f6 <USBD_StdEPReq+0x108>
 80149da:	7bbb      	ldrb	r3, [r7, #14]
 80149dc:	2b80      	cmp	r3, #128	; 0x80
 80149de:	d00a      	beq.n	80149f6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80149e0:	7bbb      	ldrb	r3, [r7, #14]
 80149e2:	4619      	mov	r1, r3
 80149e4:	6878      	ldr	r0, [r7, #4]
 80149e6:	f004 f8b5 	bl	8018b54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80149ea:	2180      	movs	r1, #128	; 0x80
 80149ec:	6878      	ldr	r0, [r7, #4]
 80149ee:	f004 f8b1 	bl	8018b54 <USBD_LL_StallEP>
 80149f2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80149f4:	e025      	b.n	8014a42 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80149f6:	6839      	ldr	r1, [r7, #0]
 80149f8:	6878      	ldr	r0, [r7, #4]
 80149fa:	f000 fc09 	bl	8015210 <USBD_CtlError>
              break;
 80149fe:	e020      	b.n	8014a42 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014a00:	683b      	ldr	r3, [r7, #0]
 8014a02:	885b      	ldrh	r3, [r3, #2]
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d11b      	bne.n	8014a40 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014a08:	7bbb      	ldrb	r3, [r7, #14]
 8014a0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d004      	beq.n	8014a1c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8014a12:	7bbb      	ldrb	r3, [r7, #14]
 8014a14:	4619      	mov	r1, r3
 8014a16:	6878      	ldr	r0, [r7, #4]
 8014a18:	f004 f8d2 	bl	8018bc0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8014a1c:	6878      	ldr	r0, [r7, #4]
 8014a1e:	f000 fcc2 	bl	80153a6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014a28:	689b      	ldr	r3, [r3, #8]
 8014a2a:	6839      	ldr	r1, [r7, #0]
 8014a2c:	6878      	ldr	r0, [r7, #4]
 8014a2e:	4798      	blx	r3
 8014a30:	4603      	mov	r3, r0
 8014a32:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8014a34:	e004      	b.n	8014a40 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8014a36:	6839      	ldr	r1, [r7, #0]
 8014a38:	6878      	ldr	r0, [r7, #4]
 8014a3a:	f000 fbe9 	bl	8015210 <USBD_CtlError>
              break;
 8014a3e:	e000      	b.n	8014a42 <USBD_StdEPReq+0x154>
              break;
 8014a40:	bf00      	nop
          }
          break;
 8014a42:	e0ab      	b.n	8014b9c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a4a:	b2db      	uxtb	r3, r3
 8014a4c:	2b02      	cmp	r3, #2
 8014a4e:	d002      	beq.n	8014a56 <USBD_StdEPReq+0x168>
 8014a50:	2b03      	cmp	r3, #3
 8014a52:	d032      	beq.n	8014aba <USBD_StdEPReq+0x1cc>
 8014a54:	e097      	b.n	8014b86 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014a56:	7bbb      	ldrb	r3, [r7, #14]
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	d007      	beq.n	8014a6c <USBD_StdEPReq+0x17e>
 8014a5c:	7bbb      	ldrb	r3, [r7, #14]
 8014a5e:	2b80      	cmp	r3, #128	; 0x80
 8014a60:	d004      	beq.n	8014a6c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8014a62:	6839      	ldr	r1, [r7, #0]
 8014a64:	6878      	ldr	r0, [r7, #4]
 8014a66:	f000 fbd3 	bl	8015210 <USBD_CtlError>
                break;
 8014a6a:	e091      	b.n	8014b90 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014a6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	da0b      	bge.n	8014a8c <USBD_StdEPReq+0x19e>
 8014a74:	7bbb      	ldrb	r3, [r7, #14]
 8014a76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014a7a:	4613      	mov	r3, r2
 8014a7c:	009b      	lsls	r3, r3, #2
 8014a7e:	4413      	add	r3, r2
 8014a80:	009b      	lsls	r3, r3, #2
 8014a82:	3310      	adds	r3, #16
 8014a84:	687a      	ldr	r2, [r7, #4]
 8014a86:	4413      	add	r3, r2
 8014a88:	3304      	adds	r3, #4
 8014a8a:	e00b      	b.n	8014aa4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014a8c:	7bbb      	ldrb	r3, [r7, #14]
 8014a8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014a92:	4613      	mov	r3, r2
 8014a94:	009b      	lsls	r3, r3, #2
 8014a96:	4413      	add	r3, r2
 8014a98:	009b      	lsls	r3, r3, #2
 8014a9a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8014a9e:	687a      	ldr	r2, [r7, #4]
 8014aa0:	4413      	add	r3, r2
 8014aa2:	3304      	adds	r3, #4
 8014aa4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014aa6:	68bb      	ldr	r3, [r7, #8]
 8014aa8:	2200      	movs	r2, #0
 8014aaa:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014aac:	68bb      	ldr	r3, [r7, #8]
 8014aae:	2202      	movs	r2, #2
 8014ab0:	4619      	mov	r1, r3
 8014ab2:	6878      	ldr	r0, [r7, #4]
 8014ab4:	f000 fc1d 	bl	80152f2 <USBD_CtlSendData>
              break;
 8014ab8:	e06a      	b.n	8014b90 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014aba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	da11      	bge.n	8014ae6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8014ac2:	7bbb      	ldrb	r3, [r7, #14]
 8014ac4:	f003 020f 	and.w	r2, r3, #15
 8014ac8:	6879      	ldr	r1, [r7, #4]
 8014aca:	4613      	mov	r3, r2
 8014acc:	009b      	lsls	r3, r3, #2
 8014ace:	4413      	add	r3, r2
 8014ad0:	009b      	lsls	r3, r3, #2
 8014ad2:	440b      	add	r3, r1
 8014ad4:	3324      	adds	r3, #36	; 0x24
 8014ad6:	881b      	ldrh	r3, [r3, #0]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d117      	bne.n	8014b0c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014adc:	6839      	ldr	r1, [r7, #0]
 8014ade:	6878      	ldr	r0, [r7, #4]
 8014ae0:	f000 fb96 	bl	8015210 <USBD_CtlError>
                  break;
 8014ae4:	e054      	b.n	8014b90 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8014ae6:	7bbb      	ldrb	r3, [r7, #14]
 8014ae8:	f003 020f 	and.w	r2, r3, #15
 8014aec:	6879      	ldr	r1, [r7, #4]
 8014aee:	4613      	mov	r3, r2
 8014af0:	009b      	lsls	r3, r3, #2
 8014af2:	4413      	add	r3, r2
 8014af4:	009b      	lsls	r3, r3, #2
 8014af6:	440b      	add	r3, r1
 8014af8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014afc:	881b      	ldrh	r3, [r3, #0]
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d104      	bne.n	8014b0c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014b02:	6839      	ldr	r1, [r7, #0]
 8014b04:	6878      	ldr	r0, [r7, #4]
 8014b06:	f000 fb83 	bl	8015210 <USBD_CtlError>
                  break;
 8014b0a:	e041      	b.n	8014b90 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014b0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	da0b      	bge.n	8014b2c <USBD_StdEPReq+0x23e>
 8014b14:	7bbb      	ldrb	r3, [r7, #14]
 8014b16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014b1a:	4613      	mov	r3, r2
 8014b1c:	009b      	lsls	r3, r3, #2
 8014b1e:	4413      	add	r3, r2
 8014b20:	009b      	lsls	r3, r3, #2
 8014b22:	3310      	adds	r3, #16
 8014b24:	687a      	ldr	r2, [r7, #4]
 8014b26:	4413      	add	r3, r2
 8014b28:	3304      	adds	r3, #4
 8014b2a:	e00b      	b.n	8014b44 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014b2c:	7bbb      	ldrb	r3, [r7, #14]
 8014b2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014b32:	4613      	mov	r3, r2
 8014b34:	009b      	lsls	r3, r3, #2
 8014b36:	4413      	add	r3, r2
 8014b38:	009b      	lsls	r3, r3, #2
 8014b3a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8014b3e:	687a      	ldr	r2, [r7, #4]
 8014b40:	4413      	add	r3, r2
 8014b42:	3304      	adds	r3, #4
 8014b44:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8014b46:	7bbb      	ldrb	r3, [r7, #14]
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	d002      	beq.n	8014b52 <USBD_StdEPReq+0x264>
 8014b4c:	7bbb      	ldrb	r3, [r7, #14]
 8014b4e:	2b80      	cmp	r3, #128	; 0x80
 8014b50:	d103      	bne.n	8014b5a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8014b52:	68bb      	ldr	r3, [r7, #8]
 8014b54:	2200      	movs	r2, #0
 8014b56:	601a      	str	r2, [r3, #0]
 8014b58:	e00e      	b.n	8014b78 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014b5a:	7bbb      	ldrb	r3, [r7, #14]
 8014b5c:	4619      	mov	r1, r3
 8014b5e:	6878      	ldr	r0, [r7, #4]
 8014b60:	f004 f864 	bl	8018c2c <USBD_LL_IsStallEP>
 8014b64:	4603      	mov	r3, r0
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d003      	beq.n	8014b72 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8014b6a:	68bb      	ldr	r3, [r7, #8]
 8014b6c:	2201      	movs	r2, #1
 8014b6e:	601a      	str	r2, [r3, #0]
 8014b70:	e002      	b.n	8014b78 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8014b72:	68bb      	ldr	r3, [r7, #8]
 8014b74:	2200      	movs	r2, #0
 8014b76:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014b78:	68bb      	ldr	r3, [r7, #8]
 8014b7a:	2202      	movs	r2, #2
 8014b7c:	4619      	mov	r1, r3
 8014b7e:	6878      	ldr	r0, [r7, #4]
 8014b80:	f000 fbb7 	bl	80152f2 <USBD_CtlSendData>
              break;
 8014b84:	e004      	b.n	8014b90 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8014b86:	6839      	ldr	r1, [r7, #0]
 8014b88:	6878      	ldr	r0, [r7, #4]
 8014b8a:	f000 fb41 	bl	8015210 <USBD_CtlError>
              break;
 8014b8e:	bf00      	nop
          }
          break;
 8014b90:	e004      	b.n	8014b9c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8014b92:	6839      	ldr	r1, [r7, #0]
 8014b94:	6878      	ldr	r0, [r7, #4]
 8014b96:	f000 fb3b 	bl	8015210 <USBD_CtlError>
          break;
 8014b9a:	bf00      	nop
      }
      break;
 8014b9c:	e004      	b.n	8014ba8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8014b9e:	6839      	ldr	r1, [r7, #0]
 8014ba0:	6878      	ldr	r0, [r7, #4]
 8014ba2:	f000 fb35 	bl	8015210 <USBD_CtlError>
      break;
 8014ba6:	bf00      	nop
  }

  return ret;
 8014ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8014baa:	4618      	mov	r0, r3
 8014bac:	3710      	adds	r7, #16
 8014bae:	46bd      	mov	sp, r7
 8014bb0:	bd80      	pop	{r7, pc}
	...

08014bb4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014bb4:	b580      	push	{r7, lr}
 8014bb6:	b084      	sub	sp, #16
 8014bb8:	af00      	add	r7, sp, #0
 8014bba:	6078      	str	r0, [r7, #4]
 8014bbc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014bbe:	2300      	movs	r3, #0
 8014bc0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8014bc2:	2300      	movs	r3, #0
 8014bc4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8014bca:	683b      	ldr	r3, [r7, #0]
 8014bcc:	885b      	ldrh	r3, [r3, #2]
 8014bce:	0a1b      	lsrs	r3, r3, #8
 8014bd0:	b29b      	uxth	r3, r3
 8014bd2:	3b01      	subs	r3, #1
 8014bd4:	2b06      	cmp	r3, #6
 8014bd6:	f200 8128 	bhi.w	8014e2a <USBD_GetDescriptor+0x276>
 8014bda:	a201      	add	r2, pc, #4	; (adr r2, 8014be0 <USBD_GetDescriptor+0x2c>)
 8014bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014be0:	08014bfd 	.word	0x08014bfd
 8014be4:	08014c15 	.word	0x08014c15
 8014be8:	08014c55 	.word	0x08014c55
 8014bec:	08014e2b 	.word	0x08014e2b
 8014bf0:	08014e2b 	.word	0x08014e2b
 8014bf4:	08014dcb 	.word	0x08014dcb
 8014bf8:	08014df7 	.word	0x08014df7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	687a      	ldr	r2, [r7, #4]
 8014c06:	7c12      	ldrb	r2, [r2, #16]
 8014c08:	f107 0108 	add.w	r1, r7, #8
 8014c0c:	4610      	mov	r0, r2
 8014c0e:	4798      	blx	r3
 8014c10:	60f8      	str	r0, [r7, #12]
      break;
 8014c12:	e112      	b.n	8014e3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014c14:	687b      	ldr	r3, [r7, #4]
 8014c16:	7c1b      	ldrb	r3, [r3, #16]
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d10d      	bne.n	8014c38 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014c24:	f107 0208 	add.w	r2, r7, #8
 8014c28:	4610      	mov	r0, r2
 8014c2a:	4798      	blx	r3
 8014c2c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	3301      	adds	r3, #1
 8014c32:	2202      	movs	r2, #2
 8014c34:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014c36:	e100      	b.n	8014e3a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c40:	f107 0208 	add.w	r2, r7, #8
 8014c44:	4610      	mov	r0, r2
 8014c46:	4798      	blx	r3
 8014c48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	3301      	adds	r3, #1
 8014c4e:	2202      	movs	r2, #2
 8014c50:	701a      	strb	r2, [r3, #0]
      break;
 8014c52:	e0f2      	b.n	8014e3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014c54:	683b      	ldr	r3, [r7, #0]
 8014c56:	885b      	ldrh	r3, [r3, #2]
 8014c58:	b2db      	uxtb	r3, r3
 8014c5a:	2b05      	cmp	r3, #5
 8014c5c:	f200 80ac 	bhi.w	8014db8 <USBD_GetDescriptor+0x204>
 8014c60:	a201      	add	r2, pc, #4	; (adr r2, 8014c68 <USBD_GetDescriptor+0xb4>)
 8014c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c66:	bf00      	nop
 8014c68:	08014c81 	.word	0x08014c81
 8014c6c:	08014cb5 	.word	0x08014cb5
 8014c70:	08014ce9 	.word	0x08014ce9
 8014c74:	08014d1d 	.word	0x08014d1d
 8014c78:	08014d51 	.word	0x08014d51
 8014c7c:	08014d85 	.word	0x08014d85
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014c86:	685b      	ldr	r3, [r3, #4]
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d00b      	beq.n	8014ca4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014c92:	685b      	ldr	r3, [r3, #4]
 8014c94:	687a      	ldr	r2, [r7, #4]
 8014c96:	7c12      	ldrb	r2, [r2, #16]
 8014c98:	f107 0108 	add.w	r1, r7, #8
 8014c9c:	4610      	mov	r0, r2
 8014c9e:	4798      	blx	r3
 8014ca0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014ca2:	e091      	b.n	8014dc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014ca4:	6839      	ldr	r1, [r7, #0]
 8014ca6:	6878      	ldr	r0, [r7, #4]
 8014ca8:	f000 fab2 	bl	8015210 <USBD_CtlError>
            err++;
 8014cac:	7afb      	ldrb	r3, [r7, #11]
 8014cae:	3301      	adds	r3, #1
 8014cb0:	72fb      	strb	r3, [r7, #11]
          break;
 8014cb2:	e089      	b.n	8014dc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014cba:	689b      	ldr	r3, [r3, #8]
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	d00b      	beq.n	8014cd8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014cc6:	689b      	ldr	r3, [r3, #8]
 8014cc8:	687a      	ldr	r2, [r7, #4]
 8014cca:	7c12      	ldrb	r2, [r2, #16]
 8014ccc:	f107 0108 	add.w	r1, r7, #8
 8014cd0:	4610      	mov	r0, r2
 8014cd2:	4798      	blx	r3
 8014cd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014cd6:	e077      	b.n	8014dc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014cd8:	6839      	ldr	r1, [r7, #0]
 8014cda:	6878      	ldr	r0, [r7, #4]
 8014cdc:	f000 fa98 	bl	8015210 <USBD_CtlError>
            err++;
 8014ce0:	7afb      	ldrb	r3, [r7, #11]
 8014ce2:	3301      	adds	r3, #1
 8014ce4:	72fb      	strb	r3, [r7, #11]
          break;
 8014ce6:	e06f      	b.n	8014dc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014cee:	68db      	ldr	r3, [r3, #12]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d00b      	beq.n	8014d0c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014cf4:	687b      	ldr	r3, [r7, #4]
 8014cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014cfa:	68db      	ldr	r3, [r3, #12]
 8014cfc:	687a      	ldr	r2, [r7, #4]
 8014cfe:	7c12      	ldrb	r2, [r2, #16]
 8014d00:	f107 0108 	add.w	r1, r7, #8
 8014d04:	4610      	mov	r0, r2
 8014d06:	4798      	blx	r3
 8014d08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014d0a:	e05d      	b.n	8014dc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014d0c:	6839      	ldr	r1, [r7, #0]
 8014d0e:	6878      	ldr	r0, [r7, #4]
 8014d10:	f000 fa7e 	bl	8015210 <USBD_CtlError>
            err++;
 8014d14:	7afb      	ldrb	r3, [r7, #11]
 8014d16:	3301      	adds	r3, #1
 8014d18:	72fb      	strb	r3, [r7, #11]
          break;
 8014d1a:	e055      	b.n	8014dc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d22:	691b      	ldr	r3, [r3, #16]
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d00b      	beq.n	8014d40 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d2e:	691b      	ldr	r3, [r3, #16]
 8014d30:	687a      	ldr	r2, [r7, #4]
 8014d32:	7c12      	ldrb	r2, [r2, #16]
 8014d34:	f107 0108 	add.w	r1, r7, #8
 8014d38:	4610      	mov	r0, r2
 8014d3a:	4798      	blx	r3
 8014d3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014d3e:	e043      	b.n	8014dc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014d40:	6839      	ldr	r1, [r7, #0]
 8014d42:	6878      	ldr	r0, [r7, #4]
 8014d44:	f000 fa64 	bl	8015210 <USBD_CtlError>
            err++;
 8014d48:	7afb      	ldrb	r3, [r7, #11]
 8014d4a:	3301      	adds	r3, #1
 8014d4c:	72fb      	strb	r3, [r7, #11]
          break;
 8014d4e:	e03b      	b.n	8014dc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d56:	695b      	ldr	r3, [r3, #20]
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	d00b      	beq.n	8014d74 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d62:	695b      	ldr	r3, [r3, #20]
 8014d64:	687a      	ldr	r2, [r7, #4]
 8014d66:	7c12      	ldrb	r2, [r2, #16]
 8014d68:	f107 0108 	add.w	r1, r7, #8
 8014d6c:	4610      	mov	r0, r2
 8014d6e:	4798      	blx	r3
 8014d70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014d72:	e029      	b.n	8014dc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014d74:	6839      	ldr	r1, [r7, #0]
 8014d76:	6878      	ldr	r0, [r7, #4]
 8014d78:	f000 fa4a 	bl	8015210 <USBD_CtlError>
            err++;
 8014d7c:	7afb      	ldrb	r3, [r7, #11]
 8014d7e:	3301      	adds	r3, #1
 8014d80:	72fb      	strb	r3, [r7, #11]
          break;
 8014d82:	e021      	b.n	8014dc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d8a:	699b      	ldr	r3, [r3, #24]
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d00b      	beq.n	8014da8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d96:	699b      	ldr	r3, [r3, #24]
 8014d98:	687a      	ldr	r2, [r7, #4]
 8014d9a:	7c12      	ldrb	r2, [r2, #16]
 8014d9c:	f107 0108 	add.w	r1, r7, #8
 8014da0:	4610      	mov	r0, r2
 8014da2:	4798      	blx	r3
 8014da4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014da6:	e00f      	b.n	8014dc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014da8:	6839      	ldr	r1, [r7, #0]
 8014daa:	6878      	ldr	r0, [r7, #4]
 8014dac:	f000 fa30 	bl	8015210 <USBD_CtlError>
            err++;
 8014db0:	7afb      	ldrb	r3, [r7, #11]
 8014db2:	3301      	adds	r3, #1
 8014db4:	72fb      	strb	r3, [r7, #11]
          break;
 8014db6:	e007      	b.n	8014dc8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8014db8:	6839      	ldr	r1, [r7, #0]
 8014dba:	6878      	ldr	r0, [r7, #4]
 8014dbc:	f000 fa28 	bl	8015210 <USBD_CtlError>
          err++;
 8014dc0:	7afb      	ldrb	r3, [r7, #11]
 8014dc2:	3301      	adds	r3, #1
 8014dc4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8014dc6:	bf00      	nop
      }
      break;
 8014dc8:	e037      	b.n	8014e3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	7c1b      	ldrb	r3, [r3, #16]
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d109      	bne.n	8014de6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014dda:	f107 0208 	add.w	r2, r7, #8
 8014dde:	4610      	mov	r0, r2
 8014de0:	4798      	blx	r3
 8014de2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014de4:	e029      	b.n	8014e3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8014de6:	6839      	ldr	r1, [r7, #0]
 8014de8:	6878      	ldr	r0, [r7, #4]
 8014dea:	f000 fa11 	bl	8015210 <USBD_CtlError>
        err++;
 8014dee:	7afb      	ldrb	r3, [r7, #11]
 8014df0:	3301      	adds	r3, #1
 8014df2:	72fb      	strb	r3, [r7, #11]
      break;
 8014df4:	e021      	b.n	8014e3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	7c1b      	ldrb	r3, [r3, #16]
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d10d      	bne.n	8014e1a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e06:	f107 0208 	add.w	r2, r7, #8
 8014e0a:	4610      	mov	r0, r2
 8014e0c:	4798      	blx	r3
 8014e0e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014e10:	68fb      	ldr	r3, [r7, #12]
 8014e12:	3301      	adds	r3, #1
 8014e14:	2207      	movs	r2, #7
 8014e16:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014e18:	e00f      	b.n	8014e3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8014e1a:	6839      	ldr	r1, [r7, #0]
 8014e1c:	6878      	ldr	r0, [r7, #4]
 8014e1e:	f000 f9f7 	bl	8015210 <USBD_CtlError>
        err++;
 8014e22:	7afb      	ldrb	r3, [r7, #11]
 8014e24:	3301      	adds	r3, #1
 8014e26:	72fb      	strb	r3, [r7, #11]
      break;
 8014e28:	e007      	b.n	8014e3a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8014e2a:	6839      	ldr	r1, [r7, #0]
 8014e2c:	6878      	ldr	r0, [r7, #4]
 8014e2e:	f000 f9ef 	bl	8015210 <USBD_CtlError>
      err++;
 8014e32:	7afb      	ldrb	r3, [r7, #11]
 8014e34:	3301      	adds	r3, #1
 8014e36:	72fb      	strb	r3, [r7, #11]
      break;
 8014e38:	bf00      	nop
  }

  if (err != 0U)
 8014e3a:	7afb      	ldrb	r3, [r7, #11]
 8014e3c:	2b00      	cmp	r3, #0
 8014e3e:	d11e      	bne.n	8014e7e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8014e40:	683b      	ldr	r3, [r7, #0]
 8014e42:	88db      	ldrh	r3, [r3, #6]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d016      	beq.n	8014e76 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8014e48:	893b      	ldrh	r3, [r7, #8]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d00e      	beq.n	8014e6c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8014e4e:	683b      	ldr	r3, [r7, #0]
 8014e50:	88da      	ldrh	r2, [r3, #6]
 8014e52:	893b      	ldrh	r3, [r7, #8]
 8014e54:	4293      	cmp	r3, r2
 8014e56:	bf28      	it	cs
 8014e58:	4613      	movcs	r3, r2
 8014e5a:	b29b      	uxth	r3, r3
 8014e5c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8014e5e:	893b      	ldrh	r3, [r7, #8]
 8014e60:	461a      	mov	r2, r3
 8014e62:	68f9      	ldr	r1, [r7, #12]
 8014e64:	6878      	ldr	r0, [r7, #4]
 8014e66:	f000 fa44 	bl	80152f2 <USBD_CtlSendData>
 8014e6a:	e009      	b.n	8014e80 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014e6c:	6839      	ldr	r1, [r7, #0]
 8014e6e:	6878      	ldr	r0, [r7, #4]
 8014e70:	f000 f9ce 	bl	8015210 <USBD_CtlError>
 8014e74:	e004      	b.n	8014e80 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8014e76:	6878      	ldr	r0, [r7, #4]
 8014e78:	f000 fa95 	bl	80153a6 <USBD_CtlSendStatus>
 8014e7c:	e000      	b.n	8014e80 <USBD_GetDescriptor+0x2cc>
    return;
 8014e7e:	bf00      	nop
  }
}
 8014e80:	3710      	adds	r7, #16
 8014e82:	46bd      	mov	sp, r7
 8014e84:	bd80      	pop	{r7, pc}
 8014e86:	bf00      	nop

08014e88 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014e88:	b580      	push	{r7, lr}
 8014e8a:	b084      	sub	sp, #16
 8014e8c:	af00      	add	r7, sp, #0
 8014e8e:	6078      	str	r0, [r7, #4]
 8014e90:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014e92:	683b      	ldr	r3, [r7, #0]
 8014e94:	889b      	ldrh	r3, [r3, #4]
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	d131      	bne.n	8014efe <USBD_SetAddress+0x76>
 8014e9a:	683b      	ldr	r3, [r7, #0]
 8014e9c:	88db      	ldrh	r3, [r3, #6]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d12d      	bne.n	8014efe <USBD_SetAddress+0x76>
 8014ea2:	683b      	ldr	r3, [r7, #0]
 8014ea4:	885b      	ldrh	r3, [r3, #2]
 8014ea6:	2b7f      	cmp	r3, #127	; 0x7f
 8014ea8:	d829      	bhi.n	8014efe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8014eaa:	683b      	ldr	r3, [r7, #0]
 8014eac:	885b      	ldrh	r3, [r3, #2]
 8014eae:	b2db      	uxtb	r3, r3
 8014eb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014eb4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014ebc:	b2db      	uxtb	r3, r3
 8014ebe:	2b03      	cmp	r3, #3
 8014ec0:	d104      	bne.n	8014ecc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8014ec2:	6839      	ldr	r1, [r7, #0]
 8014ec4:	6878      	ldr	r0, [r7, #4]
 8014ec6:	f000 f9a3 	bl	8015210 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014eca:	e01d      	b.n	8014f08 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	7bfa      	ldrb	r2, [r7, #15]
 8014ed0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014ed4:	7bfb      	ldrb	r3, [r7, #15]
 8014ed6:	4619      	mov	r1, r3
 8014ed8:	6878      	ldr	r0, [r7, #4]
 8014eda:	f003 fed3 	bl	8018c84 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014ede:	6878      	ldr	r0, [r7, #4]
 8014ee0:	f000 fa61 	bl	80153a6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014ee4:	7bfb      	ldrb	r3, [r7, #15]
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	d004      	beq.n	8014ef4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	2202      	movs	r2, #2
 8014eee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014ef2:	e009      	b.n	8014f08 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	2201      	movs	r2, #1
 8014ef8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014efc:	e004      	b.n	8014f08 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8014efe:	6839      	ldr	r1, [r7, #0]
 8014f00:	6878      	ldr	r0, [r7, #4]
 8014f02:	f000 f985 	bl	8015210 <USBD_CtlError>
  }
}
 8014f06:	bf00      	nop
 8014f08:	bf00      	nop
 8014f0a:	3710      	adds	r7, #16
 8014f0c:	46bd      	mov	sp, r7
 8014f0e:	bd80      	pop	{r7, pc}

08014f10 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014f10:	b580      	push	{r7, lr}
 8014f12:	b084      	sub	sp, #16
 8014f14:	af00      	add	r7, sp, #0
 8014f16:	6078      	str	r0, [r7, #4]
 8014f18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014f1a:	2300      	movs	r3, #0
 8014f1c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014f1e:	683b      	ldr	r3, [r7, #0]
 8014f20:	885b      	ldrh	r3, [r3, #2]
 8014f22:	b2da      	uxtb	r2, r3
 8014f24:	4b4c      	ldr	r3, [pc, #304]	; (8015058 <USBD_SetConfig+0x148>)
 8014f26:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014f28:	4b4b      	ldr	r3, [pc, #300]	; (8015058 <USBD_SetConfig+0x148>)
 8014f2a:	781b      	ldrb	r3, [r3, #0]
 8014f2c:	2b01      	cmp	r3, #1
 8014f2e:	d905      	bls.n	8014f3c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8014f30:	6839      	ldr	r1, [r7, #0]
 8014f32:	6878      	ldr	r0, [r7, #4]
 8014f34:	f000 f96c 	bl	8015210 <USBD_CtlError>
    return USBD_FAIL;
 8014f38:	2303      	movs	r3, #3
 8014f3a:	e088      	b.n	801504e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014f42:	b2db      	uxtb	r3, r3
 8014f44:	2b02      	cmp	r3, #2
 8014f46:	d002      	beq.n	8014f4e <USBD_SetConfig+0x3e>
 8014f48:	2b03      	cmp	r3, #3
 8014f4a:	d025      	beq.n	8014f98 <USBD_SetConfig+0x88>
 8014f4c:	e071      	b.n	8015032 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8014f4e:	4b42      	ldr	r3, [pc, #264]	; (8015058 <USBD_SetConfig+0x148>)
 8014f50:	781b      	ldrb	r3, [r3, #0]
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d01c      	beq.n	8014f90 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8014f56:	4b40      	ldr	r3, [pc, #256]	; (8015058 <USBD_SetConfig+0x148>)
 8014f58:	781b      	ldrb	r3, [r3, #0]
 8014f5a:	461a      	mov	r2, r3
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014f60:	4b3d      	ldr	r3, [pc, #244]	; (8015058 <USBD_SetConfig+0x148>)
 8014f62:	781b      	ldrb	r3, [r3, #0]
 8014f64:	4619      	mov	r1, r3
 8014f66:	6878      	ldr	r0, [r7, #4]
 8014f68:	f7ff f948 	bl	80141fc <USBD_SetClassConfig>
 8014f6c:	4603      	mov	r3, r0
 8014f6e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8014f70:	7bfb      	ldrb	r3, [r7, #15]
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d004      	beq.n	8014f80 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8014f76:	6839      	ldr	r1, [r7, #0]
 8014f78:	6878      	ldr	r0, [r7, #4]
 8014f7a:	f000 f949 	bl	8015210 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014f7e:	e065      	b.n	801504c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8014f80:	6878      	ldr	r0, [r7, #4]
 8014f82:	f000 fa10 	bl	80153a6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	2203      	movs	r2, #3
 8014f8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8014f8e:	e05d      	b.n	801504c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014f90:	6878      	ldr	r0, [r7, #4]
 8014f92:	f000 fa08 	bl	80153a6 <USBD_CtlSendStatus>
      break;
 8014f96:	e059      	b.n	801504c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014f98:	4b2f      	ldr	r3, [pc, #188]	; (8015058 <USBD_SetConfig+0x148>)
 8014f9a:	781b      	ldrb	r3, [r3, #0]
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	d112      	bne.n	8014fc6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	2202      	movs	r2, #2
 8014fa4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8014fa8:	4b2b      	ldr	r3, [pc, #172]	; (8015058 <USBD_SetConfig+0x148>)
 8014faa:	781b      	ldrb	r3, [r3, #0]
 8014fac:	461a      	mov	r2, r3
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014fb2:	4b29      	ldr	r3, [pc, #164]	; (8015058 <USBD_SetConfig+0x148>)
 8014fb4:	781b      	ldrb	r3, [r3, #0]
 8014fb6:	4619      	mov	r1, r3
 8014fb8:	6878      	ldr	r0, [r7, #4]
 8014fba:	f7ff f93b 	bl	8014234 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8014fbe:	6878      	ldr	r0, [r7, #4]
 8014fc0:	f000 f9f1 	bl	80153a6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014fc4:	e042      	b.n	801504c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8014fc6:	4b24      	ldr	r3, [pc, #144]	; (8015058 <USBD_SetConfig+0x148>)
 8014fc8:	781b      	ldrb	r3, [r3, #0]
 8014fca:	461a      	mov	r2, r3
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	685b      	ldr	r3, [r3, #4]
 8014fd0:	429a      	cmp	r2, r3
 8014fd2:	d02a      	beq.n	801502a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	685b      	ldr	r3, [r3, #4]
 8014fd8:	b2db      	uxtb	r3, r3
 8014fda:	4619      	mov	r1, r3
 8014fdc:	6878      	ldr	r0, [r7, #4]
 8014fde:	f7ff f929 	bl	8014234 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8014fe2:	4b1d      	ldr	r3, [pc, #116]	; (8015058 <USBD_SetConfig+0x148>)
 8014fe4:	781b      	ldrb	r3, [r3, #0]
 8014fe6:	461a      	mov	r2, r3
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014fec:	4b1a      	ldr	r3, [pc, #104]	; (8015058 <USBD_SetConfig+0x148>)
 8014fee:	781b      	ldrb	r3, [r3, #0]
 8014ff0:	4619      	mov	r1, r3
 8014ff2:	6878      	ldr	r0, [r7, #4]
 8014ff4:	f7ff f902 	bl	80141fc <USBD_SetClassConfig>
 8014ff8:	4603      	mov	r3, r0
 8014ffa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8014ffc:	7bfb      	ldrb	r3, [r7, #15]
 8014ffe:	2b00      	cmp	r3, #0
 8015000:	d00f      	beq.n	8015022 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8015002:	6839      	ldr	r1, [r7, #0]
 8015004:	6878      	ldr	r0, [r7, #4]
 8015006:	f000 f903 	bl	8015210 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	685b      	ldr	r3, [r3, #4]
 801500e:	b2db      	uxtb	r3, r3
 8015010:	4619      	mov	r1, r3
 8015012:	6878      	ldr	r0, [r7, #4]
 8015014:	f7ff f90e 	bl	8014234 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	2202      	movs	r2, #2
 801501c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8015020:	e014      	b.n	801504c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8015022:	6878      	ldr	r0, [r7, #4]
 8015024:	f000 f9bf 	bl	80153a6 <USBD_CtlSendStatus>
      break;
 8015028:	e010      	b.n	801504c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801502a:	6878      	ldr	r0, [r7, #4]
 801502c:	f000 f9bb 	bl	80153a6 <USBD_CtlSendStatus>
      break;
 8015030:	e00c      	b.n	801504c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8015032:	6839      	ldr	r1, [r7, #0]
 8015034:	6878      	ldr	r0, [r7, #4]
 8015036:	f000 f8eb 	bl	8015210 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801503a:	4b07      	ldr	r3, [pc, #28]	; (8015058 <USBD_SetConfig+0x148>)
 801503c:	781b      	ldrb	r3, [r3, #0]
 801503e:	4619      	mov	r1, r3
 8015040:	6878      	ldr	r0, [r7, #4]
 8015042:	f7ff f8f7 	bl	8014234 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8015046:	2303      	movs	r3, #3
 8015048:	73fb      	strb	r3, [r7, #15]
      break;
 801504a:	bf00      	nop
  }

  return ret;
 801504c:	7bfb      	ldrb	r3, [r7, #15]
}
 801504e:	4618      	mov	r0, r3
 8015050:	3710      	adds	r7, #16
 8015052:	46bd      	mov	sp, r7
 8015054:	bd80      	pop	{r7, pc}
 8015056:	bf00      	nop
 8015058:	200013f8 	.word	0x200013f8

0801505c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801505c:	b580      	push	{r7, lr}
 801505e:	b082      	sub	sp, #8
 8015060:	af00      	add	r7, sp, #0
 8015062:	6078      	str	r0, [r7, #4]
 8015064:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8015066:	683b      	ldr	r3, [r7, #0]
 8015068:	88db      	ldrh	r3, [r3, #6]
 801506a:	2b01      	cmp	r3, #1
 801506c:	d004      	beq.n	8015078 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801506e:	6839      	ldr	r1, [r7, #0]
 8015070:	6878      	ldr	r0, [r7, #4]
 8015072:	f000 f8cd 	bl	8015210 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8015076:	e023      	b.n	80150c0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801507e:	b2db      	uxtb	r3, r3
 8015080:	2b02      	cmp	r3, #2
 8015082:	dc02      	bgt.n	801508a <USBD_GetConfig+0x2e>
 8015084:	2b00      	cmp	r3, #0
 8015086:	dc03      	bgt.n	8015090 <USBD_GetConfig+0x34>
 8015088:	e015      	b.n	80150b6 <USBD_GetConfig+0x5a>
 801508a:	2b03      	cmp	r3, #3
 801508c:	d00b      	beq.n	80150a6 <USBD_GetConfig+0x4a>
 801508e:	e012      	b.n	80150b6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	2200      	movs	r2, #0
 8015094:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	3308      	adds	r3, #8
 801509a:	2201      	movs	r2, #1
 801509c:	4619      	mov	r1, r3
 801509e:	6878      	ldr	r0, [r7, #4]
 80150a0:	f000 f927 	bl	80152f2 <USBD_CtlSendData>
        break;
 80150a4:	e00c      	b.n	80150c0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	3304      	adds	r3, #4
 80150aa:	2201      	movs	r2, #1
 80150ac:	4619      	mov	r1, r3
 80150ae:	6878      	ldr	r0, [r7, #4]
 80150b0:	f000 f91f 	bl	80152f2 <USBD_CtlSendData>
        break;
 80150b4:	e004      	b.n	80150c0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80150b6:	6839      	ldr	r1, [r7, #0]
 80150b8:	6878      	ldr	r0, [r7, #4]
 80150ba:	f000 f8a9 	bl	8015210 <USBD_CtlError>
        break;
 80150be:	bf00      	nop
}
 80150c0:	bf00      	nop
 80150c2:	3708      	adds	r7, #8
 80150c4:	46bd      	mov	sp, r7
 80150c6:	bd80      	pop	{r7, pc}

080150c8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80150c8:	b580      	push	{r7, lr}
 80150ca:	b082      	sub	sp, #8
 80150cc:	af00      	add	r7, sp, #0
 80150ce:	6078      	str	r0, [r7, #4]
 80150d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80150d8:	b2db      	uxtb	r3, r3
 80150da:	3b01      	subs	r3, #1
 80150dc:	2b02      	cmp	r3, #2
 80150de:	d81e      	bhi.n	801511e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80150e0:	683b      	ldr	r3, [r7, #0]
 80150e2:	88db      	ldrh	r3, [r3, #6]
 80150e4:	2b02      	cmp	r3, #2
 80150e6:	d004      	beq.n	80150f2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80150e8:	6839      	ldr	r1, [r7, #0]
 80150ea:	6878      	ldr	r0, [r7, #4]
 80150ec:	f000 f890 	bl	8015210 <USBD_CtlError>
        break;
 80150f0:	e01a      	b.n	8015128 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	2201      	movs	r2, #1
 80150f6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80150fe:	2b00      	cmp	r3, #0
 8015100:	d005      	beq.n	801510e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	68db      	ldr	r3, [r3, #12]
 8015106:	f043 0202 	orr.w	r2, r3, #2
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	330c      	adds	r3, #12
 8015112:	2202      	movs	r2, #2
 8015114:	4619      	mov	r1, r3
 8015116:	6878      	ldr	r0, [r7, #4]
 8015118:	f000 f8eb 	bl	80152f2 <USBD_CtlSendData>
      break;
 801511c:	e004      	b.n	8015128 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801511e:	6839      	ldr	r1, [r7, #0]
 8015120:	6878      	ldr	r0, [r7, #4]
 8015122:	f000 f875 	bl	8015210 <USBD_CtlError>
      break;
 8015126:	bf00      	nop
  }
}
 8015128:	bf00      	nop
 801512a:	3708      	adds	r7, #8
 801512c:	46bd      	mov	sp, r7
 801512e:	bd80      	pop	{r7, pc}

08015130 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015130:	b580      	push	{r7, lr}
 8015132:	b082      	sub	sp, #8
 8015134:	af00      	add	r7, sp, #0
 8015136:	6078      	str	r0, [r7, #4]
 8015138:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801513a:	683b      	ldr	r3, [r7, #0]
 801513c:	885b      	ldrh	r3, [r3, #2]
 801513e:	2b01      	cmp	r3, #1
 8015140:	d106      	bne.n	8015150 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	2201      	movs	r2, #1
 8015146:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801514a:	6878      	ldr	r0, [r7, #4]
 801514c:	f000 f92b 	bl	80153a6 <USBD_CtlSendStatus>
  }
}
 8015150:	bf00      	nop
 8015152:	3708      	adds	r7, #8
 8015154:	46bd      	mov	sp, r7
 8015156:	bd80      	pop	{r7, pc}

08015158 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015158:	b580      	push	{r7, lr}
 801515a:	b082      	sub	sp, #8
 801515c:	af00      	add	r7, sp, #0
 801515e:	6078      	str	r0, [r7, #4]
 8015160:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015168:	b2db      	uxtb	r3, r3
 801516a:	3b01      	subs	r3, #1
 801516c:	2b02      	cmp	r3, #2
 801516e:	d80b      	bhi.n	8015188 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015170:	683b      	ldr	r3, [r7, #0]
 8015172:	885b      	ldrh	r3, [r3, #2]
 8015174:	2b01      	cmp	r3, #1
 8015176:	d10c      	bne.n	8015192 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	2200      	movs	r2, #0
 801517c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8015180:	6878      	ldr	r0, [r7, #4]
 8015182:	f000 f910 	bl	80153a6 <USBD_CtlSendStatus>
      }
      break;
 8015186:	e004      	b.n	8015192 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8015188:	6839      	ldr	r1, [r7, #0]
 801518a:	6878      	ldr	r0, [r7, #4]
 801518c:	f000 f840 	bl	8015210 <USBD_CtlError>
      break;
 8015190:	e000      	b.n	8015194 <USBD_ClrFeature+0x3c>
      break;
 8015192:	bf00      	nop
  }
}
 8015194:	bf00      	nop
 8015196:	3708      	adds	r7, #8
 8015198:	46bd      	mov	sp, r7
 801519a:	bd80      	pop	{r7, pc}

0801519c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801519c:	b580      	push	{r7, lr}
 801519e:	b084      	sub	sp, #16
 80151a0:	af00      	add	r7, sp, #0
 80151a2:	6078      	str	r0, [r7, #4]
 80151a4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80151a6:	683b      	ldr	r3, [r7, #0]
 80151a8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	781a      	ldrb	r2, [r3, #0]
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80151b2:	68fb      	ldr	r3, [r7, #12]
 80151b4:	3301      	adds	r3, #1
 80151b6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80151b8:	68fb      	ldr	r3, [r7, #12]
 80151ba:	781a      	ldrb	r2, [r3, #0]
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80151c0:	68fb      	ldr	r3, [r7, #12]
 80151c2:	3301      	adds	r3, #1
 80151c4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80151c6:	68f8      	ldr	r0, [r7, #12]
 80151c8:	f7ff fabb 	bl	8014742 <SWAPBYTE>
 80151cc:	4603      	mov	r3, r0
 80151ce:	461a      	mov	r2, r3
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80151d4:	68fb      	ldr	r3, [r7, #12]
 80151d6:	3301      	adds	r3, #1
 80151d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80151da:	68fb      	ldr	r3, [r7, #12]
 80151dc:	3301      	adds	r3, #1
 80151de:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80151e0:	68f8      	ldr	r0, [r7, #12]
 80151e2:	f7ff faae 	bl	8014742 <SWAPBYTE>
 80151e6:	4603      	mov	r3, r0
 80151e8:	461a      	mov	r2, r3
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80151ee:	68fb      	ldr	r3, [r7, #12]
 80151f0:	3301      	adds	r3, #1
 80151f2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80151f4:	68fb      	ldr	r3, [r7, #12]
 80151f6:	3301      	adds	r3, #1
 80151f8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80151fa:	68f8      	ldr	r0, [r7, #12]
 80151fc:	f7ff faa1 	bl	8014742 <SWAPBYTE>
 8015200:	4603      	mov	r3, r0
 8015202:	461a      	mov	r2, r3
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	80da      	strh	r2, [r3, #6]
}
 8015208:	bf00      	nop
 801520a:	3710      	adds	r7, #16
 801520c:	46bd      	mov	sp, r7
 801520e:	bd80      	pop	{r7, pc}

08015210 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015210:	b580      	push	{r7, lr}
 8015212:	b082      	sub	sp, #8
 8015214:	af00      	add	r7, sp, #0
 8015216:	6078      	str	r0, [r7, #4]
 8015218:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801521a:	2180      	movs	r1, #128	; 0x80
 801521c:	6878      	ldr	r0, [r7, #4]
 801521e:	f003 fc99 	bl	8018b54 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8015222:	2100      	movs	r1, #0
 8015224:	6878      	ldr	r0, [r7, #4]
 8015226:	f003 fc95 	bl	8018b54 <USBD_LL_StallEP>
}
 801522a:	bf00      	nop
 801522c:	3708      	adds	r7, #8
 801522e:	46bd      	mov	sp, r7
 8015230:	bd80      	pop	{r7, pc}

08015232 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8015232:	b580      	push	{r7, lr}
 8015234:	b086      	sub	sp, #24
 8015236:	af00      	add	r7, sp, #0
 8015238:	60f8      	str	r0, [r7, #12]
 801523a:	60b9      	str	r1, [r7, #8]
 801523c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801523e:	2300      	movs	r3, #0
 8015240:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8015242:	68fb      	ldr	r3, [r7, #12]
 8015244:	2b00      	cmp	r3, #0
 8015246:	d036      	beq.n	80152b6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8015248:	68fb      	ldr	r3, [r7, #12]
 801524a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801524c:	6938      	ldr	r0, [r7, #16]
 801524e:	f000 f836 	bl	80152be <USBD_GetLen>
 8015252:	4603      	mov	r3, r0
 8015254:	3301      	adds	r3, #1
 8015256:	b29b      	uxth	r3, r3
 8015258:	005b      	lsls	r3, r3, #1
 801525a:	b29a      	uxth	r2, r3
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8015260:	7dfb      	ldrb	r3, [r7, #23]
 8015262:	68ba      	ldr	r2, [r7, #8]
 8015264:	4413      	add	r3, r2
 8015266:	687a      	ldr	r2, [r7, #4]
 8015268:	7812      	ldrb	r2, [r2, #0]
 801526a:	701a      	strb	r2, [r3, #0]
  idx++;
 801526c:	7dfb      	ldrb	r3, [r7, #23]
 801526e:	3301      	adds	r3, #1
 8015270:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8015272:	7dfb      	ldrb	r3, [r7, #23]
 8015274:	68ba      	ldr	r2, [r7, #8]
 8015276:	4413      	add	r3, r2
 8015278:	2203      	movs	r2, #3
 801527a:	701a      	strb	r2, [r3, #0]
  idx++;
 801527c:	7dfb      	ldrb	r3, [r7, #23]
 801527e:	3301      	adds	r3, #1
 8015280:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8015282:	e013      	b.n	80152ac <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8015284:	7dfb      	ldrb	r3, [r7, #23]
 8015286:	68ba      	ldr	r2, [r7, #8]
 8015288:	4413      	add	r3, r2
 801528a:	693a      	ldr	r2, [r7, #16]
 801528c:	7812      	ldrb	r2, [r2, #0]
 801528e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8015290:	693b      	ldr	r3, [r7, #16]
 8015292:	3301      	adds	r3, #1
 8015294:	613b      	str	r3, [r7, #16]
    idx++;
 8015296:	7dfb      	ldrb	r3, [r7, #23]
 8015298:	3301      	adds	r3, #1
 801529a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801529c:	7dfb      	ldrb	r3, [r7, #23]
 801529e:	68ba      	ldr	r2, [r7, #8]
 80152a0:	4413      	add	r3, r2
 80152a2:	2200      	movs	r2, #0
 80152a4:	701a      	strb	r2, [r3, #0]
    idx++;
 80152a6:	7dfb      	ldrb	r3, [r7, #23]
 80152a8:	3301      	adds	r3, #1
 80152aa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80152ac:	693b      	ldr	r3, [r7, #16]
 80152ae:	781b      	ldrb	r3, [r3, #0]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d1e7      	bne.n	8015284 <USBD_GetString+0x52>
 80152b4:	e000      	b.n	80152b8 <USBD_GetString+0x86>
    return;
 80152b6:	bf00      	nop
  }
}
 80152b8:	3718      	adds	r7, #24
 80152ba:	46bd      	mov	sp, r7
 80152bc:	bd80      	pop	{r7, pc}

080152be <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80152be:	b480      	push	{r7}
 80152c0:	b085      	sub	sp, #20
 80152c2:	af00      	add	r7, sp, #0
 80152c4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80152c6:	2300      	movs	r3, #0
 80152c8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80152ca:	687b      	ldr	r3, [r7, #4]
 80152cc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80152ce:	e005      	b.n	80152dc <USBD_GetLen+0x1e>
  {
    len++;
 80152d0:	7bfb      	ldrb	r3, [r7, #15]
 80152d2:	3301      	adds	r3, #1
 80152d4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80152d6:	68bb      	ldr	r3, [r7, #8]
 80152d8:	3301      	adds	r3, #1
 80152da:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80152dc:	68bb      	ldr	r3, [r7, #8]
 80152de:	781b      	ldrb	r3, [r3, #0]
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	d1f5      	bne.n	80152d0 <USBD_GetLen+0x12>
  }

  return len;
 80152e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80152e6:	4618      	mov	r0, r3
 80152e8:	3714      	adds	r7, #20
 80152ea:	46bd      	mov	sp, r7
 80152ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152f0:	4770      	bx	lr

080152f2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80152f2:	b580      	push	{r7, lr}
 80152f4:	b084      	sub	sp, #16
 80152f6:	af00      	add	r7, sp, #0
 80152f8:	60f8      	str	r0, [r7, #12]
 80152fa:	60b9      	str	r1, [r7, #8]
 80152fc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	2202      	movs	r2, #2
 8015302:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8015306:	68fb      	ldr	r3, [r7, #12]
 8015308:	687a      	ldr	r2, [r7, #4]
 801530a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801530c:	68fb      	ldr	r3, [r7, #12]
 801530e:	687a      	ldr	r2, [r7, #4]
 8015310:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	68ba      	ldr	r2, [r7, #8]
 8015316:	2100      	movs	r1, #0
 8015318:	68f8      	ldr	r0, [r7, #12]
 801531a:	f003 fce9 	bl	8018cf0 <USBD_LL_Transmit>

  return USBD_OK;
 801531e:	2300      	movs	r3, #0
}
 8015320:	4618      	mov	r0, r3
 8015322:	3710      	adds	r7, #16
 8015324:	46bd      	mov	sp, r7
 8015326:	bd80      	pop	{r7, pc}

08015328 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8015328:	b580      	push	{r7, lr}
 801532a:	b084      	sub	sp, #16
 801532c:	af00      	add	r7, sp, #0
 801532e:	60f8      	str	r0, [r7, #12]
 8015330:	60b9      	str	r1, [r7, #8]
 8015332:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	68ba      	ldr	r2, [r7, #8]
 8015338:	2100      	movs	r1, #0
 801533a:	68f8      	ldr	r0, [r7, #12]
 801533c:	f003 fcd8 	bl	8018cf0 <USBD_LL_Transmit>

  return USBD_OK;
 8015340:	2300      	movs	r3, #0
}
 8015342:	4618      	mov	r0, r3
 8015344:	3710      	adds	r7, #16
 8015346:	46bd      	mov	sp, r7
 8015348:	bd80      	pop	{r7, pc}

0801534a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801534a:	b580      	push	{r7, lr}
 801534c:	b084      	sub	sp, #16
 801534e:	af00      	add	r7, sp, #0
 8015350:	60f8      	str	r0, [r7, #12]
 8015352:	60b9      	str	r1, [r7, #8]
 8015354:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8015356:	68fb      	ldr	r3, [r7, #12]
 8015358:	2203      	movs	r2, #3
 801535a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801535e:	68fb      	ldr	r3, [r7, #12]
 8015360:	687a      	ldr	r2, [r7, #4]
 8015362:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	687a      	ldr	r2, [r7, #4]
 801536a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	68ba      	ldr	r2, [r7, #8]
 8015372:	2100      	movs	r1, #0
 8015374:	68f8      	ldr	r0, [r7, #12]
 8015376:	f003 fcf3 	bl	8018d60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801537a:	2300      	movs	r3, #0
}
 801537c:	4618      	mov	r0, r3
 801537e:	3710      	adds	r7, #16
 8015380:	46bd      	mov	sp, r7
 8015382:	bd80      	pop	{r7, pc}

08015384 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8015384:	b580      	push	{r7, lr}
 8015386:	b084      	sub	sp, #16
 8015388:	af00      	add	r7, sp, #0
 801538a:	60f8      	str	r0, [r7, #12]
 801538c:	60b9      	str	r1, [r7, #8]
 801538e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	68ba      	ldr	r2, [r7, #8]
 8015394:	2100      	movs	r1, #0
 8015396:	68f8      	ldr	r0, [r7, #12]
 8015398:	f003 fce2 	bl	8018d60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801539c:	2300      	movs	r3, #0
}
 801539e:	4618      	mov	r0, r3
 80153a0:	3710      	adds	r7, #16
 80153a2:	46bd      	mov	sp, r7
 80153a4:	bd80      	pop	{r7, pc}

080153a6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80153a6:	b580      	push	{r7, lr}
 80153a8:	b082      	sub	sp, #8
 80153aa:	af00      	add	r7, sp, #0
 80153ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	2204      	movs	r2, #4
 80153b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80153b6:	2300      	movs	r3, #0
 80153b8:	2200      	movs	r2, #0
 80153ba:	2100      	movs	r1, #0
 80153bc:	6878      	ldr	r0, [r7, #4]
 80153be:	f003 fc97 	bl	8018cf0 <USBD_LL_Transmit>

  return USBD_OK;
 80153c2:	2300      	movs	r3, #0
}
 80153c4:	4618      	mov	r0, r3
 80153c6:	3708      	adds	r7, #8
 80153c8:	46bd      	mov	sp, r7
 80153ca:	bd80      	pop	{r7, pc}

080153cc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80153cc:	b580      	push	{r7, lr}
 80153ce:	b082      	sub	sp, #8
 80153d0:	af00      	add	r7, sp, #0
 80153d2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	2205      	movs	r2, #5
 80153d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80153dc:	2300      	movs	r3, #0
 80153de:	2200      	movs	r2, #0
 80153e0:	2100      	movs	r1, #0
 80153e2:	6878      	ldr	r0, [r7, #4]
 80153e4:	f003 fcbc 	bl	8018d60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80153e8:	2300      	movs	r3, #0
}
 80153ea:	4618      	mov	r0, r3
 80153ec:	3708      	adds	r7, #8
 80153ee:	46bd      	mov	sp, r7
 80153f0:	bd80      	pop	{r7, pc}
	...

080153f4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80153f4:	b580      	push	{r7, lr}
 80153f6:	b084      	sub	sp, #16
 80153f8:	af00      	add	r7, sp, #0
 80153fa:	4603      	mov	r3, r0
 80153fc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80153fe:	79fb      	ldrb	r3, [r7, #7]
 8015400:	4a08      	ldr	r2, [pc, #32]	; (8015424 <disk_status+0x30>)
 8015402:	009b      	lsls	r3, r3, #2
 8015404:	4413      	add	r3, r2
 8015406:	685b      	ldr	r3, [r3, #4]
 8015408:	685b      	ldr	r3, [r3, #4]
 801540a:	79fa      	ldrb	r2, [r7, #7]
 801540c:	4905      	ldr	r1, [pc, #20]	; (8015424 <disk_status+0x30>)
 801540e:	440a      	add	r2, r1
 8015410:	7a12      	ldrb	r2, [r2, #8]
 8015412:	4610      	mov	r0, r2
 8015414:	4798      	blx	r3
 8015416:	4603      	mov	r3, r0
 8015418:	73fb      	strb	r3, [r7, #15]
  return stat;
 801541a:	7bfb      	ldrb	r3, [r7, #15]
}
 801541c:	4618      	mov	r0, r3
 801541e:	3710      	adds	r7, #16
 8015420:	46bd      	mov	sp, r7
 8015422:	bd80      	pop	{r7, pc}
 8015424:	20001424 	.word	0x20001424

08015428 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8015428:	b580      	push	{r7, lr}
 801542a:	b084      	sub	sp, #16
 801542c:	af00      	add	r7, sp, #0
 801542e:	4603      	mov	r3, r0
 8015430:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8015432:	2300      	movs	r3, #0
 8015434:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8015436:	79fb      	ldrb	r3, [r7, #7]
 8015438:	4a0d      	ldr	r2, [pc, #52]	; (8015470 <disk_initialize+0x48>)
 801543a:	5cd3      	ldrb	r3, [r2, r3]
 801543c:	2b00      	cmp	r3, #0
 801543e:	d111      	bne.n	8015464 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8015440:	79fb      	ldrb	r3, [r7, #7]
 8015442:	4a0b      	ldr	r2, [pc, #44]	; (8015470 <disk_initialize+0x48>)
 8015444:	2101      	movs	r1, #1
 8015446:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8015448:	79fb      	ldrb	r3, [r7, #7]
 801544a:	4a09      	ldr	r2, [pc, #36]	; (8015470 <disk_initialize+0x48>)
 801544c:	009b      	lsls	r3, r3, #2
 801544e:	4413      	add	r3, r2
 8015450:	685b      	ldr	r3, [r3, #4]
 8015452:	681b      	ldr	r3, [r3, #0]
 8015454:	79fa      	ldrb	r2, [r7, #7]
 8015456:	4906      	ldr	r1, [pc, #24]	; (8015470 <disk_initialize+0x48>)
 8015458:	440a      	add	r2, r1
 801545a:	7a12      	ldrb	r2, [r2, #8]
 801545c:	4610      	mov	r0, r2
 801545e:	4798      	blx	r3
 8015460:	4603      	mov	r3, r0
 8015462:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8015464:	7bfb      	ldrb	r3, [r7, #15]
}
 8015466:	4618      	mov	r0, r3
 8015468:	3710      	adds	r7, #16
 801546a:	46bd      	mov	sp, r7
 801546c:	bd80      	pop	{r7, pc}
 801546e:	bf00      	nop
 8015470:	20001424 	.word	0x20001424

08015474 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8015474:	b590      	push	{r4, r7, lr}
 8015476:	b087      	sub	sp, #28
 8015478:	af00      	add	r7, sp, #0
 801547a:	60b9      	str	r1, [r7, #8]
 801547c:	607a      	str	r2, [r7, #4]
 801547e:	603b      	str	r3, [r7, #0]
 8015480:	4603      	mov	r3, r0
 8015482:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8015484:	7bfb      	ldrb	r3, [r7, #15]
 8015486:	4a0a      	ldr	r2, [pc, #40]	; (80154b0 <disk_read+0x3c>)
 8015488:	009b      	lsls	r3, r3, #2
 801548a:	4413      	add	r3, r2
 801548c:	685b      	ldr	r3, [r3, #4]
 801548e:	689c      	ldr	r4, [r3, #8]
 8015490:	7bfb      	ldrb	r3, [r7, #15]
 8015492:	4a07      	ldr	r2, [pc, #28]	; (80154b0 <disk_read+0x3c>)
 8015494:	4413      	add	r3, r2
 8015496:	7a18      	ldrb	r0, [r3, #8]
 8015498:	683b      	ldr	r3, [r7, #0]
 801549a:	687a      	ldr	r2, [r7, #4]
 801549c:	68b9      	ldr	r1, [r7, #8]
 801549e:	47a0      	blx	r4
 80154a0:	4603      	mov	r3, r0
 80154a2:	75fb      	strb	r3, [r7, #23]
  return res;
 80154a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80154a6:	4618      	mov	r0, r3
 80154a8:	371c      	adds	r7, #28
 80154aa:	46bd      	mov	sp, r7
 80154ac:	bd90      	pop	{r4, r7, pc}
 80154ae:	bf00      	nop
 80154b0:	20001424 	.word	0x20001424

080154b4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80154b4:	b590      	push	{r4, r7, lr}
 80154b6:	b087      	sub	sp, #28
 80154b8:	af00      	add	r7, sp, #0
 80154ba:	60b9      	str	r1, [r7, #8]
 80154bc:	607a      	str	r2, [r7, #4]
 80154be:	603b      	str	r3, [r7, #0]
 80154c0:	4603      	mov	r3, r0
 80154c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80154c4:	7bfb      	ldrb	r3, [r7, #15]
 80154c6:	4a0a      	ldr	r2, [pc, #40]	; (80154f0 <disk_write+0x3c>)
 80154c8:	009b      	lsls	r3, r3, #2
 80154ca:	4413      	add	r3, r2
 80154cc:	685b      	ldr	r3, [r3, #4]
 80154ce:	68dc      	ldr	r4, [r3, #12]
 80154d0:	7bfb      	ldrb	r3, [r7, #15]
 80154d2:	4a07      	ldr	r2, [pc, #28]	; (80154f0 <disk_write+0x3c>)
 80154d4:	4413      	add	r3, r2
 80154d6:	7a18      	ldrb	r0, [r3, #8]
 80154d8:	683b      	ldr	r3, [r7, #0]
 80154da:	687a      	ldr	r2, [r7, #4]
 80154dc:	68b9      	ldr	r1, [r7, #8]
 80154de:	47a0      	blx	r4
 80154e0:	4603      	mov	r3, r0
 80154e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80154e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80154e6:	4618      	mov	r0, r3
 80154e8:	371c      	adds	r7, #28
 80154ea:	46bd      	mov	sp, r7
 80154ec:	bd90      	pop	{r4, r7, pc}
 80154ee:	bf00      	nop
 80154f0:	20001424 	.word	0x20001424

080154f4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80154f4:	b580      	push	{r7, lr}
 80154f6:	b084      	sub	sp, #16
 80154f8:	af00      	add	r7, sp, #0
 80154fa:	4603      	mov	r3, r0
 80154fc:	603a      	str	r2, [r7, #0]
 80154fe:	71fb      	strb	r3, [r7, #7]
 8015500:	460b      	mov	r3, r1
 8015502:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8015504:	79fb      	ldrb	r3, [r7, #7]
 8015506:	4a09      	ldr	r2, [pc, #36]	; (801552c <disk_ioctl+0x38>)
 8015508:	009b      	lsls	r3, r3, #2
 801550a:	4413      	add	r3, r2
 801550c:	685b      	ldr	r3, [r3, #4]
 801550e:	691b      	ldr	r3, [r3, #16]
 8015510:	79fa      	ldrb	r2, [r7, #7]
 8015512:	4906      	ldr	r1, [pc, #24]	; (801552c <disk_ioctl+0x38>)
 8015514:	440a      	add	r2, r1
 8015516:	7a10      	ldrb	r0, [r2, #8]
 8015518:	79b9      	ldrb	r1, [r7, #6]
 801551a:	683a      	ldr	r2, [r7, #0]
 801551c:	4798      	blx	r3
 801551e:	4603      	mov	r3, r0
 8015520:	73fb      	strb	r3, [r7, #15]
  return res;
 8015522:	7bfb      	ldrb	r3, [r7, #15]
}
 8015524:	4618      	mov	r0, r3
 8015526:	3710      	adds	r7, #16
 8015528:	46bd      	mov	sp, r7
 801552a:	bd80      	pop	{r7, pc}
 801552c:	20001424 	.word	0x20001424

08015530 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8015530:	b480      	push	{r7}
 8015532:	b085      	sub	sp, #20
 8015534:	af00      	add	r7, sp, #0
 8015536:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8015538:	687b      	ldr	r3, [r7, #4]
 801553a:	3301      	adds	r3, #1
 801553c:	781b      	ldrb	r3, [r3, #0]
 801553e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8015540:	89fb      	ldrh	r3, [r7, #14]
 8015542:	021b      	lsls	r3, r3, #8
 8015544:	b21a      	sxth	r2, r3
 8015546:	687b      	ldr	r3, [r7, #4]
 8015548:	781b      	ldrb	r3, [r3, #0]
 801554a:	b21b      	sxth	r3, r3
 801554c:	4313      	orrs	r3, r2
 801554e:	b21b      	sxth	r3, r3
 8015550:	81fb      	strh	r3, [r7, #14]
	return rv;
 8015552:	89fb      	ldrh	r3, [r7, #14]
}
 8015554:	4618      	mov	r0, r3
 8015556:	3714      	adds	r7, #20
 8015558:	46bd      	mov	sp, r7
 801555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801555e:	4770      	bx	lr

08015560 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8015560:	b480      	push	{r7}
 8015562:	b085      	sub	sp, #20
 8015564:	af00      	add	r7, sp, #0
 8015566:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	3303      	adds	r3, #3
 801556c:	781b      	ldrb	r3, [r3, #0]
 801556e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8015570:	68fb      	ldr	r3, [r7, #12]
 8015572:	021b      	lsls	r3, r3, #8
 8015574:	687a      	ldr	r2, [r7, #4]
 8015576:	3202      	adds	r2, #2
 8015578:	7812      	ldrb	r2, [r2, #0]
 801557a:	4313      	orrs	r3, r2
 801557c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	021b      	lsls	r3, r3, #8
 8015582:	687a      	ldr	r2, [r7, #4]
 8015584:	3201      	adds	r2, #1
 8015586:	7812      	ldrb	r2, [r2, #0]
 8015588:	4313      	orrs	r3, r2
 801558a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	021b      	lsls	r3, r3, #8
 8015590:	687a      	ldr	r2, [r7, #4]
 8015592:	7812      	ldrb	r2, [r2, #0]
 8015594:	4313      	orrs	r3, r2
 8015596:	60fb      	str	r3, [r7, #12]
	return rv;
 8015598:	68fb      	ldr	r3, [r7, #12]
}
 801559a:	4618      	mov	r0, r3
 801559c:	3714      	adds	r7, #20
 801559e:	46bd      	mov	sp, r7
 80155a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155a4:	4770      	bx	lr

080155a6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80155a6:	b480      	push	{r7}
 80155a8:	b083      	sub	sp, #12
 80155aa:	af00      	add	r7, sp, #0
 80155ac:	6078      	str	r0, [r7, #4]
 80155ae:	460b      	mov	r3, r1
 80155b0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	1c5a      	adds	r2, r3, #1
 80155b6:	607a      	str	r2, [r7, #4]
 80155b8:	887a      	ldrh	r2, [r7, #2]
 80155ba:	b2d2      	uxtb	r2, r2
 80155bc:	701a      	strb	r2, [r3, #0]
 80155be:	887b      	ldrh	r3, [r7, #2]
 80155c0:	0a1b      	lsrs	r3, r3, #8
 80155c2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	1c5a      	adds	r2, r3, #1
 80155c8:	607a      	str	r2, [r7, #4]
 80155ca:	887a      	ldrh	r2, [r7, #2]
 80155cc:	b2d2      	uxtb	r2, r2
 80155ce:	701a      	strb	r2, [r3, #0]
}
 80155d0:	bf00      	nop
 80155d2:	370c      	adds	r7, #12
 80155d4:	46bd      	mov	sp, r7
 80155d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155da:	4770      	bx	lr

080155dc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80155dc:	b480      	push	{r7}
 80155de:	b083      	sub	sp, #12
 80155e0:	af00      	add	r7, sp, #0
 80155e2:	6078      	str	r0, [r7, #4]
 80155e4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	1c5a      	adds	r2, r3, #1
 80155ea:	607a      	str	r2, [r7, #4]
 80155ec:	683a      	ldr	r2, [r7, #0]
 80155ee:	b2d2      	uxtb	r2, r2
 80155f0:	701a      	strb	r2, [r3, #0]
 80155f2:	683b      	ldr	r3, [r7, #0]
 80155f4:	0a1b      	lsrs	r3, r3, #8
 80155f6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	1c5a      	adds	r2, r3, #1
 80155fc:	607a      	str	r2, [r7, #4]
 80155fe:	683a      	ldr	r2, [r7, #0]
 8015600:	b2d2      	uxtb	r2, r2
 8015602:	701a      	strb	r2, [r3, #0]
 8015604:	683b      	ldr	r3, [r7, #0]
 8015606:	0a1b      	lsrs	r3, r3, #8
 8015608:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	1c5a      	adds	r2, r3, #1
 801560e:	607a      	str	r2, [r7, #4]
 8015610:	683a      	ldr	r2, [r7, #0]
 8015612:	b2d2      	uxtb	r2, r2
 8015614:	701a      	strb	r2, [r3, #0]
 8015616:	683b      	ldr	r3, [r7, #0]
 8015618:	0a1b      	lsrs	r3, r3, #8
 801561a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	1c5a      	adds	r2, r3, #1
 8015620:	607a      	str	r2, [r7, #4]
 8015622:	683a      	ldr	r2, [r7, #0]
 8015624:	b2d2      	uxtb	r2, r2
 8015626:	701a      	strb	r2, [r3, #0]
}
 8015628:	bf00      	nop
 801562a:	370c      	adds	r7, #12
 801562c:	46bd      	mov	sp, r7
 801562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015632:	4770      	bx	lr

08015634 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8015634:	b480      	push	{r7}
 8015636:	b087      	sub	sp, #28
 8015638:	af00      	add	r7, sp, #0
 801563a:	60f8      	str	r0, [r7, #12]
 801563c:	60b9      	str	r1, [r7, #8]
 801563e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8015644:	68bb      	ldr	r3, [r7, #8]
 8015646:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	2b00      	cmp	r3, #0
 801564c:	d00d      	beq.n	801566a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801564e:	693a      	ldr	r2, [r7, #16]
 8015650:	1c53      	adds	r3, r2, #1
 8015652:	613b      	str	r3, [r7, #16]
 8015654:	697b      	ldr	r3, [r7, #20]
 8015656:	1c59      	adds	r1, r3, #1
 8015658:	6179      	str	r1, [r7, #20]
 801565a:	7812      	ldrb	r2, [r2, #0]
 801565c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801565e:	687b      	ldr	r3, [r7, #4]
 8015660:	3b01      	subs	r3, #1
 8015662:	607b      	str	r3, [r7, #4]
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	2b00      	cmp	r3, #0
 8015668:	d1f1      	bne.n	801564e <mem_cpy+0x1a>
	}
}
 801566a:	bf00      	nop
 801566c:	371c      	adds	r7, #28
 801566e:	46bd      	mov	sp, r7
 8015670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015674:	4770      	bx	lr

08015676 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8015676:	b480      	push	{r7}
 8015678:	b087      	sub	sp, #28
 801567a:	af00      	add	r7, sp, #0
 801567c:	60f8      	str	r0, [r7, #12]
 801567e:	60b9      	str	r1, [r7, #8]
 8015680:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8015686:	697b      	ldr	r3, [r7, #20]
 8015688:	1c5a      	adds	r2, r3, #1
 801568a:	617a      	str	r2, [r7, #20]
 801568c:	68ba      	ldr	r2, [r7, #8]
 801568e:	b2d2      	uxtb	r2, r2
 8015690:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	3b01      	subs	r3, #1
 8015696:	607b      	str	r3, [r7, #4]
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	2b00      	cmp	r3, #0
 801569c:	d1f3      	bne.n	8015686 <mem_set+0x10>
}
 801569e:	bf00      	nop
 80156a0:	bf00      	nop
 80156a2:	371c      	adds	r7, #28
 80156a4:	46bd      	mov	sp, r7
 80156a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156aa:	4770      	bx	lr

080156ac <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80156ac:	b480      	push	{r7}
 80156ae:	b089      	sub	sp, #36	; 0x24
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	60f8      	str	r0, [r7, #12]
 80156b4:	60b9      	str	r1, [r7, #8]
 80156b6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80156b8:	68fb      	ldr	r3, [r7, #12]
 80156ba:	61fb      	str	r3, [r7, #28]
 80156bc:	68bb      	ldr	r3, [r7, #8]
 80156be:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80156c0:	2300      	movs	r3, #0
 80156c2:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80156c4:	69fb      	ldr	r3, [r7, #28]
 80156c6:	1c5a      	adds	r2, r3, #1
 80156c8:	61fa      	str	r2, [r7, #28]
 80156ca:	781b      	ldrb	r3, [r3, #0]
 80156cc:	4619      	mov	r1, r3
 80156ce:	69bb      	ldr	r3, [r7, #24]
 80156d0:	1c5a      	adds	r2, r3, #1
 80156d2:	61ba      	str	r2, [r7, #24]
 80156d4:	781b      	ldrb	r3, [r3, #0]
 80156d6:	1acb      	subs	r3, r1, r3
 80156d8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	3b01      	subs	r3, #1
 80156de:	607b      	str	r3, [r7, #4]
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d002      	beq.n	80156ec <mem_cmp+0x40>
 80156e6:	697b      	ldr	r3, [r7, #20]
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d0eb      	beq.n	80156c4 <mem_cmp+0x18>

	return r;
 80156ec:	697b      	ldr	r3, [r7, #20]
}
 80156ee:	4618      	mov	r0, r3
 80156f0:	3724      	adds	r7, #36	; 0x24
 80156f2:	46bd      	mov	sp, r7
 80156f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156f8:	4770      	bx	lr

080156fa <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80156fa:	b480      	push	{r7}
 80156fc:	b083      	sub	sp, #12
 80156fe:	af00      	add	r7, sp, #0
 8015700:	6078      	str	r0, [r7, #4]
 8015702:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8015704:	e002      	b.n	801570c <chk_chr+0x12>
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	3301      	adds	r3, #1
 801570a:	607b      	str	r3, [r7, #4]
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	781b      	ldrb	r3, [r3, #0]
 8015710:	2b00      	cmp	r3, #0
 8015712:	d005      	beq.n	8015720 <chk_chr+0x26>
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	781b      	ldrb	r3, [r3, #0]
 8015718:	461a      	mov	r2, r3
 801571a:	683b      	ldr	r3, [r7, #0]
 801571c:	4293      	cmp	r3, r2
 801571e:	d1f2      	bne.n	8015706 <chk_chr+0xc>
	return *str;
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	781b      	ldrb	r3, [r3, #0]
}
 8015724:	4618      	mov	r0, r3
 8015726:	370c      	adds	r7, #12
 8015728:	46bd      	mov	sp, r7
 801572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801572e:	4770      	bx	lr

08015730 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8015730:	b480      	push	{r7}
 8015732:	b085      	sub	sp, #20
 8015734:	af00      	add	r7, sp, #0
 8015736:	6078      	str	r0, [r7, #4]
 8015738:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801573a:	2300      	movs	r3, #0
 801573c:	60bb      	str	r3, [r7, #8]
 801573e:	68bb      	ldr	r3, [r7, #8]
 8015740:	60fb      	str	r3, [r7, #12]
 8015742:	e029      	b.n	8015798 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8015744:	4a27      	ldr	r2, [pc, #156]	; (80157e4 <chk_lock+0xb4>)
 8015746:	68fb      	ldr	r3, [r7, #12]
 8015748:	011b      	lsls	r3, r3, #4
 801574a:	4413      	add	r3, r2
 801574c:	681b      	ldr	r3, [r3, #0]
 801574e:	2b00      	cmp	r3, #0
 8015750:	d01d      	beq.n	801578e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8015752:	4a24      	ldr	r2, [pc, #144]	; (80157e4 <chk_lock+0xb4>)
 8015754:	68fb      	ldr	r3, [r7, #12]
 8015756:	011b      	lsls	r3, r3, #4
 8015758:	4413      	add	r3, r2
 801575a:	681a      	ldr	r2, [r3, #0]
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	681b      	ldr	r3, [r3, #0]
 8015760:	429a      	cmp	r2, r3
 8015762:	d116      	bne.n	8015792 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8015764:	4a1f      	ldr	r2, [pc, #124]	; (80157e4 <chk_lock+0xb4>)
 8015766:	68fb      	ldr	r3, [r7, #12]
 8015768:	011b      	lsls	r3, r3, #4
 801576a:	4413      	add	r3, r2
 801576c:	3304      	adds	r3, #4
 801576e:	681a      	ldr	r2, [r3, #0]
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8015774:	429a      	cmp	r2, r3
 8015776:	d10c      	bne.n	8015792 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8015778:	4a1a      	ldr	r2, [pc, #104]	; (80157e4 <chk_lock+0xb4>)
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	011b      	lsls	r3, r3, #4
 801577e:	4413      	add	r3, r2
 8015780:	3308      	adds	r3, #8
 8015782:	681a      	ldr	r2, [r3, #0]
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8015788:	429a      	cmp	r2, r3
 801578a:	d102      	bne.n	8015792 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801578c:	e007      	b.n	801579e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801578e:	2301      	movs	r3, #1
 8015790:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8015792:	68fb      	ldr	r3, [r7, #12]
 8015794:	3301      	adds	r3, #1
 8015796:	60fb      	str	r3, [r7, #12]
 8015798:	68fb      	ldr	r3, [r7, #12]
 801579a:	2b01      	cmp	r3, #1
 801579c:	d9d2      	bls.n	8015744 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801579e:	68fb      	ldr	r3, [r7, #12]
 80157a0:	2b02      	cmp	r3, #2
 80157a2:	d109      	bne.n	80157b8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80157a4:	68bb      	ldr	r3, [r7, #8]
 80157a6:	2b00      	cmp	r3, #0
 80157a8:	d102      	bne.n	80157b0 <chk_lock+0x80>
 80157aa:	683b      	ldr	r3, [r7, #0]
 80157ac:	2b02      	cmp	r3, #2
 80157ae:	d101      	bne.n	80157b4 <chk_lock+0x84>
 80157b0:	2300      	movs	r3, #0
 80157b2:	e010      	b.n	80157d6 <chk_lock+0xa6>
 80157b4:	2312      	movs	r3, #18
 80157b6:	e00e      	b.n	80157d6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80157b8:	683b      	ldr	r3, [r7, #0]
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	d108      	bne.n	80157d0 <chk_lock+0xa0>
 80157be:	4a09      	ldr	r2, [pc, #36]	; (80157e4 <chk_lock+0xb4>)
 80157c0:	68fb      	ldr	r3, [r7, #12]
 80157c2:	011b      	lsls	r3, r3, #4
 80157c4:	4413      	add	r3, r2
 80157c6:	330c      	adds	r3, #12
 80157c8:	881b      	ldrh	r3, [r3, #0]
 80157ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80157ce:	d101      	bne.n	80157d4 <chk_lock+0xa4>
 80157d0:	2310      	movs	r3, #16
 80157d2:	e000      	b.n	80157d6 <chk_lock+0xa6>
 80157d4:	2300      	movs	r3, #0
}
 80157d6:	4618      	mov	r0, r3
 80157d8:	3714      	adds	r7, #20
 80157da:	46bd      	mov	sp, r7
 80157dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157e0:	4770      	bx	lr
 80157e2:	bf00      	nop
 80157e4:	20001404 	.word	0x20001404

080157e8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80157e8:	b480      	push	{r7}
 80157ea:	b083      	sub	sp, #12
 80157ec:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80157ee:	2300      	movs	r3, #0
 80157f0:	607b      	str	r3, [r7, #4]
 80157f2:	e002      	b.n	80157fa <enq_lock+0x12>
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	3301      	adds	r3, #1
 80157f8:	607b      	str	r3, [r7, #4]
 80157fa:	687b      	ldr	r3, [r7, #4]
 80157fc:	2b01      	cmp	r3, #1
 80157fe:	d806      	bhi.n	801580e <enq_lock+0x26>
 8015800:	4a09      	ldr	r2, [pc, #36]	; (8015828 <enq_lock+0x40>)
 8015802:	687b      	ldr	r3, [r7, #4]
 8015804:	011b      	lsls	r3, r3, #4
 8015806:	4413      	add	r3, r2
 8015808:	681b      	ldr	r3, [r3, #0]
 801580a:	2b00      	cmp	r3, #0
 801580c:	d1f2      	bne.n	80157f4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801580e:	687b      	ldr	r3, [r7, #4]
 8015810:	2b02      	cmp	r3, #2
 8015812:	bf14      	ite	ne
 8015814:	2301      	movne	r3, #1
 8015816:	2300      	moveq	r3, #0
 8015818:	b2db      	uxtb	r3, r3
}
 801581a:	4618      	mov	r0, r3
 801581c:	370c      	adds	r7, #12
 801581e:	46bd      	mov	sp, r7
 8015820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015824:	4770      	bx	lr
 8015826:	bf00      	nop
 8015828:	20001404 	.word	0x20001404

0801582c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801582c:	b480      	push	{r7}
 801582e:	b085      	sub	sp, #20
 8015830:	af00      	add	r7, sp, #0
 8015832:	6078      	str	r0, [r7, #4]
 8015834:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8015836:	2300      	movs	r3, #0
 8015838:	60fb      	str	r3, [r7, #12]
 801583a:	e01f      	b.n	801587c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801583c:	4a41      	ldr	r2, [pc, #260]	; (8015944 <inc_lock+0x118>)
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	011b      	lsls	r3, r3, #4
 8015842:	4413      	add	r3, r2
 8015844:	681a      	ldr	r2, [r3, #0]
 8015846:	687b      	ldr	r3, [r7, #4]
 8015848:	681b      	ldr	r3, [r3, #0]
 801584a:	429a      	cmp	r2, r3
 801584c:	d113      	bne.n	8015876 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801584e:	4a3d      	ldr	r2, [pc, #244]	; (8015944 <inc_lock+0x118>)
 8015850:	68fb      	ldr	r3, [r7, #12]
 8015852:	011b      	lsls	r3, r3, #4
 8015854:	4413      	add	r3, r2
 8015856:	3304      	adds	r3, #4
 8015858:	681a      	ldr	r2, [r3, #0]
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801585e:	429a      	cmp	r2, r3
 8015860:	d109      	bne.n	8015876 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8015862:	4a38      	ldr	r2, [pc, #224]	; (8015944 <inc_lock+0x118>)
 8015864:	68fb      	ldr	r3, [r7, #12]
 8015866:	011b      	lsls	r3, r3, #4
 8015868:	4413      	add	r3, r2
 801586a:	3308      	adds	r3, #8
 801586c:	681a      	ldr	r2, [r3, #0]
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8015872:	429a      	cmp	r2, r3
 8015874:	d006      	beq.n	8015884 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	3301      	adds	r3, #1
 801587a:	60fb      	str	r3, [r7, #12]
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	2b01      	cmp	r3, #1
 8015880:	d9dc      	bls.n	801583c <inc_lock+0x10>
 8015882:	e000      	b.n	8015886 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8015884:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8015886:	68fb      	ldr	r3, [r7, #12]
 8015888:	2b02      	cmp	r3, #2
 801588a:	d132      	bne.n	80158f2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801588c:	2300      	movs	r3, #0
 801588e:	60fb      	str	r3, [r7, #12]
 8015890:	e002      	b.n	8015898 <inc_lock+0x6c>
 8015892:	68fb      	ldr	r3, [r7, #12]
 8015894:	3301      	adds	r3, #1
 8015896:	60fb      	str	r3, [r7, #12]
 8015898:	68fb      	ldr	r3, [r7, #12]
 801589a:	2b01      	cmp	r3, #1
 801589c:	d806      	bhi.n	80158ac <inc_lock+0x80>
 801589e:	4a29      	ldr	r2, [pc, #164]	; (8015944 <inc_lock+0x118>)
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	011b      	lsls	r3, r3, #4
 80158a4:	4413      	add	r3, r2
 80158a6:	681b      	ldr	r3, [r3, #0]
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d1f2      	bne.n	8015892 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80158ac:	68fb      	ldr	r3, [r7, #12]
 80158ae:	2b02      	cmp	r3, #2
 80158b0:	d101      	bne.n	80158b6 <inc_lock+0x8a>
 80158b2:	2300      	movs	r3, #0
 80158b4:	e040      	b.n	8015938 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80158b6:	687b      	ldr	r3, [r7, #4]
 80158b8:	681a      	ldr	r2, [r3, #0]
 80158ba:	4922      	ldr	r1, [pc, #136]	; (8015944 <inc_lock+0x118>)
 80158bc:	68fb      	ldr	r3, [r7, #12]
 80158be:	011b      	lsls	r3, r3, #4
 80158c0:	440b      	add	r3, r1
 80158c2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	689a      	ldr	r2, [r3, #8]
 80158c8:	491e      	ldr	r1, [pc, #120]	; (8015944 <inc_lock+0x118>)
 80158ca:	68fb      	ldr	r3, [r7, #12]
 80158cc:	011b      	lsls	r3, r3, #4
 80158ce:	440b      	add	r3, r1
 80158d0:	3304      	adds	r3, #4
 80158d2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	695a      	ldr	r2, [r3, #20]
 80158d8:	491a      	ldr	r1, [pc, #104]	; (8015944 <inc_lock+0x118>)
 80158da:	68fb      	ldr	r3, [r7, #12]
 80158dc:	011b      	lsls	r3, r3, #4
 80158de:	440b      	add	r3, r1
 80158e0:	3308      	adds	r3, #8
 80158e2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80158e4:	4a17      	ldr	r2, [pc, #92]	; (8015944 <inc_lock+0x118>)
 80158e6:	68fb      	ldr	r3, [r7, #12]
 80158e8:	011b      	lsls	r3, r3, #4
 80158ea:	4413      	add	r3, r2
 80158ec:	330c      	adds	r3, #12
 80158ee:	2200      	movs	r2, #0
 80158f0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80158f2:	683b      	ldr	r3, [r7, #0]
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d009      	beq.n	801590c <inc_lock+0xe0>
 80158f8:	4a12      	ldr	r2, [pc, #72]	; (8015944 <inc_lock+0x118>)
 80158fa:	68fb      	ldr	r3, [r7, #12]
 80158fc:	011b      	lsls	r3, r3, #4
 80158fe:	4413      	add	r3, r2
 8015900:	330c      	adds	r3, #12
 8015902:	881b      	ldrh	r3, [r3, #0]
 8015904:	2b00      	cmp	r3, #0
 8015906:	d001      	beq.n	801590c <inc_lock+0xe0>
 8015908:	2300      	movs	r3, #0
 801590a:	e015      	b.n	8015938 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801590c:	683b      	ldr	r3, [r7, #0]
 801590e:	2b00      	cmp	r3, #0
 8015910:	d108      	bne.n	8015924 <inc_lock+0xf8>
 8015912:	4a0c      	ldr	r2, [pc, #48]	; (8015944 <inc_lock+0x118>)
 8015914:	68fb      	ldr	r3, [r7, #12]
 8015916:	011b      	lsls	r3, r3, #4
 8015918:	4413      	add	r3, r2
 801591a:	330c      	adds	r3, #12
 801591c:	881b      	ldrh	r3, [r3, #0]
 801591e:	3301      	adds	r3, #1
 8015920:	b29a      	uxth	r2, r3
 8015922:	e001      	b.n	8015928 <inc_lock+0xfc>
 8015924:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015928:	4906      	ldr	r1, [pc, #24]	; (8015944 <inc_lock+0x118>)
 801592a:	68fb      	ldr	r3, [r7, #12]
 801592c:	011b      	lsls	r3, r3, #4
 801592e:	440b      	add	r3, r1
 8015930:	330c      	adds	r3, #12
 8015932:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8015934:	68fb      	ldr	r3, [r7, #12]
 8015936:	3301      	adds	r3, #1
}
 8015938:	4618      	mov	r0, r3
 801593a:	3714      	adds	r7, #20
 801593c:	46bd      	mov	sp, r7
 801593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015942:	4770      	bx	lr
 8015944:	20001404 	.word	0x20001404

08015948 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8015948:	b480      	push	{r7}
 801594a:	b085      	sub	sp, #20
 801594c:	af00      	add	r7, sp, #0
 801594e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	3b01      	subs	r3, #1
 8015954:	607b      	str	r3, [r7, #4]
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	2b01      	cmp	r3, #1
 801595a:	d825      	bhi.n	80159a8 <dec_lock+0x60>
		n = Files[i].ctr;
 801595c:	4a17      	ldr	r2, [pc, #92]	; (80159bc <dec_lock+0x74>)
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	011b      	lsls	r3, r3, #4
 8015962:	4413      	add	r3, r2
 8015964:	330c      	adds	r3, #12
 8015966:	881b      	ldrh	r3, [r3, #0]
 8015968:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801596a:	89fb      	ldrh	r3, [r7, #14]
 801596c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015970:	d101      	bne.n	8015976 <dec_lock+0x2e>
 8015972:	2300      	movs	r3, #0
 8015974:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8015976:	89fb      	ldrh	r3, [r7, #14]
 8015978:	2b00      	cmp	r3, #0
 801597a:	d002      	beq.n	8015982 <dec_lock+0x3a>
 801597c:	89fb      	ldrh	r3, [r7, #14]
 801597e:	3b01      	subs	r3, #1
 8015980:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8015982:	4a0e      	ldr	r2, [pc, #56]	; (80159bc <dec_lock+0x74>)
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	011b      	lsls	r3, r3, #4
 8015988:	4413      	add	r3, r2
 801598a:	330c      	adds	r3, #12
 801598c:	89fa      	ldrh	r2, [r7, #14]
 801598e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8015990:	89fb      	ldrh	r3, [r7, #14]
 8015992:	2b00      	cmp	r3, #0
 8015994:	d105      	bne.n	80159a2 <dec_lock+0x5a>
 8015996:	4a09      	ldr	r2, [pc, #36]	; (80159bc <dec_lock+0x74>)
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	011b      	lsls	r3, r3, #4
 801599c:	4413      	add	r3, r2
 801599e:	2200      	movs	r2, #0
 80159a0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80159a2:	2300      	movs	r3, #0
 80159a4:	737b      	strb	r3, [r7, #13]
 80159a6:	e001      	b.n	80159ac <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80159a8:	2302      	movs	r3, #2
 80159aa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80159ac:	7b7b      	ldrb	r3, [r7, #13]
}
 80159ae:	4618      	mov	r0, r3
 80159b0:	3714      	adds	r7, #20
 80159b2:	46bd      	mov	sp, r7
 80159b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159b8:	4770      	bx	lr
 80159ba:	bf00      	nop
 80159bc:	20001404 	.word	0x20001404

080159c0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80159c0:	b480      	push	{r7}
 80159c2:	b085      	sub	sp, #20
 80159c4:	af00      	add	r7, sp, #0
 80159c6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80159c8:	2300      	movs	r3, #0
 80159ca:	60fb      	str	r3, [r7, #12]
 80159cc:	e010      	b.n	80159f0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80159ce:	4a0d      	ldr	r2, [pc, #52]	; (8015a04 <clear_lock+0x44>)
 80159d0:	68fb      	ldr	r3, [r7, #12]
 80159d2:	011b      	lsls	r3, r3, #4
 80159d4:	4413      	add	r3, r2
 80159d6:	681b      	ldr	r3, [r3, #0]
 80159d8:	687a      	ldr	r2, [r7, #4]
 80159da:	429a      	cmp	r2, r3
 80159dc:	d105      	bne.n	80159ea <clear_lock+0x2a>
 80159de:	4a09      	ldr	r2, [pc, #36]	; (8015a04 <clear_lock+0x44>)
 80159e0:	68fb      	ldr	r3, [r7, #12]
 80159e2:	011b      	lsls	r3, r3, #4
 80159e4:	4413      	add	r3, r2
 80159e6:	2200      	movs	r2, #0
 80159e8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80159ea:	68fb      	ldr	r3, [r7, #12]
 80159ec:	3301      	adds	r3, #1
 80159ee:	60fb      	str	r3, [r7, #12]
 80159f0:	68fb      	ldr	r3, [r7, #12]
 80159f2:	2b01      	cmp	r3, #1
 80159f4:	d9eb      	bls.n	80159ce <clear_lock+0xe>
	}
}
 80159f6:	bf00      	nop
 80159f8:	bf00      	nop
 80159fa:	3714      	adds	r7, #20
 80159fc:	46bd      	mov	sp, r7
 80159fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a02:	4770      	bx	lr
 8015a04:	20001404 	.word	0x20001404

08015a08 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8015a08:	b580      	push	{r7, lr}
 8015a0a:	b086      	sub	sp, #24
 8015a0c:	af00      	add	r7, sp, #0
 8015a0e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8015a10:	2300      	movs	r3, #0
 8015a12:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	78db      	ldrb	r3, [r3, #3]
 8015a18:	2b00      	cmp	r3, #0
 8015a1a:	d034      	beq.n	8015a86 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a20:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	7858      	ldrb	r0, [r3, #1]
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015a2c:	2301      	movs	r3, #1
 8015a2e:	697a      	ldr	r2, [r7, #20]
 8015a30:	f7ff fd40 	bl	80154b4 <disk_write>
 8015a34:	4603      	mov	r3, r0
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d002      	beq.n	8015a40 <sync_window+0x38>
			res = FR_DISK_ERR;
 8015a3a:	2301      	movs	r3, #1
 8015a3c:	73fb      	strb	r3, [r7, #15]
 8015a3e:	e022      	b.n	8015a86 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	2200      	movs	r2, #0
 8015a44:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8015a46:	687b      	ldr	r3, [r7, #4]
 8015a48:	6a1b      	ldr	r3, [r3, #32]
 8015a4a:	697a      	ldr	r2, [r7, #20]
 8015a4c:	1ad2      	subs	r2, r2, r3
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	699b      	ldr	r3, [r3, #24]
 8015a52:	429a      	cmp	r2, r3
 8015a54:	d217      	bcs.n	8015a86 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	789b      	ldrb	r3, [r3, #2]
 8015a5a:	613b      	str	r3, [r7, #16]
 8015a5c:	e010      	b.n	8015a80 <sync_window+0x78>
					wsect += fs->fsize;
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	699b      	ldr	r3, [r3, #24]
 8015a62:	697a      	ldr	r2, [r7, #20]
 8015a64:	4413      	add	r3, r2
 8015a66:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	7858      	ldrb	r0, [r3, #1]
 8015a6c:	687b      	ldr	r3, [r7, #4]
 8015a6e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015a72:	2301      	movs	r3, #1
 8015a74:	697a      	ldr	r2, [r7, #20]
 8015a76:	f7ff fd1d 	bl	80154b4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8015a7a:	693b      	ldr	r3, [r7, #16]
 8015a7c:	3b01      	subs	r3, #1
 8015a7e:	613b      	str	r3, [r7, #16]
 8015a80:	693b      	ldr	r3, [r7, #16]
 8015a82:	2b01      	cmp	r3, #1
 8015a84:	d8eb      	bhi.n	8015a5e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8015a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8015a88:	4618      	mov	r0, r3
 8015a8a:	3718      	adds	r7, #24
 8015a8c:	46bd      	mov	sp, r7
 8015a8e:	bd80      	pop	{r7, pc}

08015a90 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8015a90:	b580      	push	{r7, lr}
 8015a92:	b084      	sub	sp, #16
 8015a94:	af00      	add	r7, sp, #0
 8015a96:	6078      	str	r0, [r7, #4]
 8015a98:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8015a9a:	2300      	movs	r3, #0
 8015a9c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015aa2:	683a      	ldr	r2, [r7, #0]
 8015aa4:	429a      	cmp	r2, r3
 8015aa6:	d01b      	beq.n	8015ae0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8015aa8:	6878      	ldr	r0, [r7, #4]
 8015aaa:	f7ff ffad 	bl	8015a08 <sync_window>
 8015aae:	4603      	mov	r3, r0
 8015ab0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8015ab2:	7bfb      	ldrb	r3, [r7, #15]
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d113      	bne.n	8015ae0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	7858      	ldrb	r0, [r3, #1]
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015ac2:	2301      	movs	r3, #1
 8015ac4:	683a      	ldr	r2, [r7, #0]
 8015ac6:	f7ff fcd5 	bl	8015474 <disk_read>
 8015aca:	4603      	mov	r3, r0
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	d004      	beq.n	8015ada <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8015ad0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015ad4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8015ad6:	2301      	movs	r3, #1
 8015ad8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	683a      	ldr	r2, [r7, #0]
 8015ade:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8015ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ae2:	4618      	mov	r0, r3
 8015ae4:	3710      	adds	r7, #16
 8015ae6:	46bd      	mov	sp, r7
 8015ae8:	bd80      	pop	{r7, pc}
	...

08015aec <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8015aec:	b580      	push	{r7, lr}
 8015aee:	b084      	sub	sp, #16
 8015af0:	af00      	add	r7, sp, #0
 8015af2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8015af4:	6878      	ldr	r0, [r7, #4]
 8015af6:	f7ff ff87 	bl	8015a08 <sync_window>
 8015afa:	4603      	mov	r3, r0
 8015afc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8015afe:	7bfb      	ldrb	r3, [r7, #15]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d158      	bne.n	8015bb6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	781b      	ldrb	r3, [r3, #0]
 8015b08:	2b03      	cmp	r3, #3
 8015b0a:	d148      	bne.n	8015b9e <sync_fs+0xb2>
 8015b0c:	687b      	ldr	r3, [r7, #4]
 8015b0e:	791b      	ldrb	r3, [r3, #4]
 8015b10:	2b01      	cmp	r3, #1
 8015b12:	d144      	bne.n	8015b9e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	3330      	adds	r3, #48	; 0x30
 8015b18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015b1c:	2100      	movs	r1, #0
 8015b1e:	4618      	mov	r0, r3
 8015b20:	f7ff fda9 	bl	8015676 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	3330      	adds	r3, #48	; 0x30
 8015b28:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8015b2c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8015b30:	4618      	mov	r0, r3
 8015b32:	f7ff fd38 	bl	80155a6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	3330      	adds	r3, #48	; 0x30
 8015b3a:	4921      	ldr	r1, [pc, #132]	; (8015bc0 <sync_fs+0xd4>)
 8015b3c:	4618      	mov	r0, r3
 8015b3e:	f7ff fd4d 	bl	80155dc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8015b42:	687b      	ldr	r3, [r7, #4]
 8015b44:	3330      	adds	r3, #48	; 0x30
 8015b46:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8015b4a:	491e      	ldr	r1, [pc, #120]	; (8015bc4 <sync_fs+0xd8>)
 8015b4c:	4618      	mov	r0, r3
 8015b4e:	f7ff fd45 	bl	80155dc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	3330      	adds	r3, #48	; 0x30
 8015b56:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	691b      	ldr	r3, [r3, #16]
 8015b5e:	4619      	mov	r1, r3
 8015b60:	4610      	mov	r0, r2
 8015b62:	f7ff fd3b 	bl	80155dc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	3330      	adds	r3, #48	; 0x30
 8015b6a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	68db      	ldr	r3, [r3, #12]
 8015b72:	4619      	mov	r1, r3
 8015b74:	4610      	mov	r0, r2
 8015b76:	f7ff fd31 	bl	80155dc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8015b7a:	687b      	ldr	r3, [r7, #4]
 8015b7c:	69db      	ldr	r3, [r3, #28]
 8015b7e:	1c5a      	adds	r2, r3, #1
 8015b80:	687b      	ldr	r3, [r7, #4]
 8015b82:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	7858      	ldrb	r0, [r3, #1]
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015b8e:	687b      	ldr	r3, [r7, #4]
 8015b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015b92:	2301      	movs	r3, #1
 8015b94:	f7ff fc8e 	bl	80154b4 <disk_write>
			fs->fsi_flag = 0;
 8015b98:	687b      	ldr	r3, [r7, #4]
 8015b9a:	2200      	movs	r2, #0
 8015b9c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	785b      	ldrb	r3, [r3, #1]
 8015ba2:	2200      	movs	r2, #0
 8015ba4:	2100      	movs	r1, #0
 8015ba6:	4618      	mov	r0, r3
 8015ba8:	f7ff fca4 	bl	80154f4 <disk_ioctl>
 8015bac:	4603      	mov	r3, r0
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d001      	beq.n	8015bb6 <sync_fs+0xca>
 8015bb2:	2301      	movs	r3, #1
 8015bb4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8015bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8015bb8:	4618      	mov	r0, r3
 8015bba:	3710      	adds	r7, #16
 8015bbc:	46bd      	mov	sp, r7
 8015bbe:	bd80      	pop	{r7, pc}
 8015bc0:	41615252 	.word	0x41615252
 8015bc4:	61417272 	.word	0x61417272

08015bc8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8015bc8:	b480      	push	{r7}
 8015bca:	b083      	sub	sp, #12
 8015bcc:	af00      	add	r7, sp, #0
 8015bce:	6078      	str	r0, [r7, #4]
 8015bd0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8015bd2:	683b      	ldr	r3, [r7, #0]
 8015bd4:	3b02      	subs	r3, #2
 8015bd6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	695b      	ldr	r3, [r3, #20]
 8015bdc:	3b02      	subs	r3, #2
 8015bde:	683a      	ldr	r2, [r7, #0]
 8015be0:	429a      	cmp	r2, r3
 8015be2:	d301      	bcc.n	8015be8 <clust2sect+0x20>
 8015be4:	2300      	movs	r3, #0
 8015be6:	e008      	b.n	8015bfa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	895b      	ldrh	r3, [r3, #10]
 8015bec:	461a      	mov	r2, r3
 8015bee:	683b      	ldr	r3, [r7, #0]
 8015bf0:	fb03 f202 	mul.w	r2, r3, r2
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015bf8:	4413      	add	r3, r2
}
 8015bfa:	4618      	mov	r0, r3
 8015bfc:	370c      	adds	r7, #12
 8015bfe:	46bd      	mov	sp, r7
 8015c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c04:	4770      	bx	lr

08015c06 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8015c06:	b580      	push	{r7, lr}
 8015c08:	b086      	sub	sp, #24
 8015c0a:	af00      	add	r7, sp, #0
 8015c0c:	6078      	str	r0, [r7, #4]
 8015c0e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8015c10:	687b      	ldr	r3, [r7, #4]
 8015c12:	681b      	ldr	r3, [r3, #0]
 8015c14:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8015c16:	683b      	ldr	r3, [r7, #0]
 8015c18:	2b01      	cmp	r3, #1
 8015c1a:	d904      	bls.n	8015c26 <get_fat+0x20>
 8015c1c:	693b      	ldr	r3, [r7, #16]
 8015c1e:	695b      	ldr	r3, [r3, #20]
 8015c20:	683a      	ldr	r2, [r7, #0]
 8015c22:	429a      	cmp	r2, r3
 8015c24:	d302      	bcc.n	8015c2c <get_fat+0x26>
		val = 1;	/* Internal error */
 8015c26:	2301      	movs	r3, #1
 8015c28:	617b      	str	r3, [r7, #20]
 8015c2a:	e08f      	b.n	8015d4c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8015c2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015c30:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8015c32:	693b      	ldr	r3, [r7, #16]
 8015c34:	781b      	ldrb	r3, [r3, #0]
 8015c36:	2b03      	cmp	r3, #3
 8015c38:	d062      	beq.n	8015d00 <get_fat+0xfa>
 8015c3a:	2b03      	cmp	r3, #3
 8015c3c:	dc7c      	bgt.n	8015d38 <get_fat+0x132>
 8015c3e:	2b01      	cmp	r3, #1
 8015c40:	d002      	beq.n	8015c48 <get_fat+0x42>
 8015c42:	2b02      	cmp	r3, #2
 8015c44:	d042      	beq.n	8015ccc <get_fat+0xc6>
 8015c46:	e077      	b.n	8015d38 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8015c48:	683b      	ldr	r3, [r7, #0]
 8015c4a:	60fb      	str	r3, [r7, #12]
 8015c4c:	68fb      	ldr	r3, [r7, #12]
 8015c4e:	085b      	lsrs	r3, r3, #1
 8015c50:	68fa      	ldr	r2, [r7, #12]
 8015c52:	4413      	add	r3, r2
 8015c54:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015c56:	693b      	ldr	r3, [r7, #16]
 8015c58:	6a1a      	ldr	r2, [r3, #32]
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	0a5b      	lsrs	r3, r3, #9
 8015c5e:	4413      	add	r3, r2
 8015c60:	4619      	mov	r1, r3
 8015c62:	6938      	ldr	r0, [r7, #16]
 8015c64:	f7ff ff14 	bl	8015a90 <move_window>
 8015c68:	4603      	mov	r3, r0
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d167      	bne.n	8015d3e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8015c6e:	68fb      	ldr	r3, [r7, #12]
 8015c70:	1c5a      	adds	r2, r3, #1
 8015c72:	60fa      	str	r2, [r7, #12]
 8015c74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015c78:	693a      	ldr	r2, [r7, #16]
 8015c7a:	4413      	add	r3, r2
 8015c7c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015c80:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015c82:	693b      	ldr	r3, [r7, #16]
 8015c84:	6a1a      	ldr	r2, [r3, #32]
 8015c86:	68fb      	ldr	r3, [r7, #12]
 8015c88:	0a5b      	lsrs	r3, r3, #9
 8015c8a:	4413      	add	r3, r2
 8015c8c:	4619      	mov	r1, r3
 8015c8e:	6938      	ldr	r0, [r7, #16]
 8015c90:	f7ff fefe 	bl	8015a90 <move_window>
 8015c94:	4603      	mov	r3, r0
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	d153      	bne.n	8015d42 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8015c9a:	68fb      	ldr	r3, [r7, #12]
 8015c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015ca0:	693a      	ldr	r2, [r7, #16]
 8015ca2:	4413      	add	r3, r2
 8015ca4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015ca8:	021b      	lsls	r3, r3, #8
 8015caa:	461a      	mov	r2, r3
 8015cac:	68bb      	ldr	r3, [r7, #8]
 8015cae:	4313      	orrs	r3, r2
 8015cb0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8015cb2:	683b      	ldr	r3, [r7, #0]
 8015cb4:	f003 0301 	and.w	r3, r3, #1
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d002      	beq.n	8015cc2 <get_fat+0xbc>
 8015cbc:	68bb      	ldr	r3, [r7, #8]
 8015cbe:	091b      	lsrs	r3, r3, #4
 8015cc0:	e002      	b.n	8015cc8 <get_fat+0xc2>
 8015cc2:	68bb      	ldr	r3, [r7, #8]
 8015cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015cc8:	617b      	str	r3, [r7, #20]
			break;
 8015cca:	e03f      	b.n	8015d4c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015ccc:	693b      	ldr	r3, [r7, #16]
 8015cce:	6a1a      	ldr	r2, [r3, #32]
 8015cd0:	683b      	ldr	r3, [r7, #0]
 8015cd2:	0a1b      	lsrs	r3, r3, #8
 8015cd4:	4413      	add	r3, r2
 8015cd6:	4619      	mov	r1, r3
 8015cd8:	6938      	ldr	r0, [r7, #16]
 8015cda:	f7ff fed9 	bl	8015a90 <move_window>
 8015cde:	4603      	mov	r3, r0
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d130      	bne.n	8015d46 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8015ce4:	693b      	ldr	r3, [r7, #16]
 8015ce6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015cea:	683b      	ldr	r3, [r7, #0]
 8015cec:	005b      	lsls	r3, r3, #1
 8015cee:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8015cf2:	4413      	add	r3, r2
 8015cf4:	4618      	mov	r0, r3
 8015cf6:	f7ff fc1b 	bl	8015530 <ld_word>
 8015cfa:	4603      	mov	r3, r0
 8015cfc:	617b      	str	r3, [r7, #20]
			break;
 8015cfe:	e025      	b.n	8015d4c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015d00:	693b      	ldr	r3, [r7, #16]
 8015d02:	6a1a      	ldr	r2, [r3, #32]
 8015d04:	683b      	ldr	r3, [r7, #0]
 8015d06:	09db      	lsrs	r3, r3, #7
 8015d08:	4413      	add	r3, r2
 8015d0a:	4619      	mov	r1, r3
 8015d0c:	6938      	ldr	r0, [r7, #16]
 8015d0e:	f7ff febf 	bl	8015a90 <move_window>
 8015d12:	4603      	mov	r3, r0
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d118      	bne.n	8015d4a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8015d18:	693b      	ldr	r3, [r7, #16]
 8015d1a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015d1e:	683b      	ldr	r3, [r7, #0]
 8015d20:	009b      	lsls	r3, r3, #2
 8015d22:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8015d26:	4413      	add	r3, r2
 8015d28:	4618      	mov	r0, r3
 8015d2a:	f7ff fc19 	bl	8015560 <ld_dword>
 8015d2e:	4603      	mov	r3, r0
 8015d30:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8015d34:	617b      	str	r3, [r7, #20]
			break;
 8015d36:	e009      	b.n	8015d4c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8015d38:	2301      	movs	r3, #1
 8015d3a:	617b      	str	r3, [r7, #20]
 8015d3c:	e006      	b.n	8015d4c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015d3e:	bf00      	nop
 8015d40:	e004      	b.n	8015d4c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015d42:	bf00      	nop
 8015d44:	e002      	b.n	8015d4c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015d46:	bf00      	nop
 8015d48:	e000      	b.n	8015d4c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015d4a:	bf00      	nop
		}
	}

	return val;
 8015d4c:	697b      	ldr	r3, [r7, #20]
}
 8015d4e:	4618      	mov	r0, r3
 8015d50:	3718      	adds	r7, #24
 8015d52:	46bd      	mov	sp, r7
 8015d54:	bd80      	pop	{r7, pc}

08015d56 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8015d56:	b590      	push	{r4, r7, lr}
 8015d58:	b089      	sub	sp, #36	; 0x24
 8015d5a:	af00      	add	r7, sp, #0
 8015d5c:	60f8      	str	r0, [r7, #12]
 8015d5e:	60b9      	str	r1, [r7, #8]
 8015d60:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8015d62:	2302      	movs	r3, #2
 8015d64:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8015d66:	68bb      	ldr	r3, [r7, #8]
 8015d68:	2b01      	cmp	r3, #1
 8015d6a:	f240 80d2 	bls.w	8015f12 <put_fat+0x1bc>
 8015d6e:	68fb      	ldr	r3, [r7, #12]
 8015d70:	695b      	ldr	r3, [r3, #20]
 8015d72:	68ba      	ldr	r2, [r7, #8]
 8015d74:	429a      	cmp	r2, r3
 8015d76:	f080 80cc 	bcs.w	8015f12 <put_fat+0x1bc>
		switch (fs->fs_type) {
 8015d7a:	68fb      	ldr	r3, [r7, #12]
 8015d7c:	781b      	ldrb	r3, [r3, #0]
 8015d7e:	2b03      	cmp	r3, #3
 8015d80:	f000 8096 	beq.w	8015eb0 <put_fat+0x15a>
 8015d84:	2b03      	cmp	r3, #3
 8015d86:	f300 80cd 	bgt.w	8015f24 <put_fat+0x1ce>
 8015d8a:	2b01      	cmp	r3, #1
 8015d8c:	d002      	beq.n	8015d94 <put_fat+0x3e>
 8015d8e:	2b02      	cmp	r3, #2
 8015d90:	d06e      	beq.n	8015e70 <put_fat+0x11a>
 8015d92:	e0c7      	b.n	8015f24 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8015d94:	68bb      	ldr	r3, [r7, #8]
 8015d96:	61bb      	str	r3, [r7, #24]
 8015d98:	69bb      	ldr	r3, [r7, #24]
 8015d9a:	085b      	lsrs	r3, r3, #1
 8015d9c:	69ba      	ldr	r2, [r7, #24]
 8015d9e:	4413      	add	r3, r2
 8015da0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015da2:	68fb      	ldr	r3, [r7, #12]
 8015da4:	6a1a      	ldr	r2, [r3, #32]
 8015da6:	69bb      	ldr	r3, [r7, #24]
 8015da8:	0a5b      	lsrs	r3, r3, #9
 8015daa:	4413      	add	r3, r2
 8015dac:	4619      	mov	r1, r3
 8015dae:	68f8      	ldr	r0, [r7, #12]
 8015db0:	f7ff fe6e 	bl	8015a90 <move_window>
 8015db4:	4603      	mov	r3, r0
 8015db6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015db8:	7ffb      	ldrb	r3, [r7, #31]
 8015dba:	2b00      	cmp	r3, #0
 8015dbc:	f040 80ab 	bne.w	8015f16 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8015dc0:	68fb      	ldr	r3, [r7, #12]
 8015dc2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015dc6:	69bb      	ldr	r3, [r7, #24]
 8015dc8:	1c59      	adds	r1, r3, #1
 8015dca:	61b9      	str	r1, [r7, #24]
 8015dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015dd0:	4413      	add	r3, r2
 8015dd2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8015dd4:	68bb      	ldr	r3, [r7, #8]
 8015dd6:	f003 0301 	and.w	r3, r3, #1
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d00d      	beq.n	8015dfa <put_fat+0xa4>
 8015dde:	697b      	ldr	r3, [r7, #20]
 8015de0:	781b      	ldrb	r3, [r3, #0]
 8015de2:	b25b      	sxtb	r3, r3
 8015de4:	f003 030f 	and.w	r3, r3, #15
 8015de8:	b25a      	sxtb	r2, r3
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	b2db      	uxtb	r3, r3
 8015dee:	011b      	lsls	r3, r3, #4
 8015df0:	b25b      	sxtb	r3, r3
 8015df2:	4313      	orrs	r3, r2
 8015df4:	b25b      	sxtb	r3, r3
 8015df6:	b2db      	uxtb	r3, r3
 8015df8:	e001      	b.n	8015dfe <put_fat+0xa8>
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	b2db      	uxtb	r3, r3
 8015dfe:	697a      	ldr	r2, [r7, #20]
 8015e00:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015e02:	68fb      	ldr	r3, [r7, #12]
 8015e04:	2201      	movs	r2, #1
 8015e06:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015e08:	68fb      	ldr	r3, [r7, #12]
 8015e0a:	6a1a      	ldr	r2, [r3, #32]
 8015e0c:	69bb      	ldr	r3, [r7, #24]
 8015e0e:	0a5b      	lsrs	r3, r3, #9
 8015e10:	4413      	add	r3, r2
 8015e12:	4619      	mov	r1, r3
 8015e14:	68f8      	ldr	r0, [r7, #12]
 8015e16:	f7ff fe3b 	bl	8015a90 <move_window>
 8015e1a:	4603      	mov	r3, r0
 8015e1c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015e1e:	7ffb      	ldrb	r3, [r7, #31]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d17a      	bne.n	8015f1a <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8015e24:	68fb      	ldr	r3, [r7, #12]
 8015e26:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015e2a:	69bb      	ldr	r3, [r7, #24]
 8015e2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015e30:	4413      	add	r3, r2
 8015e32:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8015e34:	68bb      	ldr	r3, [r7, #8]
 8015e36:	f003 0301 	and.w	r3, r3, #1
 8015e3a:	2b00      	cmp	r3, #0
 8015e3c:	d003      	beq.n	8015e46 <put_fat+0xf0>
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	091b      	lsrs	r3, r3, #4
 8015e42:	b2db      	uxtb	r3, r3
 8015e44:	e00e      	b.n	8015e64 <put_fat+0x10e>
 8015e46:	697b      	ldr	r3, [r7, #20]
 8015e48:	781b      	ldrb	r3, [r3, #0]
 8015e4a:	b25b      	sxtb	r3, r3
 8015e4c:	f023 030f 	bic.w	r3, r3, #15
 8015e50:	b25a      	sxtb	r2, r3
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	0a1b      	lsrs	r3, r3, #8
 8015e56:	b25b      	sxtb	r3, r3
 8015e58:	f003 030f 	and.w	r3, r3, #15
 8015e5c:	b25b      	sxtb	r3, r3
 8015e5e:	4313      	orrs	r3, r2
 8015e60:	b25b      	sxtb	r3, r3
 8015e62:	b2db      	uxtb	r3, r3
 8015e64:	697a      	ldr	r2, [r7, #20]
 8015e66:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015e68:	68fb      	ldr	r3, [r7, #12]
 8015e6a:	2201      	movs	r2, #1
 8015e6c:	70da      	strb	r2, [r3, #3]
			break;
 8015e6e:	e059      	b.n	8015f24 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8015e70:	68fb      	ldr	r3, [r7, #12]
 8015e72:	6a1a      	ldr	r2, [r3, #32]
 8015e74:	68bb      	ldr	r3, [r7, #8]
 8015e76:	0a1b      	lsrs	r3, r3, #8
 8015e78:	4413      	add	r3, r2
 8015e7a:	4619      	mov	r1, r3
 8015e7c:	68f8      	ldr	r0, [r7, #12]
 8015e7e:	f7ff fe07 	bl	8015a90 <move_window>
 8015e82:	4603      	mov	r3, r0
 8015e84:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015e86:	7ffb      	ldrb	r3, [r7, #31]
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d148      	bne.n	8015f1e <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8015e8c:	68fb      	ldr	r3, [r7, #12]
 8015e8e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015e92:	68bb      	ldr	r3, [r7, #8]
 8015e94:	005b      	lsls	r3, r3, #1
 8015e96:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8015e9a:	4413      	add	r3, r2
 8015e9c:	687a      	ldr	r2, [r7, #4]
 8015e9e:	b292      	uxth	r2, r2
 8015ea0:	4611      	mov	r1, r2
 8015ea2:	4618      	mov	r0, r3
 8015ea4:	f7ff fb7f 	bl	80155a6 <st_word>
			fs->wflag = 1;
 8015ea8:	68fb      	ldr	r3, [r7, #12]
 8015eaa:	2201      	movs	r2, #1
 8015eac:	70da      	strb	r2, [r3, #3]
			break;
 8015eae:	e039      	b.n	8015f24 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8015eb0:	68fb      	ldr	r3, [r7, #12]
 8015eb2:	6a1a      	ldr	r2, [r3, #32]
 8015eb4:	68bb      	ldr	r3, [r7, #8]
 8015eb6:	09db      	lsrs	r3, r3, #7
 8015eb8:	4413      	add	r3, r2
 8015eba:	4619      	mov	r1, r3
 8015ebc:	68f8      	ldr	r0, [r7, #12]
 8015ebe:	f7ff fde7 	bl	8015a90 <move_window>
 8015ec2:	4603      	mov	r3, r0
 8015ec4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015ec6:	7ffb      	ldrb	r3, [r7, #31]
 8015ec8:	2b00      	cmp	r3, #0
 8015eca:	d12a      	bne.n	8015f22 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8015ed2:	68fb      	ldr	r3, [r7, #12]
 8015ed4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015ed8:	68bb      	ldr	r3, [r7, #8]
 8015eda:	009b      	lsls	r3, r3, #2
 8015edc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8015ee0:	4413      	add	r3, r2
 8015ee2:	4618      	mov	r0, r3
 8015ee4:	f7ff fb3c 	bl	8015560 <ld_dword>
 8015ee8:	4603      	mov	r3, r0
 8015eea:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8015eee:	4323      	orrs	r3, r4
 8015ef0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8015ef2:	68fb      	ldr	r3, [r7, #12]
 8015ef4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015ef8:	68bb      	ldr	r3, [r7, #8]
 8015efa:	009b      	lsls	r3, r3, #2
 8015efc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8015f00:	4413      	add	r3, r2
 8015f02:	6879      	ldr	r1, [r7, #4]
 8015f04:	4618      	mov	r0, r3
 8015f06:	f7ff fb69 	bl	80155dc <st_dword>
			fs->wflag = 1;
 8015f0a:	68fb      	ldr	r3, [r7, #12]
 8015f0c:	2201      	movs	r2, #1
 8015f0e:	70da      	strb	r2, [r3, #3]
			break;
 8015f10:	e008      	b.n	8015f24 <put_fat+0x1ce>
		}
	}
 8015f12:	bf00      	nop
 8015f14:	e006      	b.n	8015f24 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8015f16:	bf00      	nop
 8015f18:	e004      	b.n	8015f24 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8015f1a:	bf00      	nop
 8015f1c:	e002      	b.n	8015f24 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8015f1e:	bf00      	nop
 8015f20:	e000      	b.n	8015f24 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8015f22:	bf00      	nop
	return res;
 8015f24:	7ffb      	ldrb	r3, [r7, #31]
}
 8015f26:	4618      	mov	r0, r3
 8015f28:	3724      	adds	r7, #36	; 0x24
 8015f2a:	46bd      	mov	sp, r7
 8015f2c:	bd90      	pop	{r4, r7, pc}

08015f2e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8015f2e:	b580      	push	{r7, lr}
 8015f30:	b088      	sub	sp, #32
 8015f32:	af00      	add	r7, sp, #0
 8015f34:	60f8      	str	r0, [r7, #12]
 8015f36:	60b9      	str	r1, [r7, #8]
 8015f38:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8015f3a:	2300      	movs	r3, #0
 8015f3c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8015f3e:	68fb      	ldr	r3, [r7, #12]
 8015f40:	681b      	ldr	r3, [r3, #0]
 8015f42:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8015f44:	68bb      	ldr	r3, [r7, #8]
 8015f46:	2b01      	cmp	r3, #1
 8015f48:	d904      	bls.n	8015f54 <remove_chain+0x26>
 8015f4a:	69bb      	ldr	r3, [r7, #24]
 8015f4c:	695b      	ldr	r3, [r3, #20]
 8015f4e:	68ba      	ldr	r2, [r7, #8]
 8015f50:	429a      	cmp	r2, r3
 8015f52:	d301      	bcc.n	8015f58 <remove_chain+0x2a>
 8015f54:	2302      	movs	r3, #2
 8015f56:	e04b      	b.n	8015ff0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	d00c      	beq.n	8015f78 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8015f5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015f62:	6879      	ldr	r1, [r7, #4]
 8015f64:	69b8      	ldr	r0, [r7, #24]
 8015f66:	f7ff fef6 	bl	8015d56 <put_fat>
 8015f6a:	4603      	mov	r3, r0
 8015f6c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8015f6e:	7ffb      	ldrb	r3, [r7, #31]
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d001      	beq.n	8015f78 <remove_chain+0x4a>
 8015f74:	7ffb      	ldrb	r3, [r7, #31]
 8015f76:	e03b      	b.n	8015ff0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8015f78:	68b9      	ldr	r1, [r7, #8]
 8015f7a:	68f8      	ldr	r0, [r7, #12]
 8015f7c:	f7ff fe43 	bl	8015c06 <get_fat>
 8015f80:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8015f82:	697b      	ldr	r3, [r7, #20]
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	d031      	beq.n	8015fec <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8015f88:	697b      	ldr	r3, [r7, #20]
 8015f8a:	2b01      	cmp	r3, #1
 8015f8c:	d101      	bne.n	8015f92 <remove_chain+0x64>
 8015f8e:	2302      	movs	r3, #2
 8015f90:	e02e      	b.n	8015ff0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8015f92:	697b      	ldr	r3, [r7, #20]
 8015f94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015f98:	d101      	bne.n	8015f9e <remove_chain+0x70>
 8015f9a:	2301      	movs	r3, #1
 8015f9c:	e028      	b.n	8015ff0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8015f9e:	2200      	movs	r2, #0
 8015fa0:	68b9      	ldr	r1, [r7, #8]
 8015fa2:	69b8      	ldr	r0, [r7, #24]
 8015fa4:	f7ff fed7 	bl	8015d56 <put_fat>
 8015fa8:	4603      	mov	r3, r0
 8015faa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8015fac:	7ffb      	ldrb	r3, [r7, #31]
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d001      	beq.n	8015fb6 <remove_chain+0x88>
 8015fb2:	7ffb      	ldrb	r3, [r7, #31]
 8015fb4:	e01c      	b.n	8015ff0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8015fb6:	69bb      	ldr	r3, [r7, #24]
 8015fb8:	691a      	ldr	r2, [r3, #16]
 8015fba:	69bb      	ldr	r3, [r7, #24]
 8015fbc:	695b      	ldr	r3, [r3, #20]
 8015fbe:	3b02      	subs	r3, #2
 8015fc0:	429a      	cmp	r2, r3
 8015fc2:	d20b      	bcs.n	8015fdc <remove_chain+0xae>
			fs->free_clst++;
 8015fc4:	69bb      	ldr	r3, [r7, #24]
 8015fc6:	691b      	ldr	r3, [r3, #16]
 8015fc8:	1c5a      	adds	r2, r3, #1
 8015fca:	69bb      	ldr	r3, [r7, #24]
 8015fcc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8015fce:	69bb      	ldr	r3, [r7, #24]
 8015fd0:	791b      	ldrb	r3, [r3, #4]
 8015fd2:	f043 0301 	orr.w	r3, r3, #1
 8015fd6:	b2da      	uxtb	r2, r3
 8015fd8:	69bb      	ldr	r3, [r7, #24]
 8015fda:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8015fdc:	697b      	ldr	r3, [r7, #20]
 8015fde:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8015fe0:	69bb      	ldr	r3, [r7, #24]
 8015fe2:	695b      	ldr	r3, [r3, #20]
 8015fe4:	68ba      	ldr	r2, [r7, #8]
 8015fe6:	429a      	cmp	r2, r3
 8015fe8:	d3c6      	bcc.n	8015f78 <remove_chain+0x4a>
 8015fea:	e000      	b.n	8015fee <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8015fec:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8015fee:	2300      	movs	r3, #0
}
 8015ff0:	4618      	mov	r0, r3
 8015ff2:	3720      	adds	r7, #32
 8015ff4:	46bd      	mov	sp, r7
 8015ff6:	bd80      	pop	{r7, pc}

08015ff8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8015ff8:	b580      	push	{r7, lr}
 8015ffa:	b088      	sub	sp, #32
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	6078      	str	r0, [r7, #4]
 8016000:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	681b      	ldr	r3, [r3, #0]
 8016006:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8016008:	683b      	ldr	r3, [r7, #0]
 801600a:	2b00      	cmp	r3, #0
 801600c:	d10d      	bne.n	801602a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801600e:	693b      	ldr	r3, [r7, #16]
 8016010:	68db      	ldr	r3, [r3, #12]
 8016012:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8016014:	69bb      	ldr	r3, [r7, #24]
 8016016:	2b00      	cmp	r3, #0
 8016018:	d004      	beq.n	8016024 <create_chain+0x2c>
 801601a:	693b      	ldr	r3, [r7, #16]
 801601c:	695b      	ldr	r3, [r3, #20]
 801601e:	69ba      	ldr	r2, [r7, #24]
 8016020:	429a      	cmp	r2, r3
 8016022:	d31b      	bcc.n	801605c <create_chain+0x64>
 8016024:	2301      	movs	r3, #1
 8016026:	61bb      	str	r3, [r7, #24]
 8016028:	e018      	b.n	801605c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 801602a:	6839      	ldr	r1, [r7, #0]
 801602c:	6878      	ldr	r0, [r7, #4]
 801602e:	f7ff fdea 	bl	8015c06 <get_fat>
 8016032:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8016034:	68fb      	ldr	r3, [r7, #12]
 8016036:	2b01      	cmp	r3, #1
 8016038:	d801      	bhi.n	801603e <create_chain+0x46>
 801603a:	2301      	movs	r3, #1
 801603c:	e070      	b.n	8016120 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801603e:	68fb      	ldr	r3, [r7, #12]
 8016040:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016044:	d101      	bne.n	801604a <create_chain+0x52>
 8016046:	68fb      	ldr	r3, [r7, #12]
 8016048:	e06a      	b.n	8016120 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801604a:	693b      	ldr	r3, [r7, #16]
 801604c:	695b      	ldr	r3, [r3, #20]
 801604e:	68fa      	ldr	r2, [r7, #12]
 8016050:	429a      	cmp	r2, r3
 8016052:	d201      	bcs.n	8016058 <create_chain+0x60>
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	e063      	b.n	8016120 <create_chain+0x128>
		scl = clst;
 8016058:	683b      	ldr	r3, [r7, #0]
 801605a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 801605c:	69bb      	ldr	r3, [r7, #24]
 801605e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8016060:	69fb      	ldr	r3, [r7, #28]
 8016062:	3301      	adds	r3, #1
 8016064:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8016066:	693b      	ldr	r3, [r7, #16]
 8016068:	695b      	ldr	r3, [r3, #20]
 801606a:	69fa      	ldr	r2, [r7, #28]
 801606c:	429a      	cmp	r2, r3
 801606e:	d307      	bcc.n	8016080 <create_chain+0x88>
				ncl = 2;
 8016070:	2302      	movs	r3, #2
 8016072:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8016074:	69fa      	ldr	r2, [r7, #28]
 8016076:	69bb      	ldr	r3, [r7, #24]
 8016078:	429a      	cmp	r2, r3
 801607a:	d901      	bls.n	8016080 <create_chain+0x88>
 801607c:	2300      	movs	r3, #0
 801607e:	e04f      	b.n	8016120 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8016080:	69f9      	ldr	r1, [r7, #28]
 8016082:	6878      	ldr	r0, [r7, #4]
 8016084:	f7ff fdbf 	bl	8015c06 <get_fat>
 8016088:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801608a:	68fb      	ldr	r3, [r7, #12]
 801608c:	2b00      	cmp	r3, #0
 801608e:	d00e      	beq.n	80160ae <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8016090:	68fb      	ldr	r3, [r7, #12]
 8016092:	2b01      	cmp	r3, #1
 8016094:	d003      	beq.n	801609e <create_chain+0xa6>
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801609c:	d101      	bne.n	80160a2 <create_chain+0xaa>
 801609e:	68fb      	ldr	r3, [r7, #12]
 80160a0:	e03e      	b.n	8016120 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80160a2:	69fa      	ldr	r2, [r7, #28]
 80160a4:	69bb      	ldr	r3, [r7, #24]
 80160a6:	429a      	cmp	r2, r3
 80160a8:	d1da      	bne.n	8016060 <create_chain+0x68>
 80160aa:	2300      	movs	r3, #0
 80160ac:	e038      	b.n	8016120 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80160ae:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80160b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80160b4:	69f9      	ldr	r1, [r7, #28]
 80160b6:	6938      	ldr	r0, [r7, #16]
 80160b8:	f7ff fe4d 	bl	8015d56 <put_fat>
 80160bc:	4603      	mov	r3, r0
 80160be:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80160c0:	7dfb      	ldrb	r3, [r7, #23]
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d109      	bne.n	80160da <create_chain+0xe2>
 80160c6:	683b      	ldr	r3, [r7, #0]
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	d006      	beq.n	80160da <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80160cc:	69fa      	ldr	r2, [r7, #28]
 80160ce:	6839      	ldr	r1, [r7, #0]
 80160d0:	6938      	ldr	r0, [r7, #16]
 80160d2:	f7ff fe40 	bl	8015d56 <put_fat>
 80160d6:	4603      	mov	r3, r0
 80160d8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80160da:	7dfb      	ldrb	r3, [r7, #23]
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d116      	bne.n	801610e <create_chain+0x116>
		fs->last_clst = ncl;
 80160e0:	693b      	ldr	r3, [r7, #16]
 80160e2:	69fa      	ldr	r2, [r7, #28]
 80160e4:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80160e6:	693b      	ldr	r3, [r7, #16]
 80160e8:	691a      	ldr	r2, [r3, #16]
 80160ea:	693b      	ldr	r3, [r7, #16]
 80160ec:	695b      	ldr	r3, [r3, #20]
 80160ee:	3b02      	subs	r3, #2
 80160f0:	429a      	cmp	r2, r3
 80160f2:	d804      	bhi.n	80160fe <create_chain+0x106>
 80160f4:	693b      	ldr	r3, [r7, #16]
 80160f6:	691b      	ldr	r3, [r3, #16]
 80160f8:	1e5a      	subs	r2, r3, #1
 80160fa:	693b      	ldr	r3, [r7, #16]
 80160fc:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80160fe:	693b      	ldr	r3, [r7, #16]
 8016100:	791b      	ldrb	r3, [r3, #4]
 8016102:	f043 0301 	orr.w	r3, r3, #1
 8016106:	b2da      	uxtb	r2, r3
 8016108:	693b      	ldr	r3, [r7, #16]
 801610a:	711a      	strb	r2, [r3, #4]
 801610c:	e007      	b.n	801611e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801610e:	7dfb      	ldrb	r3, [r7, #23]
 8016110:	2b01      	cmp	r3, #1
 8016112:	d102      	bne.n	801611a <create_chain+0x122>
 8016114:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016118:	e000      	b.n	801611c <create_chain+0x124>
 801611a:	2301      	movs	r3, #1
 801611c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801611e:	69fb      	ldr	r3, [r7, #28]
}
 8016120:	4618      	mov	r0, r3
 8016122:	3720      	adds	r7, #32
 8016124:	46bd      	mov	sp, r7
 8016126:	bd80      	pop	{r7, pc}

08016128 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8016128:	b480      	push	{r7}
 801612a:	b087      	sub	sp, #28
 801612c:	af00      	add	r7, sp, #0
 801612e:	6078      	str	r0, [r7, #4]
 8016130:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	681b      	ldr	r3, [r3, #0]
 8016136:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801613c:	3304      	adds	r3, #4
 801613e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8016140:	683b      	ldr	r3, [r7, #0]
 8016142:	0a5b      	lsrs	r3, r3, #9
 8016144:	68fa      	ldr	r2, [r7, #12]
 8016146:	8952      	ldrh	r2, [r2, #10]
 8016148:	fbb3 f3f2 	udiv	r3, r3, r2
 801614c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801614e:	693b      	ldr	r3, [r7, #16]
 8016150:	1d1a      	adds	r2, r3, #4
 8016152:	613a      	str	r2, [r7, #16]
 8016154:	681b      	ldr	r3, [r3, #0]
 8016156:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8016158:	68bb      	ldr	r3, [r7, #8]
 801615a:	2b00      	cmp	r3, #0
 801615c:	d101      	bne.n	8016162 <clmt_clust+0x3a>
 801615e:	2300      	movs	r3, #0
 8016160:	e010      	b.n	8016184 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8016162:	697a      	ldr	r2, [r7, #20]
 8016164:	68bb      	ldr	r3, [r7, #8]
 8016166:	429a      	cmp	r2, r3
 8016168:	d307      	bcc.n	801617a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 801616a:	697a      	ldr	r2, [r7, #20]
 801616c:	68bb      	ldr	r3, [r7, #8]
 801616e:	1ad3      	subs	r3, r2, r3
 8016170:	617b      	str	r3, [r7, #20]
 8016172:	693b      	ldr	r3, [r7, #16]
 8016174:	3304      	adds	r3, #4
 8016176:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8016178:	e7e9      	b.n	801614e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 801617a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801617c:	693b      	ldr	r3, [r7, #16]
 801617e:	681a      	ldr	r2, [r3, #0]
 8016180:	697b      	ldr	r3, [r7, #20]
 8016182:	4413      	add	r3, r2
}
 8016184:	4618      	mov	r0, r3
 8016186:	371c      	adds	r7, #28
 8016188:	46bd      	mov	sp, r7
 801618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801618e:	4770      	bx	lr

08016190 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8016190:	b580      	push	{r7, lr}
 8016192:	b086      	sub	sp, #24
 8016194:	af00      	add	r7, sp, #0
 8016196:	6078      	str	r0, [r7, #4]
 8016198:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	681b      	ldr	r3, [r3, #0]
 801619e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80161a0:	683b      	ldr	r3, [r7, #0]
 80161a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80161a6:	d204      	bcs.n	80161b2 <dir_sdi+0x22>
 80161a8:	683b      	ldr	r3, [r7, #0]
 80161aa:	f003 031f 	and.w	r3, r3, #31
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d001      	beq.n	80161b6 <dir_sdi+0x26>
		return FR_INT_ERR;
 80161b2:	2302      	movs	r3, #2
 80161b4:	e063      	b.n	801627e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	683a      	ldr	r2, [r7, #0]
 80161ba:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	689b      	ldr	r3, [r3, #8]
 80161c0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80161c2:	697b      	ldr	r3, [r7, #20]
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	d106      	bne.n	80161d6 <dir_sdi+0x46>
 80161c8:	693b      	ldr	r3, [r7, #16]
 80161ca:	781b      	ldrb	r3, [r3, #0]
 80161cc:	2b02      	cmp	r3, #2
 80161ce:	d902      	bls.n	80161d6 <dir_sdi+0x46>
		clst = fs->dirbase;
 80161d0:	693b      	ldr	r3, [r7, #16]
 80161d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161d4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80161d6:	697b      	ldr	r3, [r7, #20]
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d10c      	bne.n	80161f6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80161dc:	683b      	ldr	r3, [r7, #0]
 80161de:	095b      	lsrs	r3, r3, #5
 80161e0:	693a      	ldr	r2, [r7, #16]
 80161e2:	8912      	ldrh	r2, [r2, #8]
 80161e4:	4293      	cmp	r3, r2
 80161e6:	d301      	bcc.n	80161ec <dir_sdi+0x5c>
 80161e8:	2302      	movs	r3, #2
 80161ea:	e048      	b.n	801627e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80161ec:	693b      	ldr	r3, [r7, #16]
 80161ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	61da      	str	r2, [r3, #28]
 80161f4:	e029      	b.n	801624a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80161f6:	693b      	ldr	r3, [r7, #16]
 80161f8:	895b      	ldrh	r3, [r3, #10]
 80161fa:	025b      	lsls	r3, r3, #9
 80161fc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80161fe:	e019      	b.n	8016234 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	6979      	ldr	r1, [r7, #20]
 8016204:	4618      	mov	r0, r3
 8016206:	f7ff fcfe 	bl	8015c06 <get_fat>
 801620a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801620c:	697b      	ldr	r3, [r7, #20]
 801620e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016212:	d101      	bne.n	8016218 <dir_sdi+0x88>
 8016214:	2301      	movs	r3, #1
 8016216:	e032      	b.n	801627e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8016218:	697b      	ldr	r3, [r7, #20]
 801621a:	2b01      	cmp	r3, #1
 801621c:	d904      	bls.n	8016228 <dir_sdi+0x98>
 801621e:	693b      	ldr	r3, [r7, #16]
 8016220:	695b      	ldr	r3, [r3, #20]
 8016222:	697a      	ldr	r2, [r7, #20]
 8016224:	429a      	cmp	r2, r3
 8016226:	d301      	bcc.n	801622c <dir_sdi+0x9c>
 8016228:	2302      	movs	r3, #2
 801622a:	e028      	b.n	801627e <dir_sdi+0xee>
			ofs -= csz;
 801622c:	683a      	ldr	r2, [r7, #0]
 801622e:	68fb      	ldr	r3, [r7, #12]
 8016230:	1ad3      	subs	r3, r2, r3
 8016232:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8016234:	683a      	ldr	r2, [r7, #0]
 8016236:	68fb      	ldr	r3, [r7, #12]
 8016238:	429a      	cmp	r2, r3
 801623a:	d2e1      	bcs.n	8016200 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 801623c:	6979      	ldr	r1, [r7, #20]
 801623e:	6938      	ldr	r0, [r7, #16]
 8016240:	f7ff fcc2 	bl	8015bc8 <clust2sect>
 8016244:	4602      	mov	r2, r0
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	697a      	ldr	r2, [r7, #20]
 801624e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	69db      	ldr	r3, [r3, #28]
 8016254:	2b00      	cmp	r3, #0
 8016256:	d101      	bne.n	801625c <dir_sdi+0xcc>
 8016258:	2302      	movs	r3, #2
 801625a:	e010      	b.n	801627e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	69da      	ldr	r2, [r3, #28]
 8016260:	683b      	ldr	r3, [r7, #0]
 8016262:	0a5b      	lsrs	r3, r3, #9
 8016264:	441a      	add	r2, r3
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801626a:	693b      	ldr	r3, [r7, #16]
 801626c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8016270:	683b      	ldr	r3, [r7, #0]
 8016272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016276:	441a      	add	r2, r3
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801627c:	2300      	movs	r3, #0
}
 801627e:	4618      	mov	r0, r3
 8016280:	3718      	adds	r7, #24
 8016282:	46bd      	mov	sp, r7
 8016284:	bd80      	pop	{r7, pc}

08016286 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8016286:	b580      	push	{r7, lr}
 8016288:	b086      	sub	sp, #24
 801628a:	af00      	add	r7, sp, #0
 801628c:	6078      	str	r0, [r7, #4]
 801628e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8016290:	687b      	ldr	r3, [r7, #4]
 8016292:	681b      	ldr	r3, [r3, #0]
 8016294:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	695b      	ldr	r3, [r3, #20]
 801629a:	3320      	adds	r3, #32
 801629c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	69db      	ldr	r3, [r3, #28]
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	d003      	beq.n	80162ae <dir_next+0x28>
 80162a6:	68bb      	ldr	r3, [r7, #8]
 80162a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80162ac:	d301      	bcc.n	80162b2 <dir_next+0x2c>
 80162ae:	2304      	movs	r3, #4
 80162b0:	e0aa      	b.n	8016408 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80162b2:	68bb      	ldr	r3, [r7, #8]
 80162b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80162b8:	2b00      	cmp	r3, #0
 80162ba:	f040 8098 	bne.w	80163ee <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80162be:	687b      	ldr	r3, [r7, #4]
 80162c0:	69db      	ldr	r3, [r3, #28]
 80162c2:	1c5a      	adds	r2, r3, #1
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	699b      	ldr	r3, [r3, #24]
 80162cc:	2b00      	cmp	r3, #0
 80162ce:	d10b      	bne.n	80162e8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80162d0:	68bb      	ldr	r3, [r7, #8]
 80162d2:	095b      	lsrs	r3, r3, #5
 80162d4:	68fa      	ldr	r2, [r7, #12]
 80162d6:	8912      	ldrh	r2, [r2, #8]
 80162d8:	4293      	cmp	r3, r2
 80162da:	f0c0 8088 	bcc.w	80163ee <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	2200      	movs	r2, #0
 80162e2:	61da      	str	r2, [r3, #28]
 80162e4:	2304      	movs	r3, #4
 80162e6:	e08f      	b.n	8016408 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80162e8:	68bb      	ldr	r3, [r7, #8]
 80162ea:	0a5b      	lsrs	r3, r3, #9
 80162ec:	68fa      	ldr	r2, [r7, #12]
 80162ee:	8952      	ldrh	r2, [r2, #10]
 80162f0:	3a01      	subs	r2, #1
 80162f2:	4013      	ands	r3, r2
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d17a      	bne.n	80163ee <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80162f8:	687a      	ldr	r2, [r7, #4]
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	699b      	ldr	r3, [r3, #24]
 80162fe:	4619      	mov	r1, r3
 8016300:	4610      	mov	r0, r2
 8016302:	f7ff fc80 	bl	8015c06 <get_fat>
 8016306:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8016308:	697b      	ldr	r3, [r7, #20]
 801630a:	2b01      	cmp	r3, #1
 801630c:	d801      	bhi.n	8016312 <dir_next+0x8c>
 801630e:	2302      	movs	r3, #2
 8016310:	e07a      	b.n	8016408 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8016312:	697b      	ldr	r3, [r7, #20]
 8016314:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016318:	d101      	bne.n	801631e <dir_next+0x98>
 801631a:	2301      	movs	r3, #1
 801631c:	e074      	b.n	8016408 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801631e:	68fb      	ldr	r3, [r7, #12]
 8016320:	695b      	ldr	r3, [r3, #20]
 8016322:	697a      	ldr	r2, [r7, #20]
 8016324:	429a      	cmp	r2, r3
 8016326:	d358      	bcc.n	80163da <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8016328:	683b      	ldr	r3, [r7, #0]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d104      	bne.n	8016338 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	2200      	movs	r2, #0
 8016332:	61da      	str	r2, [r3, #28]
 8016334:	2304      	movs	r3, #4
 8016336:	e067      	b.n	8016408 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8016338:	687a      	ldr	r2, [r7, #4]
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	699b      	ldr	r3, [r3, #24]
 801633e:	4619      	mov	r1, r3
 8016340:	4610      	mov	r0, r2
 8016342:	f7ff fe59 	bl	8015ff8 <create_chain>
 8016346:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8016348:	697b      	ldr	r3, [r7, #20]
 801634a:	2b00      	cmp	r3, #0
 801634c:	d101      	bne.n	8016352 <dir_next+0xcc>
 801634e:	2307      	movs	r3, #7
 8016350:	e05a      	b.n	8016408 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8016352:	697b      	ldr	r3, [r7, #20]
 8016354:	2b01      	cmp	r3, #1
 8016356:	d101      	bne.n	801635c <dir_next+0xd6>
 8016358:	2302      	movs	r3, #2
 801635a:	e055      	b.n	8016408 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801635c:	697b      	ldr	r3, [r7, #20]
 801635e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016362:	d101      	bne.n	8016368 <dir_next+0xe2>
 8016364:	2301      	movs	r3, #1
 8016366:	e04f      	b.n	8016408 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8016368:	68f8      	ldr	r0, [r7, #12]
 801636a:	f7ff fb4d 	bl	8015a08 <sync_window>
 801636e:	4603      	mov	r3, r0
 8016370:	2b00      	cmp	r3, #0
 8016372:	d001      	beq.n	8016378 <dir_next+0xf2>
 8016374:	2301      	movs	r3, #1
 8016376:	e047      	b.n	8016408 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8016378:	68fb      	ldr	r3, [r7, #12]
 801637a:	3330      	adds	r3, #48	; 0x30
 801637c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016380:	2100      	movs	r1, #0
 8016382:	4618      	mov	r0, r3
 8016384:	f7ff f977 	bl	8015676 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8016388:	2300      	movs	r3, #0
 801638a:	613b      	str	r3, [r7, #16]
 801638c:	6979      	ldr	r1, [r7, #20]
 801638e:	68f8      	ldr	r0, [r7, #12]
 8016390:	f7ff fc1a 	bl	8015bc8 <clust2sect>
 8016394:	4602      	mov	r2, r0
 8016396:	68fb      	ldr	r3, [r7, #12]
 8016398:	62da      	str	r2, [r3, #44]	; 0x2c
 801639a:	e012      	b.n	80163c2 <dir_next+0x13c>
						fs->wflag = 1;
 801639c:	68fb      	ldr	r3, [r7, #12]
 801639e:	2201      	movs	r2, #1
 80163a0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80163a2:	68f8      	ldr	r0, [r7, #12]
 80163a4:	f7ff fb30 	bl	8015a08 <sync_window>
 80163a8:	4603      	mov	r3, r0
 80163aa:	2b00      	cmp	r3, #0
 80163ac:	d001      	beq.n	80163b2 <dir_next+0x12c>
 80163ae:	2301      	movs	r3, #1
 80163b0:	e02a      	b.n	8016408 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80163b2:	693b      	ldr	r3, [r7, #16]
 80163b4:	3301      	adds	r3, #1
 80163b6:	613b      	str	r3, [r7, #16]
 80163b8:	68fb      	ldr	r3, [r7, #12]
 80163ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80163bc:	1c5a      	adds	r2, r3, #1
 80163be:	68fb      	ldr	r3, [r7, #12]
 80163c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80163c2:	68fb      	ldr	r3, [r7, #12]
 80163c4:	895b      	ldrh	r3, [r3, #10]
 80163c6:	461a      	mov	r2, r3
 80163c8:	693b      	ldr	r3, [r7, #16]
 80163ca:	4293      	cmp	r3, r2
 80163cc:	d3e6      	bcc.n	801639c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80163d2:	693b      	ldr	r3, [r7, #16]
 80163d4:	1ad2      	subs	r2, r2, r3
 80163d6:	68fb      	ldr	r3, [r7, #12]
 80163d8:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	697a      	ldr	r2, [r7, #20]
 80163de:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80163e0:	6979      	ldr	r1, [r7, #20]
 80163e2:	68f8      	ldr	r0, [r7, #12]
 80163e4:	f7ff fbf0 	bl	8015bc8 <clust2sect>
 80163e8:	4602      	mov	r2, r0
 80163ea:	687b      	ldr	r3, [r7, #4]
 80163ec:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	68ba      	ldr	r2, [r7, #8]
 80163f2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80163f4:	68fb      	ldr	r3, [r7, #12]
 80163f6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80163fa:	68bb      	ldr	r3, [r7, #8]
 80163fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016400:	441a      	add	r2, r3
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8016406:	2300      	movs	r3, #0
}
 8016408:	4618      	mov	r0, r3
 801640a:	3718      	adds	r7, #24
 801640c:	46bd      	mov	sp, r7
 801640e:	bd80      	pop	{r7, pc}

08016410 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8016410:	b580      	push	{r7, lr}
 8016412:	b086      	sub	sp, #24
 8016414:	af00      	add	r7, sp, #0
 8016416:	6078      	str	r0, [r7, #4]
 8016418:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	681b      	ldr	r3, [r3, #0]
 801641e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8016420:	2100      	movs	r1, #0
 8016422:	6878      	ldr	r0, [r7, #4]
 8016424:	f7ff feb4 	bl	8016190 <dir_sdi>
 8016428:	4603      	mov	r3, r0
 801642a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801642c:	7dfb      	ldrb	r3, [r7, #23]
 801642e:	2b00      	cmp	r3, #0
 8016430:	d12b      	bne.n	801648a <dir_alloc+0x7a>
		n = 0;
 8016432:	2300      	movs	r3, #0
 8016434:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	69db      	ldr	r3, [r3, #28]
 801643a:	4619      	mov	r1, r3
 801643c:	68f8      	ldr	r0, [r7, #12]
 801643e:	f7ff fb27 	bl	8015a90 <move_window>
 8016442:	4603      	mov	r3, r0
 8016444:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8016446:	7dfb      	ldrb	r3, [r7, #23]
 8016448:	2b00      	cmp	r3, #0
 801644a:	d11d      	bne.n	8016488 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	6a1b      	ldr	r3, [r3, #32]
 8016450:	781b      	ldrb	r3, [r3, #0]
 8016452:	2be5      	cmp	r3, #229	; 0xe5
 8016454:	d004      	beq.n	8016460 <dir_alloc+0x50>
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	6a1b      	ldr	r3, [r3, #32]
 801645a:	781b      	ldrb	r3, [r3, #0]
 801645c:	2b00      	cmp	r3, #0
 801645e:	d107      	bne.n	8016470 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8016460:	693b      	ldr	r3, [r7, #16]
 8016462:	3301      	adds	r3, #1
 8016464:	613b      	str	r3, [r7, #16]
 8016466:	693a      	ldr	r2, [r7, #16]
 8016468:	683b      	ldr	r3, [r7, #0]
 801646a:	429a      	cmp	r2, r3
 801646c:	d102      	bne.n	8016474 <dir_alloc+0x64>
 801646e:	e00c      	b.n	801648a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8016470:	2300      	movs	r3, #0
 8016472:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8016474:	2101      	movs	r1, #1
 8016476:	6878      	ldr	r0, [r7, #4]
 8016478:	f7ff ff05 	bl	8016286 <dir_next>
 801647c:	4603      	mov	r3, r0
 801647e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8016480:	7dfb      	ldrb	r3, [r7, #23]
 8016482:	2b00      	cmp	r3, #0
 8016484:	d0d7      	beq.n	8016436 <dir_alloc+0x26>
 8016486:	e000      	b.n	801648a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8016488:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801648a:	7dfb      	ldrb	r3, [r7, #23]
 801648c:	2b04      	cmp	r3, #4
 801648e:	d101      	bne.n	8016494 <dir_alloc+0x84>
 8016490:	2307      	movs	r3, #7
 8016492:	75fb      	strb	r3, [r7, #23]
	return res;
 8016494:	7dfb      	ldrb	r3, [r7, #23]
}
 8016496:	4618      	mov	r0, r3
 8016498:	3718      	adds	r7, #24
 801649a:	46bd      	mov	sp, r7
 801649c:	bd80      	pop	{r7, pc}

0801649e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801649e:	b580      	push	{r7, lr}
 80164a0:	b084      	sub	sp, #16
 80164a2:	af00      	add	r7, sp, #0
 80164a4:	6078      	str	r0, [r7, #4]
 80164a6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80164a8:	683b      	ldr	r3, [r7, #0]
 80164aa:	331a      	adds	r3, #26
 80164ac:	4618      	mov	r0, r3
 80164ae:	f7ff f83f 	bl	8015530 <ld_word>
 80164b2:	4603      	mov	r3, r0
 80164b4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	781b      	ldrb	r3, [r3, #0]
 80164ba:	2b03      	cmp	r3, #3
 80164bc:	d109      	bne.n	80164d2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80164be:	683b      	ldr	r3, [r7, #0]
 80164c0:	3314      	adds	r3, #20
 80164c2:	4618      	mov	r0, r3
 80164c4:	f7ff f834 	bl	8015530 <ld_word>
 80164c8:	4603      	mov	r3, r0
 80164ca:	041b      	lsls	r3, r3, #16
 80164cc:	68fa      	ldr	r2, [r7, #12]
 80164ce:	4313      	orrs	r3, r2
 80164d0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80164d2:	68fb      	ldr	r3, [r7, #12]
}
 80164d4:	4618      	mov	r0, r3
 80164d6:	3710      	adds	r7, #16
 80164d8:	46bd      	mov	sp, r7
 80164da:	bd80      	pop	{r7, pc}

080164dc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80164dc:	b580      	push	{r7, lr}
 80164de:	b084      	sub	sp, #16
 80164e0:	af00      	add	r7, sp, #0
 80164e2:	60f8      	str	r0, [r7, #12]
 80164e4:	60b9      	str	r1, [r7, #8]
 80164e6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80164e8:	68bb      	ldr	r3, [r7, #8]
 80164ea:	331a      	adds	r3, #26
 80164ec:	687a      	ldr	r2, [r7, #4]
 80164ee:	b292      	uxth	r2, r2
 80164f0:	4611      	mov	r1, r2
 80164f2:	4618      	mov	r0, r3
 80164f4:	f7ff f857 	bl	80155a6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80164f8:	68fb      	ldr	r3, [r7, #12]
 80164fa:	781b      	ldrb	r3, [r3, #0]
 80164fc:	2b03      	cmp	r3, #3
 80164fe:	d109      	bne.n	8016514 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8016500:	68bb      	ldr	r3, [r7, #8]
 8016502:	f103 0214 	add.w	r2, r3, #20
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	0c1b      	lsrs	r3, r3, #16
 801650a:	b29b      	uxth	r3, r3
 801650c:	4619      	mov	r1, r3
 801650e:	4610      	mov	r0, r2
 8016510:	f7ff f849 	bl	80155a6 <st_word>
	}
}
 8016514:	bf00      	nop
 8016516:	3710      	adds	r7, #16
 8016518:	46bd      	mov	sp, r7
 801651a:	bd80      	pop	{r7, pc}

0801651c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801651c:	b580      	push	{r7, lr}
 801651e:	b086      	sub	sp, #24
 8016520:	af00      	add	r7, sp, #0
 8016522:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	681b      	ldr	r3, [r3, #0]
 8016528:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801652a:	2100      	movs	r1, #0
 801652c:	6878      	ldr	r0, [r7, #4]
 801652e:	f7ff fe2f 	bl	8016190 <dir_sdi>
 8016532:	4603      	mov	r3, r0
 8016534:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8016536:	7dfb      	ldrb	r3, [r7, #23]
 8016538:	2b00      	cmp	r3, #0
 801653a:	d001      	beq.n	8016540 <dir_find+0x24>
 801653c:	7dfb      	ldrb	r3, [r7, #23]
 801653e:	e03e      	b.n	80165be <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8016540:	687b      	ldr	r3, [r7, #4]
 8016542:	69db      	ldr	r3, [r3, #28]
 8016544:	4619      	mov	r1, r3
 8016546:	6938      	ldr	r0, [r7, #16]
 8016548:	f7ff faa2 	bl	8015a90 <move_window>
 801654c:	4603      	mov	r3, r0
 801654e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8016550:	7dfb      	ldrb	r3, [r7, #23]
 8016552:	2b00      	cmp	r3, #0
 8016554:	d12f      	bne.n	80165b6 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	6a1b      	ldr	r3, [r3, #32]
 801655a:	781b      	ldrb	r3, [r3, #0]
 801655c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801655e:	7bfb      	ldrb	r3, [r7, #15]
 8016560:	2b00      	cmp	r3, #0
 8016562:	d102      	bne.n	801656a <dir_find+0x4e>
 8016564:	2304      	movs	r3, #4
 8016566:	75fb      	strb	r3, [r7, #23]
 8016568:	e028      	b.n	80165bc <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	6a1b      	ldr	r3, [r3, #32]
 801656e:	330b      	adds	r3, #11
 8016570:	781b      	ldrb	r3, [r3, #0]
 8016572:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016576:	b2da      	uxtb	r2, r3
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	6a1b      	ldr	r3, [r3, #32]
 8016580:	330b      	adds	r3, #11
 8016582:	781b      	ldrb	r3, [r3, #0]
 8016584:	f003 0308 	and.w	r3, r3, #8
 8016588:	2b00      	cmp	r3, #0
 801658a:	d10a      	bne.n	80165a2 <dir_find+0x86>
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	6a18      	ldr	r0, [r3, #32]
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	3324      	adds	r3, #36	; 0x24
 8016594:	220b      	movs	r2, #11
 8016596:	4619      	mov	r1, r3
 8016598:	f7ff f888 	bl	80156ac <mem_cmp>
 801659c:	4603      	mov	r3, r0
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d00b      	beq.n	80165ba <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80165a2:	2100      	movs	r1, #0
 80165a4:	6878      	ldr	r0, [r7, #4]
 80165a6:	f7ff fe6e 	bl	8016286 <dir_next>
 80165aa:	4603      	mov	r3, r0
 80165ac:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80165ae:	7dfb      	ldrb	r3, [r7, #23]
 80165b0:	2b00      	cmp	r3, #0
 80165b2:	d0c5      	beq.n	8016540 <dir_find+0x24>
 80165b4:	e002      	b.n	80165bc <dir_find+0xa0>
		if (res != FR_OK) break;
 80165b6:	bf00      	nop
 80165b8:	e000      	b.n	80165bc <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80165ba:	bf00      	nop

	return res;
 80165bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80165be:	4618      	mov	r0, r3
 80165c0:	3718      	adds	r7, #24
 80165c2:	46bd      	mov	sp, r7
 80165c4:	bd80      	pop	{r7, pc}

080165c6 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80165c6:	b580      	push	{r7, lr}
 80165c8:	b084      	sub	sp, #16
 80165ca:	af00      	add	r7, sp, #0
 80165cc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	681b      	ldr	r3, [r3, #0]
 80165d2:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80165d4:	2101      	movs	r1, #1
 80165d6:	6878      	ldr	r0, [r7, #4]
 80165d8:	f7ff ff1a 	bl	8016410 <dir_alloc>
 80165dc:	4603      	mov	r3, r0
 80165de:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80165e0:	7bfb      	ldrb	r3, [r7, #15]
 80165e2:	2b00      	cmp	r3, #0
 80165e4:	d11c      	bne.n	8016620 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80165e6:	687b      	ldr	r3, [r7, #4]
 80165e8:	69db      	ldr	r3, [r3, #28]
 80165ea:	4619      	mov	r1, r3
 80165ec:	68b8      	ldr	r0, [r7, #8]
 80165ee:	f7ff fa4f 	bl	8015a90 <move_window>
 80165f2:	4603      	mov	r3, r0
 80165f4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80165f6:	7bfb      	ldrb	r3, [r7, #15]
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d111      	bne.n	8016620 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	6a1b      	ldr	r3, [r3, #32]
 8016600:	2220      	movs	r2, #32
 8016602:	2100      	movs	r1, #0
 8016604:	4618      	mov	r0, r3
 8016606:	f7ff f836 	bl	8015676 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	6a18      	ldr	r0, [r3, #32]
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	3324      	adds	r3, #36	; 0x24
 8016612:	220b      	movs	r2, #11
 8016614:	4619      	mov	r1, r3
 8016616:	f7ff f80d 	bl	8015634 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 801661a:	68bb      	ldr	r3, [r7, #8]
 801661c:	2201      	movs	r2, #1
 801661e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8016620:	7bfb      	ldrb	r3, [r7, #15]
}
 8016622:	4618      	mov	r0, r3
 8016624:	3710      	adds	r7, #16
 8016626:	46bd      	mov	sp, r7
 8016628:	bd80      	pop	{r7, pc}
	...

0801662c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801662c:	b580      	push	{r7, lr}
 801662e:	b088      	sub	sp, #32
 8016630:	af00      	add	r7, sp, #0
 8016632:	6078      	str	r0, [r7, #4]
 8016634:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8016636:	683b      	ldr	r3, [r7, #0]
 8016638:	681b      	ldr	r3, [r3, #0]
 801663a:	60fb      	str	r3, [r7, #12]
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	3324      	adds	r3, #36	; 0x24
 8016640:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8016642:	220b      	movs	r2, #11
 8016644:	2120      	movs	r1, #32
 8016646:	68b8      	ldr	r0, [r7, #8]
 8016648:	f7ff f815 	bl	8015676 <mem_set>
	si = i = 0; ni = 8;
 801664c:	2300      	movs	r3, #0
 801664e:	613b      	str	r3, [r7, #16]
 8016650:	693b      	ldr	r3, [r7, #16]
 8016652:	61fb      	str	r3, [r7, #28]
 8016654:	2308      	movs	r3, #8
 8016656:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8016658:	69fb      	ldr	r3, [r7, #28]
 801665a:	1c5a      	adds	r2, r3, #1
 801665c:	61fa      	str	r2, [r7, #28]
 801665e:	68fa      	ldr	r2, [r7, #12]
 8016660:	4413      	add	r3, r2
 8016662:	781b      	ldrb	r3, [r3, #0]
 8016664:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8016666:	7efb      	ldrb	r3, [r7, #27]
 8016668:	2b20      	cmp	r3, #32
 801666a:	d94e      	bls.n	801670a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 801666c:	7efb      	ldrb	r3, [r7, #27]
 801666e:	2b2f      	cmp	r3, #47	; 0x2f
 8016670:	d006      	beq.n	8016680 <create_name+0x54>
 8016672:	7efb      	ldrb	r3, [r7, #27]
 8016674:	2b5c      	cmp	r3, #92	; 0x5c
 8016676:	d110      	bne.n	801669a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8016678:	e002      	b.n	8016680 <create_name+0x54>
 801667a:	69fb      	ldr	r3, [r7, #28]
 801667c:	3301      	adds	r3, #1
 801667e:	61fb      	str	r3, [r7, #28]
 8016680:	68fa      	ldr	r2, [r7, #12]
 8016682:	69fb      	ldr	r3, [r7, #28]
 8016684:	4413      	add	r3, r2
 8016686:	781b      	ldrb	r3, [r3, #0]
 8016688:	2b2f      	cmp	r3, #47	; 0x2f
 801668a:	d0f6      	beq.n	801667a <create_name+0x4e>
 801668c:	68fa      	ldr	r2, [r7, #12]
 801668e:	69fb      	ldr	r3, [r7, #28]
 8016690:	4413      	add	r3, r2
 8016692:	781b      	ldrb	r3, [r3, #0]
 8016694:	2b5c      	cmp	r3, #92	; 0x5c
 8016696:	d0f0      	beq.n	801667a <create_name+0x4e>
			break;
 8016698:	e038      	b.n	801670c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801669a:	7efb      	ldrb	r3, [r7, #27]
 801669c:	2b2e      	cmp	r3, #46	; 0x2e
 801669e:	d003      	beq.n	80166a8 <create_name+0x7c>
 80166a0:	693a      	ldr	r2, [r7, #16]
 80166a2:	697b      	ldr	r3, [r7, #20]
 80166a4:	429a      	cmp	r2, r3
 80166a6:	d30c      	bcc.n	80166c2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80166a8:	697b      	ldr	r3, [r7, #20]
 80166aa:	2b0b      	cmp	r3, #11
 80166ac:	d002      	beq.n	80166b4 <create_name+0x88>
 80166ae:	7efb      	ldrb	r3, [r7, #27]
 80166b0:	2b2e      	cmp	r3, #46	; 0x2e
 80166b2:	d001      	beq.n	80166b8 <create_name+0x8c>
 80166b4:	2306      	movs	r3, #6
 80166b6:	e044      	b.n	8016742 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80166b8:	2308      	movs	r3, #8
 80166ba:	613b      	str	r3, [r7, #16]
 80166bc:	230b      	movs	r3, #11
 80166be:	617b      	str	r3, [r7, #20]
			continue;
 80166c0:	e022      	b.n	8016708 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80166c2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	da04      	bge.n	80166d4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80166ca:	7efb      	ldrb	r3, [r7, #27]
 80166cc:	3b80      	subs	r3, #128	; 0x80
 80166ce:	4a1f      	ldr	r2, [pc, #124]	; (801674c <create_name+0x120>)
 80166d0:	5cd3      	ldrb	r3, [r2, r3]
 80166d2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80166d4:	7efb      	ldrb	r3, [r7, #27]
 80166d6:	4619      	mov	r1, r3
 80166d8:	481d      	ldr	r0, [pc, #116]	; (8016750 <create_name+0x124>)
 80166da:	f7ff f80e 	bl	80156fa <chk_chr>
 80166de:	4603      	mov	r3, r0
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d001      	beq.n	80166e8 <create_name+0xbc>
 80166e4:	2306      	movs	r3, #6
 80166e6:	e02c      	b.n	8016742 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80166e8:	7efb      	ldrb	r3, [r7, #27]
 80166ea:	2b60      	cmp	r3, #96	; 0x60
 80166ec:	d905      	bls.n	80166fa <create_name+0xce>
 80166ee:	7efb      	ldrb	r3, [r7, #27]
 80166f0:	2b7a      	cmp	r3, #122	; 0x7a
 80166f2:	d802      	bhi.n	80166fa <create_name+0xce>
 80166f4:	7efb      	ldrb	r3, [r7, #27]
 80166f6:	3b20      	subs	r3, #32
 80166f8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80166fa:	693b      	ldr	r3, [r7, #16]
 80166fc:	1c5a      	adds	r2, r3, #1
 80166fe:	613a      	str	r2, [r7, #16]
 8016700:	68ba      	ldr	r2, [r7, #8]
 8016702:	4413      	add	r3, r2
 8016704:	7efa      	ldrb	r2, [r7, #27]
 8016706:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8016708:	e7a6      	b.n	8016658 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801670a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 801670c:	68fa      	ldr	r2, [r7, #12]
 801670e:	69fb      	ldr	r3, [r7, #28]
 8016710:	441a      	add	r2, r3
 8016712:	683b      	ldr	r3, [r7, #0]
 8016714:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8016716:	693b      	ldr	r3, [r7, #16]
 8016718:	2b00      	cmp	r3, #0
 801671a:	d101      	bne.n	8016720 <create_name+0xf4>
 801671c:	2306      	movs	r3, #6
 801671e:	e010      	b.n	8016742 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8016720:	68bb      	ldr	r3, [r7, #8]
 8016722:	781b      	ldrb	r3, [r3, #0]
 8016724:	2be5      	cmp	r3, #229	; 0xe5
 8016726:	d102      	bne.n	801672e <create_name+0x102>
 8016728:	68bb      	ldr	r3, [r7, #8]
 801672a:	2205      	movs	r2, #5
 801672c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801672e:	7efb      	ldrb	r3, [r7, #27]
 8016730:	2b20      	cmp	r3, #32
 8016732:	d801      	bhi.n	8016738 <create_name+0x10c>
 8016734:	2204      	movs	r2, #4
 8016736:	e000      	b.n	801673a <create_name+0x10e>
 8016738:	2200      	movs	r2, #0
 801673a:	68bb      	ldr	r3, [r7, #8]
 801673c:	330b      	adds	r3, #11
 801673e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8016740:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8016742:	4618      	mov	r0, r3
 8016744:	3720      	adds	r7, #32
 8016746:	46bd      	mov	sp, r7
 8016748:	bd80      	pop	{r7, pc}
 801674a:	bf00      	nop
 801674c:	0801c174 	.word	0x0801c174
 8016750:	0801c064 	.word	0x0801c064

08016754 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8016754:	b580      	push	{r7, lr}
 8016756:	b086      	sub	sp, #24
 8016758:	af00      	add	r7, sp, #0
 801675a:	6078      	str	r0, [r7, #4]
 801675c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8016762:	693b      	ldr	r3, [r7, #16]
 8016764:	681b      	ldr	r3, [r3, #0]
 8016766:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8016768:	e002      	b.n	8016770 <follow_path+0x1c>
 801676a:	683b      	ldr	r3, [r7, #0]
 801676c:	3301      	adds	r3, #1
 801676e:	603b      	str	r3, [r7, #0]
 8016770:	683b      	ldr	r3, [r7, #0]
 8016772:	781b      	ldrb	r3, [r3, #0]
 8016774:	2b2f      	cmp	r3, #47	; 0x2f
 8016776:	d0f8      	beq.n	801676a <follow_path+0x16>
 8016778:	683b      	ldr	r3, [r7, #0]
 801677a:	781b      	ldrb	r3, [r3, #0]
 801677c:	2b5c      	cmp	r3, #92	; 0x5c
 801677e:	d0f4      	beq.n	801676a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8016780:	693b      	ldr	r3, [r7, #16]
 8016782:	2200      	movs	r2, #0
 8016784:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8016786:	683b      	ldr	r3, [r7, #0]
 8016788:	781b      	ldrb	r3, [r3, #0]
 801678a:	2b1f      	cmp	r3, #31
 801678c:	d80a      	bhi.n	80167a4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801678e:	687b      	ldr	r3, [r7, #4]
 8016790:	2280      	movs	r2, #128	; 0x80
 8016792:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8016796:	2100      	movs	r1, #0
 8016798:	6878      	ldr	r0, [r7, #4]
 801679a:	f7ff fcf9 	bl	8016190 <dir_sdi>
 801679e:	4603      	mov	r3, r0
 80167a0:	75fb      	strb	r3, [r7, #23]
 80167a2:	e043      	b.n	801682c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80167a4:	463b      	mov	r3, r7
 80167a6:	4619      	mov	r1, r3
 80167a8:	6878      	ldr	r0, [r7, #4]
 80167aa:	f7ff ff3f 	bl	801662c <create_name>
 80167ae:	4603      	mov	r3, r0
 80167b0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80167b2:	7dfb      	ldrb	r3, [r7, #23]
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	d134      	bne.n	8016822 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80167b8:	6878      	ldr	r0, [r7, #4]
 80167ba:	f7ff feaf 	bl	801651c <dir_find>
 80167be:	4603      	mov	r3, r0
 80167c0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80167c8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80167ca:	7dfb      	ldrb	r3, [r7, #23]
 80167cc:	2b00      	cmp	r3, #0
 80167ce:	d00a      	beq.n	80167e6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80167d0:	7dfb      	ldrb	r3, [r7, #23]
 80167d2:	2b04      	cmp	r3, #4
 80167d4:	d127      	bne.n	8016826 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80167d6:	7afb      	ldrb	r3, [r7, #11]
 80167d8:	f003 0304 	and.w	r3, r3, #4
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d122      	bne.n	8016826 <follow_path+0xd2>
 80167e0:	2305      	movs	r3, #5
 80167e2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80167e4:	e01f      	b.n	8016826 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80167e6:	7afb      	ldrb	r3, [r7, #11]
 80167e8:	f003 0304 	and.w	r3, r3, #4
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d11c      	bne.n	801682a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80167f0:	693b      	ldr	r3, [r7, #16]
 80167f2:	799b      	ldrb	r3, [r3, #6]
 80167f4:	f003 0310 	and.w	r3, r3, #16
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d102      	bne.n	8016802 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80167fc:	2305      	movs	r3, #5
 80167fe:	75fb      	strb	r3, [r7, #23]
 8016800:	e014      	b.n	801682c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	695b      	ldr	r3, [r3, #20]
 801680c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016810:	4413      	add	r3, r2
 8016812:	4619      	mov	r1, r3
 8016814:	68f8      	ldr	r0, [r7, #12]
 8016816:	f7ff fe42 	bl	801649e <ld_clust>
 801681a:	4602      	mov	r2, r0
 801681c:	693b      	ldr	r3, [r7, #16]
 801681e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016820:	e7c0      	b.n	80167a4 <follow_path+0x50>
			if (res != FR_OK) break;
 8016822:	bf00      	nop
 8016824:	e002      	b.n	801682c <follow_path+0xd8>
				break;
 8016826:	bf00      	nop
 8016828:	e000      	b.n	801682c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801682a:	bf00      	nop
			}
		}
	}

	return res;
 801682c:	7dfb      	ldrb	r3, [r7, #23]
}
 801682e:	4618      	mov	r0, r3
 8016830:	3718      	adds	r7, #24
 8016832:	46bd      	mov	sp, r7
 8016834:	bd80      	pop	{r7, pc}

08016836 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8016836:	b480      	push	{r7}
 8016838:	b087      	sub	sp, #28
 801683a:	af00      	add	r7, sp, #0
 801683c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801683e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016842:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	681b      	ldr	r3, [r3, #0]
 8016848:	2b00      	cmp	r3, #0
 801684a:	d031      	beq.n	80168b0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	681b      	ldr	r3, [r3, #0]
 8016850:	617b      	str	r3, [r7, #20]
 8016852:	e002      	b.n	801685a <get_ldnumber+0x24>
 8016854:	697b      	ldr	r3, [r7, #20]
 8016856:	3301      	adds	r3, #1
 8016858:	617b      	str	r3, [r7, #20]
 801685a:	697b      	ldr	r3, [r7, #20]
 801685c:	781b      	ldrb	r3, [r3, #0]
 801685e:	2b20      	cmp	r3, #32
 8016860:	d903      	bls.n	801686a <get_ldnumber+0x34>
 8016862:	697b      	ldr	r3, [r7, #20]
 8016864:	781b      	ldrb	r3, [r3, #0]
 8016866:	2b3a      	cmp	r3, #58	; 0x3a
 8016868:	d1f4      	bne.n	8016854 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801686a:	697b      	ldr	r3, [r7, #20]
 801686c:	781b      	ldrb	r3, [r3, #0]
 801686e:	2b3a      	cmp	r3, #58	; 0x3a
 8016870:	d11c      	bne.n	80168ac <get_ldnumber+0x76>
			tp = *path;
 8016872:	687b      	ldr	r3, [r7, #4]
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8016878:	68fb      	ldr	r3, [r7, #12]
 801687a:	1c5a      	adds	r2, r3, #1
 801687c:	60fa      	str	r2, [r7, #12]
 801687e:	781b      	ldrb	r3, [r3, #0]
 8016880:	3b30      	subs	r3, #48	; 0x30
 8016882:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8016884:	68bb      	ldr	r3, [r7, #8]
 8016886:	2b09      	cmp	r3, #9
 8016888:	d80e      	bhi.n	80168a8 <get_ldnumber+0x72>
 801688a:	68fa      	ldr	r2, [r7, #12]
 801688c:	697b      	ldr	r3, [r7, #20]
 801688e:	429a      	cmp	r2, r3
 8016890:	d10a      	bne.n	80168a8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8016892:	68bb      	ldr	r3, [r7, #8]
 8016894:	2b00      	cmp	r3, #0
 8016896:	d107      	bne.n	80168a8 <get_ldnumber+0x72>
					vol = (int)i;
 8016898:	68bb      	ldr	r3, [r7, #8]
 801689a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801689c:	697b      	ldr	r3, [r7, #20]
 801689e:	3301      	adds	r3, #1
 80168a0:	617b      	str	r3, [r7, #20]
 80168a2:	687b      	ldr	r3, [r7, #4]
 80168a4:	697a      	ldr	r2, [r7, #20]
 80168a6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80168a8:	693b      	ldr	r3, [r7, #16]
 80168aa:	e002      	b.n	80168b2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80168ac:	2300      	movs	r3, #0
 80168ae:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80168b0:	693b      	ldr	r3, [r7, #16]
}
 80168b2:	4618      	mov	r0, r3
 80168b4:	371c      	adds	r7, #28
 80168b6:	46bd      	mov	sp, r7
 80168b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168bc:	4770      	bx	lr
	...

080168c0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80168c0:	b580      	push	{r7, lr}
 80168c2:	b082      	sub	sp, #8
 80168c4:	af00      	add	r7, sp, #0
 80168c6:	6078      	str	r0, [r7, #4]
 80168c8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	2200      	movs	r2, #0
 80168ce:	70da      	strb	r2, [r3, #3]
 80168d0:	687b      	ldr	r3, [r7, #4]
 80168d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80168d6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80168d8:	6839      	ldr	r1, [r7, #0]
 80168da:	6878      	ldr	r0, [r7, #4]
 80168dc:	f7ff f8d8 	bl	8015a90 <move_window>
 80168e0:	4603      	mov	r3, r0
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d001      	beq.n	80168ea <check_fs+0x2a>
 80168e6:	2304      	movs	r3, #4
 80168e8:	e038      	b.n	801695c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	3330      	adds	r3, #48	; 0x30
 80168ee:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80168f2:	4618      	mov	r0, r3
 80168f4:	f7fe fe1c 	bl	8015530 <ld_word>
 80168f8:	4603      	mov	r3, r0
 80168fa:	461a      	mov	r2, r3
 80168fc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8016900:	429a      	cmp	r2, r3
 8016902:	d001      	beq.n	8016908 <check_fs+0x48>
 8016904:	2303      	movs	r3, #3
 8016906:	e029      	b.n	801695c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801690e:	2be9      	cmp	r3, #233	; 0xe9
 8016910:	d009      	beq.n	8016926 <check_fs+0x66>
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016918:	2beb      	cmp	r3, #235	; 0xeb
 801691a:	d11e      	bne.n	801695a <check_fs+0x9a>
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8016922:	2b90      	cmp	r3, #144	; 0x90
 8016924:	d119      	bne.n	801695a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	3330      	adds	r3, #48	; 0x30
 801692a:	3336      	adds	r3, #54	; 0x36
 801692c:	4618      	mov	r0, r3
 801692e:	f7fe fe17 	bl	8015560 <ld_dword>
 8016932:	4603      	mov	r3, r0
 8016934:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8016938:	4a0a      	ldr	r2, [pc, #40]	; (8016964 <check_fs+0xa4>)
 801693a:	4293      	cmp	r3, r2
 801693c:	d101      	bne.n	8016942 <check_fs+0x82>
 801693e:	2300      	movs	r3, #0
 8016940:	e00c      	b.n	801695c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	3330      	adds	r3, #48	; 0x30
 8016946:	3352      	adds	r3, #82	; 0x52
 8016948:	4618      	mov	r0, r3
 801694a:	f7fe fe09 	bl	8015560 <ld_dword>
 801694e:	4603      	mov	r3, r0
 8016950:	4a05      	ldr	r2, [pc, #20]	; (8016968 <check_fs+0xa8>)
 8016952:	4293      	cmp	r3, r2
 8016954:	d101      	bne.n	801695a <check_fs+0x9a>
 8016956:	2300      	movs	r3, #0
 8016958:	e000      	b.n	801695c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801695a:	2302      	movs	r3, #2
}
 801695c:	4618      	mov	r0, r3
 801695e:	3708      	adds	r7, #8
 8016960:	46bd      	mov	sp, r7
 8016962:	bd80      	pop	{r7, pc}
 8016964:	00544146 	.word	0x00544146
 8016968:	33544146 	.word	0x33544146

0801696c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801696c:	b580      	push	{r7, lr}
 801696e:	b096      	sub	sp, #88	; 0x58
 8016970:	af00      	add	r7, sp, #0
 8016972:	60f8      	str	r0, [r7, #12]
 8016974:	60b9      	str	r1, [r7, #8]
 8016976:	4613      	mov	r3, r2
 8016978:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801697a:	68bb      	ldr	r3, [r7, #8]
 801697c:	2200      	movs	r2, #0
 801697e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8016980:	68f8      	ldr	r0, [r7, #12]
 8016982:	f7ff ff58 	bl	8016836 <get_ldnumber>
 8016986:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8016988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801698a:	2b00      	cmp	r3, #0
 801698c:	da01      	bge.n	8016992 <find_volume+0x26>
 801698e:	230b      	movs	r3, #11
 8016990:	e22d      	b.n	8016dee <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8016992:	4aa1      	ldr	r2, [pc, #644]	; (8016c18 <find_volume+0x2ac>)
 8016994:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801699a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801699c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801699e:	2b00      	cmp	r3, #0
 80169a0:	d101      	bne.n	80169a6 <find_volume+0x3a>
 80169a2:	230c      	movs	r3, #12
 80169a4:	e223      	b.n	8016dee <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80169a6:	68bb      	ldr	r3, [r7, #8]
 80169a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80169aa:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80169ac:	79fb      	ldrb	r3, [r7, #7]
 80169ae:	f023 0301 	bic.w	r3, r3, #1
 80169b2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80169b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80169b6:	781b      	ldrb	r3, [r3, #0]
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d01a      	beq.n	80169f2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80169bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80169be:	785b      	ldrb	r3, [r3, #1]
 80169c0:	4618      	mov	r0, r3
 80169c2:	f7fe fd17 	bl	80153f4 <disk_status>
 80169c6:	4603      	mov	r3, r0
 80169c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80169cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80169d0:	f003 0301 	and.w	r3, r3, #1
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d10c      	bne.n	80169f2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80169d8:	79fb      	ldrb	r3, [r7, #7]
 80169da:	2b00      	cmp	r3, #0
 80169dc:	d007      	beq.n	80169ee <find_volume+0x82>
 80169de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80169e2:	f003 0304 	and.w	r3, r3, #4
 80169e6:	2b00      	cmp	r3, #0
 80169e8:	d001      	beq.n	80169ee <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80169ea:	230a      	movs	r3, #10
 80169ec:	e1ff      	b.n	8016dee <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 80169ee:	2300      	movs	r3, #0
 80169f0:	e1fd      	b.n	8016dee <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80169f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80169f4:	2200      	movs	r2, #0
 80169f6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80169f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80169fa:	b2da      	uxtb	r2, r3
 80169fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80169fe:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8016a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016a02:	785b      	ldrb	r3, [r3, #1]
 8016a04:	4618      	mov	r0, r3
 8016a06:	f7fe fd0f 	bl	8015428 <disk_initialize>
 8016a0a:	4603      	mov	r3, r0
 8016a0c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8016a10:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8016a14:	f003 0301 	and.w	r3, r3, #1
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d001      	beq.n	8016a20 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8016a1c:	2303      	movs	r3, #3
 8016a1e:	e1e6      	b.n	8016dee <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8016a20:	79fb      	ldrb	r3, [r7, #7]
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d007      	beq.n	8016a36 <find_volume+0xca>
 8016a26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8016a2a:	f003 0304 	and.w	r3, r3, #4
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d001      	beq.n	8016a36 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8016a32:	230a      	movs	r3, #10
 8016a34:	e1db      	b.n	8016dee <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8016a36:	2300      	movs	r3, #0
 8016a38:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8016a3a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016a3c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016a3e:	f7ff ff3f 	bl	80168c0 <check_fs>
 8016a42:	4603      	mov	r3, r0
 8016a44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8016a48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016a4c:	2b02      	cmp	r3, #2
 8016a4e:	d149      	bne.n	8016ae4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016a50:	2300      	movs	r3, #0
 8016a52:	643b      	str	r3, [r7, #64]	; 0x40
 8016a54:	e01e      	b.n	8016a94 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8016a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016a58:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8016a5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016a5e:	011b      	lsls	r3, r3, #4
 8016a60:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8016a64:	4413      	add	r3, r2
 8016a66:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8016a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a6a:	3304      	adds	r3, #4
 8016a6c:	781b      	ldrb	r3, [r3, #0]
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	d006      	beq.n	8016a80 <find_volume+0x114>
 8016a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a74:	3308      	adds	r3, #8
 8016a76:	4618      	mov	r0, r3
 8016a78:	f7fe fd72 	bl	8015560 <ld_dword>
 8016a7c:	4602      	mov	r2, r0
 8016a7e:	e000      	b.n	8016a82 <find_volume+0x116>
 8016a80:	2200      	movs	r2, #0
 8016a82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016a84:	009b      	lsls	r3, r3, #2
 8016a86:	3358      	adds	r3, #88	; 0x58
 8016a88:	443b      	add	r3, r7
 8016a8a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016a8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016a90:	3301      	adds	r3, #1
 8016a92:	643b      	str	r3, [r7, #64]	; 0x40
 8016a94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016a96:	2b03      	cmp	r3, #3
 8016a98:	d9dd      	bls.n	8016a56 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8016a9a:	2300      	movs	r3, #0
 8016a9c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8016a9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d002      	beq.n	8016aaa <find_volume+0x13e>
 8016aa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016aa6:	3b01      	subs	r3, #1
 8016aa8:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8016aaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016aac:	009b      	lsls	r3, r3, #2
 8016aae:	3358      	adds	r3, #88	; 0x58
 8016ab0:	443b      	add	r3, r7
 8016ab2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8016ab6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8016ab8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016aba:	2b00      	cmp	r3, #0
 8016abc:	d005      	beq.n	8016aca <find_volume+0x15e>
 8016abe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016ac0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016ac2:	f7ff fefd 	bl	80168c0 <check_fs>
 8016ac6:	4603      	mov	r3, r0
 8016ac8:	e000      	b.n	8016acc <find_volume+0x160>
 8016aca:	2303      	movs	r3, #3
 8016acc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8016ad0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016ad4:	2b01      	cmp	r3, #1
 8016ad6:	d905      	bls.n	8016ae4 <find_volume+0x178>
 8016ad8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016ada:	3301      	adds	r3, #1
 8016adc:	643b      	str	r3, [r7, #64]	; 0x40
 8016ade:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016ae0:	2b03      	cmp	r3, #3
 8016ae2:	d9e2      	bls.n	8016aaa <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8016ae4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016ae8:	2b04      	cmp	r3, #4
 8016aea:	d101      	bne.n	8016af0 <find_volume+0x184>
 8016aec:	2301      	movs	r3, #1
 8016aee:	e17e      	b.n	8016dee <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8016af0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016af4:	2b01      	cmp	r3, #1
 8016af6:	d901      	bls.n	8016afc <find_volume+0x190>
 8016af8:	230d      	movs	r3, #13
 8016afa:	e178      	b.n	8016dee <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8016afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016afe:	3330      	adds	r3, #48	; 0x30
 8016b00:	330b      	adds	r3, #11
 8016b02:	4618      	mov	r0, r3
 8016b04:	f7fe fd14 	bl	8015530 <ld_word>
 8016b08:	4603      	mov	r3, r0
 8016b0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016b0e:	d001      	beq.n	8016b14 <find_volume+0x1a8>
 8016b10:	230d      	movs	r3, #13
 8016b12:	e16c      	b.n	8016dee <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8016b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b16:	3330      	adds	r3, #48	; 0x30
 8016b18:	3316      	adds	r3, #22
 8016b1a:	4618      	mov	r0, r3
 8016b1c:	f7fe fd08 	bl	8015530 <ld_word>
 8016b20:	4603      	mov	r3, r0
 8016b22:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8016b24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d106      	bne.n	8016b38 <find_volume+0x1cc>
 8016b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b2c:	3330      	adds	r3, #48	; 0x30
 8016b2e:	3324      	adds	r3, #36	; 0x24
 8016b30:	4618      	mov	r0, r3
 8016b32:	f7fe fd15 	bl	8015560 <ld_dword>
 8016b36:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8016b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016b3c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8016b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b40:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8016b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b46:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8016b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b4a:	789b      	ldrb	r3, [r3, #2]
 8016b4c:	2b01      	cmp	r3, #1
 8016b4e:	d005      	beq.n	8016b5c <find_volume+0x1f0>
 8016b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b52:	789b      	ldrb	r3, [r3, #2]
 8016b54:	2b02      	cmp	r3, #2
 8016b56:	d001      	beq.n	8016b5c <find_volume+0x1f0>
 8016b58:	230d      	movs	r3, #13
 8016b5a:	e148      	b.n	8016dee <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8016b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b5e:	789b      	ldrb	r3, [r3, #2]
 8016b60:	461a      	mov	r2, r3
 8016b62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b64:	fb02 f303 	mul.w	r3, r2, r3
 8016b68:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8016b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016b70:	b29a      	uxth	r2, r3
 8016b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b74:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8016b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b78:	895b      	ldrh	r3, [r3, #10]
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d008      	beq.n	8016b90 <find_volume+0x224>
 8016b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b80:	895b      	ldrh	r3, [r3, #10]
 8016b82:	461a      	mov	r2, r3
 8016b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b86:	895b      	ldrh	r3, [r3, #10]
 8016b88:	3b01      	subs	r3, #1
 8016b8a:	4013      	ands	r3, r2
 8016b8c:	2b00      	cmp	r3, #0
 8016b8e:	d001      	beq.n	8016b94 <find_volume+0x228>
 8016b90:	230d      	movs	r3, #13
 8016b92:	e12c      	b.n	8016dee <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8016b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b96:	3330      	adds	r3, #48	; 0x30
 8016b98:	3311      	adds	r3, #17
 8016b9a:	4618      	mov	r0, r3
 8016b9c:	f7fe fcc8 	bl	8015530 <ld_word>
 8016ba0:	4603      	mov	r3, r0
 8016ba2:	461a      	mov	r2, r3
 8016ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ba6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8016ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016baa:	891b      	ldrh	r3, [r3, #8]
 8016bac:	f003 030f 	and.w	r3, r3, #15
 8016bb0:	b29b      	uxth	r3, r3
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d001      	beq.n	8016bba <find_volume+0x24e>
 8016bb6:	230d      	movs	r3, #13
 8016bb8:	e119      	b.n	8016dee <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8016bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016bbc:	3330      	adds	r3, #48	; 0x30
 8016bbe:	3313      	adds	r3, #19
 8016bc0:	4618      	mov	r0, r3
 8016bc2:	f7fe fcb5 	bl	8015530 <ld_word>
 8016bc6:	4603      	mov	r3, r0
 8016bc8:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8016bca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d106      	bne.n	8016bde <find_volume+0x272>
 8016bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016bd2:	3330      	adds	r3, #48	; 0x30
 8016bd4:	3320      	adds	r3, #32
 8016bd6:	4618      	mov	r0, r3
 8016bd8:	f7fe fcc2 	bl	8015560 <ld_dword>
 8016bdc:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8016bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016be0:	3330      	adds	r3, #48	; 0x30
 8016be2:	330e      	adds	r3, #14
 8016be4:	4618      	mov	r0, r3
 8016be6:	f7fe fca3 	bl	8015530 <ld_word>
 8016bea:	4603      	mov	r3, r0
 8016bec:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8016bee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d101      	bne.n	8016bf8 <find_volume+0x28c>
 8016bf4:	230d      	movs	r3, #13
 8016bf6:	e0fa      	b.n	8016dee <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8016bf8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8016bfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016bfc:	4413      	add	r3, r2
 8016bfe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016c00:	8912      	ldrh	r2, [r2, #8]
 8016c02:	0912      	lsrs	r2, r2, #4
 8016c04:	b292      	uxth	r2, r2
 8016c06:	4413      	add	r3, r2
 8016c08:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8016c0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c0e:	429a      	cmp	r2, r3
 8016c10:	d204      	bcs.n	8016c1c <find_volume+0x2b0>
 8016c12:	230d      	movs	r3, #13
 8016c14:	e0eb      	b.n	8016dee <find_volume+0x482>
 8016c16:	bf00      	nop
 8016c18:	200013fc 	.word	0x200013fc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8016c1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c20:	1ad3      	subs	r3, r2, r3
 8016c22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016c24:	8952      	ldrh	r2, [r2, #10]
 8016c26:	fbb3 f3f2 	udiv	r3, r3, r2
 8016c2a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8016c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c2e:	2b00      	cmp	r3, #0
 8016c30:	d101      	bne.n	8016c36 <find_volume+0x2ca>
 8016c32:	230d      	movs	r3, #13
 8016c34:	e0db      	b.n	8016dee <find_volume+0x482>
		fmt = FS_FAT32;
 8016c36:	2303      	movs	r3, #3
 8016c38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8016c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c3e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8016c42:	4293      	cmp	r3, r2
 8016c44:	d802      	bhi.n	8016c4c <find_volume+0x2e0>
 8016c46:	2302      	movs	r3, #2
 8016c48:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8016c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c4e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8016c52:	4293      	cmp	r3, r2
 8016c54:	d802      	bhi.n	8016c5c <find_volume+0x2f0>
 8016c56:	2301      	movs	r3, #1
 8016c58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8016c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c5e:	1c9a      	adds	r2, r3, #2
 8016c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c62:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8016c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8016c68:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8016c6a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8016c6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016c6e:	441a      	add	r2, r3
 8016c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c72:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8016c74:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8016c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c78:	441a      	add	r2, r3
 8016c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c7c:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8016c7e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016c82:	2b03      	cmp	r3, #3
 8016c84:	d11e      	bne.n	8016cc4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c88:	3330      	adds	r3, #48	; 0x30
 8016c8a:	332a      	adds	r3, #42	; 0x2a
 8016c8c:	4618      	mov	r0, r3
 8016c8e:	f7fe fc4f 	bl	8015530 <ld_word>
 8016c92:	4603      	mov	r3, r0
 8016c94:	2b00      	cmp	r3, #0
 8016c96:	d001      	beq.n	8016c9c <find_volume+0x330>
 8016c98:	230d      	movs	r3, #13
 8016c9a:	e0a8      	b.n	8016dee <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8016c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c9e:	891b      	ldrh	r3, [r3, #8]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d001      	beq.n	8016ca8 <find_volume+0x33c>
 8016ca4:	230d      	movs	r3, #13
 8016ca6:	e0a2      	b.n	8016dee <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016caa:	3330      	adds	r3, #48	; 0x30
 8016cac:	332c      	adds	r3, #44	; 0x2c
 8016cae:	4618      	mov	r0, r3
 8016cb0:	f7fe fc56 	bl	8015560 <ld_dword>
 8016cb4:	4602      	mov	r2, r0
 8016cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016cb8:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8016cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016cbc:	695b      	ldr	r3, [r3, #20]
 8016cbe:	009b      	lsls	r3, r3, #2
 8016cc0:	647b      	str	r3, [r7, #68]	; 0x44
 8016cc2:	e01f      	b.n	8016d04 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8016cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016cc6:	891b      	ldrh	r3, [r3, #8]
 8016cc8:	2b00      	cmp	r3, #0
 8016cca:	d101      	bne.n	8016cd0 <find_volume+0x364>
 8016ccc:	230d      	movs	r3, #13
 8016cce:	e08e      	b.n	8016dee <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8016cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016cd2:	6a1a      	ldr	r2, [r3, #32]
 8016cd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016cd6:	441a      	add	r2, r3
 8016cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016cda:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8016cdc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016ce0:	2b02      	cmp	r3, #2
 8016ce2:	d103      	bne.n	8016cec <find_volume+0x380>
 8016ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ce6:	695b      	ldr	r3, [r3, #20]
 8016ce8:	005b      	lsls	r3, r3, #1
 8016cea:	e00a      	b.n	8016d02 <find_volume+0x396>
 8016cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016cee:	695a      	ldr	r2, [r3, #20]
 8016cf0:	4613      	mov	r3, r2
 8016cf2:	005b      	lsls	r3, r3, #1
 8016cf4:	4413      	add	r3, r2
 8016cf6:	085a      	lsrs	r2, r3, #1
 8016cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016cfa:	695b      	ldr	r3, [r3, #20]
 8016cfc:	f003 0301 	and.w	r3, r3, #1
 8016d00:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8016d02:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8016d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d06:	699a      	ldr	r2, [r3, #24]
 8016d08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016d0a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8016d0e:	0a5b      	lsrs	r3, r3, #9
 8016d10:	429a      	cmp	r2, r3
 8016d12:	d201      	bcs.n	8016d18 <find_volume+0x3ac>
 8016d14:	230d      	movs	r3, #13
 8016d16:	e06a      	b.n	8016dee <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016d1e:	611a      	str	r2, [r3, #16]
 8016d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d22:	691a      	ldr	r2, [r3, #16]
 8016d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d26:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8016d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d2a:	2280      	movs	r2, #128	; 0x80
 8016d2c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016d2e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016d32:	2b03      	cmp	r3, #3
 8016d34:	d149      	bne.n	8016dca <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8016d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d38:	3330      	adds	r3, #48	; 0x30
 8016d3a:	3330      	adds	r3, #48	; 0x30
 8016d3c:	4618      	mov	r0, r3
 8016d3e:	f7fe fbf7 	bl	8015530 <ld_word>
 8016d42:	4603      	mov	r3, r0
 8016d44:	2b01      	cmp	r3, #1
 8016d46:	d140      	bne.n	8016dca <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016d48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d4a:	3301      	adds	r3, #1
 8016d4c:	4619      	mov	r1, r3
 8016d4e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016d50:	f7fe fe9e 	bl	8015a90 <move_window>
 8016d54:	4603      	mov	r3, r0
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d137      	bne.n	8016dca <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8016d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d5c:	2200      	movs	r2, #0
 8016d5e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d62:	3330      	adds	r3, #48	; 0x30
 8016d64:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8016d68:	4618      	mov	r0, r3
 8016d6a:	f7fe fbe1 	bl	8015530 <ld_word>
 8016d6e:	4603      	mov	r3, r0
 8016d70:	461a      	mov	r2, r3
 8016d72:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8016d76:	429a      	cmp	r2, r3
 8016d78:	d127      	bne.n	8016dca <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d7c:	3330      	adds	r3, #48	; 0x30
 8016d7e:	4618      	mov	r0, r3
 8016d80:	f7fe fbee 	bl	8015560 <ld_dword>
 8016d84:	4603      	mov	r3, r0
 8016d86:	4a1c      	ldr	r2, [pc, #112]	; (8016df8 <find_volume+0x48c>)
 8016d88:	4293      	cmp	r3, r2
 8016d8a:	d11e      	bne.n	8016dca <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8016d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d8e:	3330      	adds	r3, #48	; 0x30
 8016d90:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8016d94:	4618      	mov	r0, r3
 8016d96:	f7fe fbe3 	bl	8015560 <ld_dword>
 8016d9a:	4603      	mov	r3, r0
 8016d9c:	4a17      	ldr	r2, [pc, #92]	; (8016dfc <find_volume+0x490>)
 8016d9e:	4293      	cmp	r3, r2
 8016da0:	d113      	bne.n	8016dca <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016da4:	3330      	adds	r3, #48	; 0x30
 8016da6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8016daa:	4618      	mov	r0, r3
 8016dac:	f7fe fbd8 	bl	8015560 <ld_dword>
 8016db0:	4602      	mov	r2, r0
 8016db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016db4:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8016db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016db8:	3330      	adds	r3, #48	; 0x30
 8016dba:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8016dbe:	4618      	mov	r0, r3
 8016dc0:	f7fe fbce 	bl	8015560 <ld_dword>
 8016dc4:	4602      	mov	r2, r0
 8016dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016dc8:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8016dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016dcc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8016dd0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8016dd2:	4b0b      	ldr	r3, [pc, #44]	; (8016e00 <find_volume+0x494>)
 8016dd4:	881b      	ldrh	r3, [r3, #0]
 8016dd6:	3301      	adds	r3, #1
 8016dd8:	b29a      	uxth	r2, r3
 8016dda:	4b09      	ldr	r3, [pc, #36]	; (8016e00 <find_volume+0x494>)
 8016ddc:	801a      	strh	r2, [r3, #0]
 8016dde:	4b08      	ldr	r3, [pc, #32]	; (8016e00 <find_volume+0x494>)
 8016de0:	881a      	ldrh	r2, [r3, #0]
 8016de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016de4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016de6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016de8:	f7fe fdea 	bl	80159c0 <clear_lock>
#endif
	return FR_OK;
 8016dec:	2300      	movs	r3, #0
}
 8016dee:	4618      	mov	r0, r3
 8016df0:	3758      	adds	r7, #88	; 0x58
 8016df2:	46bd      	mov	sp, r7
 8016df4:	bd80      	pop	{r7, pc}
 8016df6:	bf00      	nop
 8016df8:	41615252 	.word	0x41615252
 8016dfc:	61417272 	.word	0x61417272
 8016e00:	20001400 	.word	0x20001400

08016e04 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016e04:	b580      	push	{r7, lr}
 8016e06:	b084      	sub	sp, #16
 8016e08:	af00      	add	r7, sp, #0
 8016e0a:	6078      	str	r0, [r7, #4]
 8016e0c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8016e0e:	2309      	movs	r3, #9
 8016e10:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d01c      	beq.n	8016e52 <validate+0x4e>
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	681b      	ldr	r3, [r3, #0]
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d018      	beq.n	8016e52 <validate+0x4e>
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	681b      	ldr	r3, [r3, #0]
 8016e24:	781b      	ldrb	r3, [r3, #0]
 8016e26:	2b00      	cmp	r3, #0
 8016e28:	d013      	beq.n	8016e52 <validate+0x4e>
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	889a      	ldrh	r2, [r3, #4]
 8016e2e:	687b      	ldr	r3, [r7, #4]
 8016e30:	681b      	ldr	r3, [r3, #0]
 8016e32:	88db      	ldrh	r3, [r3, #6]
 8016e34:	429a      	cmp	r2, r3
 8016e36:	d10c      	bne.n	8016e52 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	681b      	ldr	r3, [r3, #0]
 8016e3c:	785b      	ldrb	r3, [r3, #1]
 8016e3e:	4618      	mov	r0, r3
 8016e40:	f7fe fad8 	bl	80153f4 <disk_status>
 8016e44:	4603      	mov	r3, r0
 8016e46:	f003 0301 	and.w	r3, r3, #1
 8016e4a:	2b00      	cmp	r3, #0
 8016e4c:	d101      	bne.n	8016e52 <validate+0x4e>
			res = FR_OK;
 8016e4e:	2300      	movs	r3, #0
 8016e50:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8016e52:	7bfb      	ldrb	r3, [r7, #15]
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d102      	bne.n	8016e5e <validate+0x5a>
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	e000      	b.n	8016e60 <validate+0x5c>
 8016e5e:	2300      	movs	r3, #0
 8016e60:	683a      	ldr	r2, [r7, #0]
 8016e62:	6013      	str	r3, [r2, #0]
	return res;
 8016e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8016e66:	4618      	mov	r0, r3
 8016e68:	3710      	adds	r7, #16
 8016e6a:	46bd      	mov	sp, r7
 8016e6c:	bd80      	pop	{r7, pc}
	...

08016e70 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016e70:	b580      	push	{r7, lr}
 8016e72:	b088      	sub	sp, #32
 8016e74:	af00      	add	r7, sp, #0
 8016e76:	60f8      	str	r0, [r7, #12]
 8016e78:	60b9      	str	r1, [r7, #8]
 8016e7a:	4613      	mov	r3, r2
 8016e7c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016e7e:	68bb      	ldr	r3, [r7, #8]
 8016e80:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8016e82:	f107 0310 	add.w	r3, r7, #16
 8016e86:	4618      	mov	r0, r3
 8016e88:	f7ff fcd5 	bl	8016836 <get_ldnumber>
 8016e8c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016e8e:	69fb      	ldr	r3, [r7, #28]
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	da01      	bge.n	8016e98 <f_mount+0x28>
 8016e94:	230b      	movs	r3, #11
 8016e96:	e02b      	b.n	8016ef0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016e98:	4a17      	ldr	r2, [pc, #92]	; (8016ef8 <f_mount+0x88>)
 8016e9a:	69fb      	ldr	r3, [r7, #28]
 8016e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016ea0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8016ea2:	69bb      	ldr	r3, [r7, #24]
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d005      	beq.n	8016eb4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016ea8:	69b8      	ldr	r0, [r7, #24]
 8016eaa:	f7fe fd89 	bl	80159c0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8016eae:	69bb      	ldr	r3, [r7, #24]
 8016eb0:	2200      	movs	r2, #0
 8016eb2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016eb4:	68fb      	ldr	r3, [r7, #12]
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d002      	beq.n	8016ec0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8016eba:	68fb      	ldr	r3, [r7, #12]
 8016ebc:	2200      	movs	r2, #0
 8016ebe:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8016ec0:	68fa      	ldr	r2, [r7, #12]
 8016ec2:	490d      	ldr	r1, [pc, #52]	; (8016ef8 <f_mount+0x88>)
 8016ec4:	69fb      	ldr	r3, [r7, #28]
 8016ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8016eca:	68fb      	ldr	r3, [r7, #12]
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	d002      	beq.n	8016ed6 <f_mount+0x66>
 8016ed0:	79fb      	ldrb	r3, [r7, #7]
 8016ed2:	2b01      	cmp	r3, #1
 8016ed4:	d001      	beq.n	8016eda <f_mount+0x6a>
 8016ed6:	2300      	movs	r3, #0
 8016ed8:	e00a      	b.n	8016ef0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8016eda:	f107 010c 	add.w	r1, r7, #12
 8016ede:	f107 0308 	add.w	r3, r7, #8
 8016ee2:	2200      	movs	r2, #0
 8016ee4:	4618      	mov	r0, r3
 8016ee6:	f7ff fd41 	bl	801696c <find_volume>
 8016eea:	4603      	mov	r3, r0
 8016eec:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8016eee:	7dfb      	ldrb	r3, [r7, #23]
}
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	3720      	adds	r7, #32
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	bd80      	pop	{r7, pc}
 8016ef8:	200013fc 	.word	0x200013fc

08016efc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016efc:	b580      	push	{r7, lr}
 8016efe:	b09a      	sub	sp, #104	; 0x68
 8016f00:	af00      	add	r7, sp, #0
 8016f02:	60f8      	str	r0, [r7, #12]
 8016f04:	60b9      	str	r1, [r7, #8]
 8016f06:	4613      	mov	r3, r2
 8016f08:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016f0a:	68fb      	ldr	r3, [r7, #12]
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d101      	bne.n	8016f14 <f_open+0x18>
 8016f10:	2309      	movs	r3, #9
 8016f12:	e1ad      	b.n	8017270 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016f14:	79fb      	ldrb	r3, [r7, #7]
 8016f16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016f1a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016f1c:	79fa      	ldrb	r2, [r7, #7]
 8016f1e:	f107 0114 	add.w	r1, r7, #20
 8016f22:	f107 0308 	add.w	r3, r7, #8
 8016f26:	4618      	mov	r0, r3
 8016f28:	f7ff fd20 	bl	801696c <find_volume>
 8016f2c:	4603      	mov	r3, r0
 8016f2e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8016f32:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	f040 8191 	bne.w	801725e <f_open+0x362>
		dj.obj.fs = fs;
 8016f3c:	697b      	ldr	r3, [r7, #20]
 8016f3e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016f40:	68ba      	ldr	r2, [r7, #8]
 8016f42:	f107 0318 	add.w	r3, r7, #24
 8016f46:	4611      	mov	r1, r2
 8016f48:	4618      	mov	r0, r3
 8016f4a:	f7ff fc03 	bl	8016754 <follow_path>
 8016f4e:	4603      	mov	r3, r0
 8016f50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8016f54:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8016f58:	2b00      	cmp	r3, #0
 8016f5a:	d11a      	bne.n	8016f92 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8016f5c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016f60:	b25b      	sxtb	r3, r3
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	da03      	bge.n	8016f6e <f_open+0x72>
				res = FR_INVALID_NAME;
 8016f66:	2306      	movs	r3, #6
 8016f68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8016f6c:	e011      	b.n	8016f92 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016f6e:	79fb      	ldrb	r3, [r7, #7]
 8016f70:	f023 0301 	bic.w	r3, r3, #1
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	bf14      	ite	ne
 8016f78:	2301      	movne	r3, #1
 8016f7a:	2300      	moveq	r3, #0
 8016f7c:	b2db      	uxtb	r3, r3
 8016f7e:	461a      	mov	r2, r3
 8016f80:	f107 0318 	add.w	r3, r7, #24
 8016f84:	4611      	mov	r1, r2
 8016f86:	4618      	mov	r0, r3
 8016f88:	f7fe fbd2 	bl	8015730 <chk_lock>
 8016f8c:	4603      	mov	r3, r0
 8016f8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016f92:	79fb      	ldrb	r3, [r7, #7]
 8016f94:	f003 031c 	and.w	r3, r3, #28
 8016f98:	2b00      	cmp	r3, #0
 8016f9a:	d07f      	beq.n	801709c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8016f9c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d017      	beq.n	8016fd4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016fa4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8016fa8:	2b04      	cmp	r3, #4
 8016faa:	d10e      	bne.n	8016fca <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016fac:	f7fe fc1c 	bl	80157e8 <enq_lock>
 8016fb0:	4603      	mov	r3, r0
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	d006      	beq.n	8016fc4 <f_open+0xc8>
 8016fb6:	f107 0318 	add.w	r3, r7, #24
 8016fba:	4618      	mov	r0, r3
 8016fbc:	f7ff fb03 	bl	80165c6 <dir_register>
 8016fc0:	4603      	mov	r3, r0
 8016fc2:	e000      	b.n	8016fc6 <f_open+0xca>
 8016fc4:	2312      	movs	r3, #18
 8016fc6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016fca:	79fb      	ldrb	r3, [r7, #7]
 8016fcc:	f043 0308 	orr.w	r3, r3, #8
 8016fd0:	71fb      	strb	r3, [r7, #7]
 8016fd2:	e010      	b.n	8016ff6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016fd4:	7fbb      	ldrb	r3, [r7, #30]
 8016fd6:	f003 0311 	and.w	r3, r3, #17
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d003      	beq.n	8016fe6 <f_open+0xea>
					res = FR_DENIED;
 8016fde:	2307      	movs	r3, #7
 8016fe0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8016fe4:	e007      	b.n	8016ff6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016fe6:	79fb      	ldrb	r3, [r7, #7]
 8016fe8:	f003 0304 	and.w	r3, r3, #4
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	d002      	beq.n	8016ff6 <f_open+0xfa>
 8016ff0:	2308      	movs	r3, #8
 8016ff2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016ff6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d168      	bne.n	80170d0 <f_open+0x1d4>
 8016ffe:	79fb      	ldrb	r3, [r7, #7]
 8017000:	f003 0308 	and.w	r3, r3, #8
 8017004:	2b00      	cmp	r3, #0
 8017006:	d063      	beq.n	80170d0 <f_open+0x1d4>
				dw = GET_FATTIME();
 8017008:	f7fc fbd0 	bl	80137ac <get_fattime>
 801700c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801700e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017010:	330e      	adds	r3, #14
 8017012:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8017014:	4618      	mov	r0, r3
 8017016:	f7fe fae1 	bl	80155dc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801701a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801701c:	3316      	adds	r3, #22
 801701e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8017020:	4618      	mov	r0, r3
 8017022:	f7fe fadb 	bl	80155dc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8017026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017028:	330b      	adds	r3, #11
 801702a:	2220      	movs	r2, #32
 801702c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801702e:	697b      	ldr	r3, [r7, #20]
 8017030:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017032:	4611      	mov	r1, r2
 8017034:	4618      	mov	r0, r3
 8017036:	f7ff fa32 	bl	801649e <ld_clust>
 801703a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801703c:	697b      	ldr	r3, [r7, #20]
 801703e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017040:	2200      	movs	r2, #0
 8017042:	4618      	mov	r0, r3
 8017044:	f7ff fa4a 	bl	80164dc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8017048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801704a:	331c      	adds	r3, #28
 801704c:	2100      	movs	r1, #0
 801704e:	4618      	mov	r0, r3
 8017050:	f7fe fac4 	bl	80155dc <st_dword>
					fs->wflag = 1;
 8017054:	697b      	ldr	r3, [r7, #20]
 8017056:	2201      	movs	r2, #1
 8017058:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801705a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801705c:	2b00      	cmp	r3, #0
 801705e:	d037      	beq.n	80170d0 <f_open+0x1d4>
						dw = fs->winsect;
 8017060:	697b      	ldr	r3, [r7, #20]
 8017062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017064:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8017066:	f107 0318 	add.w	r3, r7, #24
 801706a:	2200      	movs	r2, #0
 801706c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801706e:	4618      	mov	r0, r3
 8017070:	f7fe ff5d 	bl	8015f2e <remove_chain>
 8017074:	4603      	mov	r3, r0
 8017076:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 801707a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801707e:	2b00      	cmp	r3, #0
 8017080:	d126      	bne.n	80170d0 <f_open+0x1d4>
							res = move_window(fs, dw);
 8017082:	697b      	ldr	r3, [r7, #20]
 8017084:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8017086:	4618      	mov	r0, r3
 8017088:	f7fe fd02 	bl	8015a90 <move_window>
 801708c:	4603      	mov	r3, r0
 801708e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8017092:	697b      	ldr	r3, [r7, #20]
 8017094:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017096:	3a01      	subs	r2, #1
 8017098:	60da      	str	r2, [r3, #12]
 801709a:	e019      	b.n	80170d0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801709c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80170a0:	2b00      	cmp	r3, #0
 80170a2:	d115      	bne.n	80170d0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80170a4:	7fbb      	ldrb	r3, [r7, #30]
 80170a6:	f003 0310 	and.w	r3, r3, #16
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d003      	beq.n	80170b6 <f_open+0x1ba>
					res = FR_NO_FILE;
 80170ae:	2304      	movs	r3, #4
 80170b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80170b4:	e00c      	b.n	80170d0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80170b6:	79fb      	ldrb	r3, [r7, #7]
 80170b8:	f003 0302 	and.w	r3, r3, #2
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d007      	beq.n	80170d0 <f_open+0x1d4>
 80170c0:	7fbb      	ldrb	r3, [r7, #30]
 80170c2:	f003 0301 	and.w	r3, r3, #1
 80170c6:	2b00      	cmp	r3, #0
 80170c8:	d002      	beq.n	80170d0 <f_open+0x1d4>
						res = FR_DENIED;
 80170ca:	2307      	movs	r3, #7
 80170cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80170d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80170d4:	2b00      	cmp	r3, #0
 80170d6:	d128      	bne.n	801712a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80170d8:	79fb      	ldrb	r3, [r7, #7]
 80170da:	f003 0308 	and.w	r3, r3, #8
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d003      	beq.n	80170ea <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80170e2:	79fb      	ldrb	r3, [r7, #7]
 80170e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80170e8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80170ea:	697b      	ldr	r3, [r7, #20]
 80170ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80170ee:	68fb      	ldr	r3, [r7, #12]
 80170f0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80170f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80170f4:	68fb      	ldr	r3, [r7, #12]
 80170f6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80170f8:	79fb      	ldrb	r3, [r7, #7]
 80170fa:	f023 0301 	bic.w	r3, r3, #1
 80170fe:	2b00      	cmp	r3, #0
 8017100:	bf14      	ite	ne
 8017102:	2301      	movne	r3, #1
 8017104:	2300      	moveq	r3, #0
 8017106:	b2db      	uxtb	r3, r3
 8017108:	461a      	mov	r2, r3
 801710a:	f107 0318 	add.w	r3, r7, #24
 801710e:	4611      	mov	r1, r2
 8017110:	4618      	mov	r0, r3
 8017112:	f7fe fb8b 	bl	801582c <inc_lock>
 8017116:	4602      	mov	r2, r0
 8017118:	68fb      	ldr	r3, [r7, #12]
 801711a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801711c:	68fb      	ldr	r3, [r7, #12]
 801711e:	691b      	ldr	r3, [r3, #16]
 8017120:	2b00      	cmp	r3, #0
 8017122:	d102      	bne.n	801712a <f_open+0x22e>
 8017124:	2302      	movs	r3, #2
 8017126:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801712a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801712e:	2b00      	cmp	r3, #0
 8017130:	f040 8095 	bne.w	801725e <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8017134:	697b      	ldr	r3, [r7, #20]
 8017136:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017138:	4611      	mov	r1, r2
 801713a:	4618      	mov	r0, r3
 801713c:	f7ff f9af 	bl	801649e <ld_clust>
 8017140:	4602      	mov	r2, r0
 8017142:	68fb      	ldr	r3, [r7, #12]
 8017144:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8017146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017148:	331c      	adds	r3, #28
 801714a:	4618      	mov	r0, r3
 801714c:	f7fe fa08 	bl	8015560 <ld_dword>
 8017150:	4602      	mov	r2, r0
 8017152:	68fb      	ldr	r3, [r7, #12]
 8017154:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8017156:	68fb      	ldr	r3, [r7, #12]
 8017158:	2200      	movs	r2, #0
 801715a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801715c:	697a      	ldr	r2, [r7, #20]
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8017162:	697b      	ldr	r3, [r7, #20]
 8017164:	88da      	ldrh	r2, [r3, #6]
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801716a:	68fb      	ldr	r3, [r7, #12]
 801716c:	79fa      	ldrb	r2, [r7, #7]
 801716e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8017170:	68fb      	ldr	r3, [r7, #12]
 8017172:	2200      	movs	r2, #0
 8017174:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8017176:	68fb      	ldr	r3, [r7, #12]
 8017178:	2200      	movs	r2, #0
 801717a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801717c:	68fb      	ldr	r3, [r7, #12]
 801717e:	2200      	movs	r2, #0
 8017180:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8017182:	68fb      	ldr	r3, [r7, #12]
 8017184:	3330      	adds	r3, #48	; 0x30
 8017186:	f44f 7200 	mov.w	r2, #512	; 0x200
 801718a:	2100      	movs	r1, #0
 801718c:	4618      	mov	r0, r3
 801718e:	f7fe fa72 	bl	8015676 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8017192:	79fb      	ldrb	r3, [r7, #7]
 8017194:	f003 0320 	and.w	r3, r3, #32
 8017198:	2b00      	cmp	r3, #0
 801719a:	d060      	beq.n	801725e <f_open+0x362>
 801719c:	68fb      	ldr	r3, [r7, #12]
 801719e:	68db      	ldr	r3, [r3, #12]
 80171a0:	2b00      	cmp	r3, #0
 80171a2:	d05c      	beq.n	801725e <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80171a4:	68fb      	ldr	r3, [r7, #12]
 80171a6:	68da      	ldr	r2, [r3, #12]
 80171a8:	68fb      	ldr	r3, [r7, #12]
 80171aa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80171ac:	697b      	ldr	r3, [r7, #20]
 80171ae:	895b      	ldrh	r3, [r3, #10]
 80171b0:	025b      	lsls	r3, r3, #9
 80171b2:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80171b4:	68fb      	ldr	r3, [r7, #12]
 80171b6:	689b      	ldr	r3, [r3, #8]
 80171b8:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80171ba:	68fb      	ldr	r3, [r7, #12]
 80171bc:	68db      	ldr	r3, [r3, #12]
 80171be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80171c0:	e016      	b.n	80171f0 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80171c2:	68fb      	ldr	r3, [r7, #12]
 80171c4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80171c6:	4618      	mov	r0, r3
 80171c8:	f7fe fd1d 	bl	8015c06 <get_fat>
 80171cc:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80171ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80171d0:	2b01      	cmp	r3, #1
 80171d2:	d802      	bhi.n	80171da <f_open+0x2de>
 80171d4:	2302      	movs	r3, #2
 80171d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80171da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80171dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80171e0:	d102      	bne.n	80171e8 <f_open+0x2ec>
 80171e2:	2301      	movs	r3, #1
 80171e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80171e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80171ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80171ec:	1ad3      	subs	r3, r2, r3
 80171ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80171f0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d103      	bne.n	8017200 <f_open+0x304>
 80171f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80171fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80171fc:	429a      	cmp	r2, r3
 80171fe:	d8e0      	bhi.n	80171c2 <f_open+0x2c6>
				}
				fp->clust = clst;
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8017204:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8017206:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801720a:	2b00      	cmp	r3, #0
 801720c:	d127      	bne.n	801725e <f_open+0x362>
 801720e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017214:	2b00      	cmp	r3, #0
 8017216:	d022      	beq.n	801725e <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8017218:	697b      	ldr	r3, [r7, #20]
 801721a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801721c:	4618      	mov	r0, r3
 801721e:	f7fe fcd3 	bl	8015bc8 <clust2sect>
 8017222:	64f8      	str	r0, [r7, #76]	; 0x4c
 8017224:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017226:	2b00      	cmp	r3, #0
 8017228:	d103      	bne.n	8017232 <f_open+0x336>
						res = FR_INT_ERR;
 801722a:	2302      	movs	r3, #2
 801722c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8017230:	e015      	b.n	801725e <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8017232:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017234:	0a5a      	lsrs	r2, r3, #9
 8017236:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017238:	441a      	add	r2, r3
 801723a:	68fb      	ldr	r3, [r7, #12]
 801723c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801723e:	697b      	ldr	r3, [r7, #20]
 8017240:	7858      	ldrb	r0, [r3, #1]
 8017242:	68fb      	ldr	r3, [r7, #12]
 8017244:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	6a1a      	ldr	r2, [r3, #32]
 801724c:	2301      	movs	r3, #1
 801724e:	f7fe f911 	bl	8015474 <disk_read>
 8017252:	4603      	mov	r3, r0
 8017254:	2b00      	cmp	r3, #0
 8017256:	d002      	beq.n	801725e <f_open+0x362>
 8017258:	2301      	movs	r3, #1
 801725a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801725e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8017262:	2b00      	cmp	r3, #0
 8017264:	d002      	beq.n	801726c <f_open+0x370>
 8017266:	68fb      	ldr	r3, [r7, #12]
 8017268:	2200      	movs	r2, #0
 801726a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801726c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8017270:	4618      	mov	r0, r3
 8017272:	3768      	adds	r7, #104	; 0x68
 8017274:	46bd      	mov	sp, r7
 8017276:	bd80      	pop	{r7, pc}

08017278 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8017278:	b580      	push	{r7, lr}
 801727a:	b08e      	sub	sp, #56	; 0x38
 801727c:	af00      	add	r7, sp, #0
 801727e:	60f8      	str	r0, [r7, #12]
 8017280:	60b9      	str	r1, [r7, #8]
 8017282:	607a      	str	r2, [r7, #4]
 8017284:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8017286:	68bb      	ldr	r3, [r7, #8]
 8017288:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801728a:	683b      	ldr	r3, [r7, #0]
 801728c:	2200      	movs	r2, #0
 801728e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8017290:	68fb      	ldr	r3, [r7, #12]
 8017292:	f107 0214 	add.w	r2, r7, #20
 8017296:	4611      	mov	r1, r2
 8017298:	4618      	mov	r0, r3
 801729a:	f7ff fdb3 	bl	8016e04 <validate>
 801729e:	4603      	mov	r3, r0
 80172a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80172a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d107      	bne.n	80172bc <f_read+0x44>
 80172ac:	68fb      	ldr	r3, [r7, #12]
 80172ae:	7d5b      	ldrb	r3, [r3, #21]
 80172b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80172b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d002      	beq.n	80172c2 <f_read+0x4a>
 80172bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80172c0:	e115      	b.n	80174ee <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80172c2:	68fb      	ldr	r3, [r7, #12]
 80172c4:	7d1b      	ldrb	r3, [r3, #20]
 80172c6:	f003 0301 	and.w	r3, r3, #1
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	d101      	bne.n	80172d2 <f_read+0x5a>
 80172ce:	2307      	movs	r3, #7
 80172d0:	e10d      	b.n	80174ee <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80172d2:	68fb      	ldr	r3, [r7, #12]
 80172d4:	68da      	ldr	r2, [r3, #12]
 80172d6:	68fb      	ldr	r3, [r7, #12]
 80172d8:	699b      	ldr	r3, [r3, #24]
 80172da:	1ad3      	subs	r3, r2, r3
 80172dc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80172de:	687a      	ldr	r2, [r7, #4]
 80172e0:	6a3b      	ldr	r3, [r7, #32]
 80172e2:	429a      	cmp	r2, r3
 80172e4:	f240 80fe 	bls.w	80174e4 <f_read+0x26c>
 80172e8:	6a3b      	ldr	r3, [r7, #32]
 80172ea:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80172ec:	e0fa      	b.n	80174e4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80172ee:	68fb      	ldr	r3, [r7, #12]
 80172f0:	699b      	ldr	r3, [r3, #24]
 80172f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80172f6:	2b00      	cmp	r3, #0
 80172f8:	f040 80c6 	bne.w	8017488 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80172fc:	68fb      	ldr	r3, [r7, #12]
 80172fe:	699b      	ldr	r3, [r3, #24]
 8017300:	0a5b      	lsrs	r3, r3, #9
 8017302:	697a      	ldr	r2, [r7, #20]
 8017304:	8952      	ldrh	r2, [r2, #10]
 8017306:	3a01      	subs	r2, #1
 8017308:	4013      	ands	r3, r2
 801730a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 801730c:	69fb      	ldr	r3, [r7, #28]
 801730e:	2b00      	cmp	r3, #0
 8017310:	d12f      	bne.n	8017372 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8017312:	68fb      	ldr	r3, [r7, #12]
 8017314:	699b      	ldr	r3, [r3, #24]
 8017316:	2b00      	cmp	r3, #0
 8017318:	d103      	bne.n	8017322 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801731a:	68fb      	ldr	r3, [r7, #12]
 801731c:	689b      	ldr	r3, [r3, #8]
 801731e:	633b      	str	r3, [r7, #48]	; 0x30
 8017320:	e013      	b.n	801734a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8017322:	68fb      	ldr	r3, [r7, #12]
 8017324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017326:	2b00      	cmp	r3, #0
 8017328:	d007      	beq.n	801733a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801732a:	68fb      	ldr	r3, [r7, #12]
 801732c:	699b      	ldr	r3, [r3, #24]
 801732e:	4619      	mov	r1, r3
 8017330:	68f8      	ldr	r0, [r7, #12]
 8017332:	f7fe fef9 	bl	8016128 <clmt_clust>
 8017336:	6338      	str	r0, [r7, #48]	; 0x30
 8017338:	e007      	b.n	801734a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801733a:	68fa      	ldr	r2, [r7, #12]
 801733c:	68fb      	ldr	r3, [r7, #12]
 801733e:	69db      	ldr	r3, [r3, #28]
 8017340:	4619      	mov	r1, r3
 8017342:	4610      	mov	r0, r2
 8017344:	f7fe fc5f 	bl	8015c06 <get_fat>
 8017348:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801734a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801734c:	2b01      	cmp	r3, #1
 801734e:	d804      	bhi.n	801735a <f_read+0xe2>
 8017350:	68fb      	ldr	r3, [r7, #12]
 8017352:	2202      	movs	r2, #2
 8017354:	755a      	strb	r2, [r3, #21]
 8017356:	2302      	movs	r3, #2
 8017358:	e0c9      	b.n	80174ee <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801735a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801735c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017360:	d104      	bne.n	801736c <f_read+0xf4>
 8017362:	68fb      	ldr	r3, [r7, #12]
 8017364:	2201      	movs	r2, #1
 8017366:	755a      	strb	r2, [r3, #21]
 8017368:	2301      	movs	r3, #1
 801736a:	e0c0      	b.n	80174ee <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 801736c:	68fb      	ldr	r3, [r7, #12]
 801736e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017370:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8017372:	697a      	ldr	r2, [r7, #20]
 8017374:	68fb      	ldr	r3, [r7, #12]
 8017376:	69db      	ldr	r3, [r3, #28]
 8017378:	4619      	mov	r1, r3
 801737a:	4610      	mov	r0, r2
 801737c:	f7fe fc24 	bl	8015bc8 <clust2sect>
 8017380:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8017382:	69bb      	ldr	r3, [r7, #24]
 8017384:	2b00      	cmp	r3, #0
 8017386:	d104      	bne.n	8017392 <f_read+0x11a>
 8017388:	68fb      	ldr	r3, [r7, #12]
 801738a:	2202      	movs	r2, #2
 801738c:	755a      	strb	r2, [r3, #21]
 801738e:	2302      	movs	r3, #2
 8017390:	e0ad      	b.n	80174ee <f_read+0x276>
			sect += csect;
 8017392:	69ba      	ldr	r2, [r7, #24]
 8017394:	69fb      	ldr	r3, [r7, #28]
 8017396:	4413      	add	r3, r2
 8017398:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	0a5b      	lsrs	r3, r3, #9
 801739e:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80173a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d039      	beq.n	801741a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80173a6:	69fa      	ldr	r2, [r7, #28]
 80173a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173aa:	4413      	add	r3, r2
 80173ac:	697a      	ldr	r2, [r7, #20]
 80173ae:	8952      	ldrh	r2, [r2, #10]
 80173b0:	4293      	cmp	r3, r2
 80173b2:	d905      	bls.n	80173c0 <f_read+0x148>
					cc = fs->csize - csect;
 80173b4:	697b      	ldr	r3, [r7, #20]
 80173b6:	895b      	ldrh	r3, [r3, #10]
 80173b8:	461a      	mov	r2, r3
 80173ba:	69fb      	ldr	r3, [r7, #28]
 80173bc:	1ad3      	subs	r3, r2, r3
 80173be:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80173c0:	697b      	ldr	r3, [r7, #20]
 80173c2:	7858      	ldrb	r0, [r3, #1]
 80173c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173c6:	69ba      	ldr	r2, [r7, #24]
 80173c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80173ca:	f7fe f853 	bl	8015474 <disk_read>
 80173ce:	4603      	mov	r3, r0
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	d004      	beq.n	80173de <f_read+0x166>
 80173d4:	68fb      	ldr	r3, [r7, #12]
 80173d6:	2201      	movs	r2, #1
 80173d8:	755a      	strb	r2, [r3, #21]
 80173da:	2301      	movs	r3, #1
 80173dc:	e087      	b.n	80174ee <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80173de:	68fb      	ldr	r3, [r7, #12]
 80173e0:	7d1b      	ldrb	r3, [r3, #20]
 80173e2:	b25b      	sxtb	r3, r3
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	da14      	bge.n	8017412 <f_read+0x19a>
 80173e8:	68fb      	ldr	r3, [r7, #12]
 80173ea:	6a1a      	ldr	r2, [r3, #32]
 80173ec:	69bb      	ldr	r3, [r7, #24]
 80173ee:	1ad3      	subs	r3, r2, r3
 80173f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80173f2:	429a      	cmp	r2, r3
 80173f4:	d90d      	bls.n	8017412 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80173f6:	68fb      	ldr	r3, [r7, #12]
 80173f8:	6a1a      	ldr	r2, [r3, #32]
 80173fa:	69bb      	ldr	r3, [r7, #24]
 80173fc:	1ad3      	subs	r3, r2, r3
 80173fe:	025b      	lsls	r3, r3, #9
 8017400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017402:	18d0      	adds	r0, r2, r3
 8017404:	68fb      	ldr	r3, [r7, #12]
 8017406:	3330      	adds	r3, #48	; 0x30
 8017408:	f44f 7200 	mov.w	r2, #512	; 0x200
 801740c:	4619      	mov	r1, r3
 801740e:	f7fe f911 	bl	8015634 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8017412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017414:	025b      	lsls	r3, r3, #9
 8017416:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8017418:	e050      	b.n	80174bc <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801741a:	68fb      	ldr	r3, [r7, #12]
 801741c:	6a1b      	ldr	r3, [r3, #32]
 801741e:	69ba      	ldr	r2, [r7, #24]
 8017420:	429a      	cmp	r2, r3
 8017422:	d02e      	beq.n	8017482 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8017424:	68fb      	ldr	r3, [r7, #12]
 8017426:	7d1b      	ldrb	r3, [r3, #20]
 8017428:	b25b      	sxtb	r3, r3
 801742a:	2b00      	cmp	r3, #0
 801742c:	da18      	bge.n	8017460 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801742e:	697b      	ldr	r3, [r7, #20]
 8017430:	7858      	ldrb	r0, [r3, #1]
 8017432:	68fb      	ldr	r3, [r7, #12]
 8017434:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017438:	68fb      	ldr	r3, [r7, #12]
 801743a:	6a1a      	ldr	r2, [r3, #32]
 801743c:	2301      	movs	r3, #1
 801743e:	f7fe f839 	bl	80154b4 <disk_write>
 8017442:	4603      	mov	r3, r0
 8017444:	2b00      	cmp	r3, #0
 8017446:	d004      	beq.n	8017452 <f_read+0x1da>
 8017448:	68fb      	ldr	r3, [r7, #12]
 801744a:	2201      	movs	r2, #1
 801744c:	755a      	strb	r2, [r3, #21]
 801744e:	2301      	movs	r3, #1
 8017450:	e04d      	b.n	80174ee <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8017452:	68fb      	ldr	r3, [r7, #12]
 8017454:	7d1b      	ldrb	r3, [r3, #20]
 8017456:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801745a:	b2da      	uxtb	r2, r3
 801745c:	68fb      	ldr	r3, [r7, #12]
 801745e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8017460:	697b      	ldr	r3, [r7, #20]
 8017462:	7858      	ldrb	r0, [r3, #1]
 8017464:	68fb      	ldr	r3, [r7, #12]
 8017466:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801746a:	2301      	movs	r3, #1
 801746c:	69ba      	ldr	r2, [r7, #24]
 801746e:	f7fe f801 	bl	8015474 <disk_read>
 8017472:	4603      	mov	r3, r0
 8017474:	2b00      	cmp	r3, #0
 8017476:	d004      	beq.n	8017482 <f_read+0x20a>
 8017478:	68fb      	ldr	r3, [r7, #12]
 801747a:	2201      	movs	r2, #1
 801747c:	755a      	strb	r2, [r3, #21]
 801747e:	2301      	movs	r3, #1
 8017480:	e035      	b.n	80174ee <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	69ba      	ldr	r2, [r7, #24]
 8017486:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8017488:	68fb      	ldr	r3, [r7, #12]
 801748a:	699b      	ldr	r3, [r3, #24]
 801748c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017490:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8017494:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8017496:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	429a      	cmp	r2, r3
 801749c:	d901      	bls.n	80174a2 <f_read+0x22a>
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80174a2:	68fb      	ldr	r3, [r7, #12]
 80174a4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80174a8:	68fb      	ldr	r3, [r7, #12]
 80174aa:	699b      	ldr	r3, [r3, #24]
 80174ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80174b0:	4413      	add	r3, r2
 80174b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80174b4:	4619      	mov	r1, r3
 80174b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80174b8:	f7fe f8bc 	bl	8015634 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80174bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80174be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174c0:	4413      	add	r3, r2
 80174c2:	627b      	str	r3, [r7, #36]	; 0x24
 80174c4:	68fb      	ldr	r3, [r7, #12]
 80174c6:	699a      	ldr	r2, [r3, #24]
 80174c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174ca:	441a      	add	r2, r3
 80174cc:	68fb      	ldr	r3, [r7, #12]
 80174ce:	619a      	str	r2, [r3, #24]
 80174d0:	683b      	ldr	r3, [r7, #0]
 80174d2:	681a      	ldr	r2, [r3, #0]
 80174d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174d6:	441a      	add	r2, r3
 80174d8:	683b      	ldr	r3, [r7, #0]
 80174da:	601a      	str	r2, [r3, #0]
 80174dc:	687a      	ldr	r2, [r7, #4]
 80174de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174e0:	1ad3      	subs	r3, r2, r3
 80174e2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80174e4:	687b      	ldr	r3, [r7, #4]
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	f47f af01 	bne.w	80172ee <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80174ec:	2300      	movs	r3, #0
}
 80174ee:	4618      	mov	r0, r3
 80174f0:	3738      	adds	r7, #56	; 0x38
 80174f2:	46bd      	mov	sp, r7
 80174f4:	bd80      	pop	{r7, pc}

080174f6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80174f6:	b580      	push	{r7, lr}
 80174f8:	b08c      	sub	sp, #48	; 0x30
 80174fa:	af00      	add	r7, sp, #0
 80174fc:	60f8      	str	r0, [r7, #12]
 80174fe:	60b9      	str	r1, [r7, #8]
 8017500:	607a      	str	r2, [r7, #4]
 8017502:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8017504:	68bb      	ldr	r3, [r7, #8]
 8017506:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8017508:	683b      	ldr	r3, [r7, #0]
 801750a:	2200      	movs	r2, #0
 801750c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801750e:	68fb      	ldr	r3, [r7, #12]
 8017510:	f107 0210 	add.w	r2, r7, #16
 8017514:	4611      	mov	r1, r2
 8017516:	4618      	mov	r0, r3
 8017518:	f7ff fc74 	bl	8016e04 <validate>
 801751c:	4603      	mov	r3, r0
 801751e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8017522:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017526:	2b00      	cmp	r3, #0
 8017528:	d107      	bne.n	801753a <f_write+0x44>
 801752a:	68fb      	ldr	r3, [r7, #12]
 801752c:	7d5b      	ldrb	r3, [r3, #21]
 801752e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8017532:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017536:	2b00      	cmp	r3, #0
 8017538:	d002      	beq.n	8017540 <f_write+0x4a>
 801753a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801753e:	e14b      	b.n	80177d8 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8017540:	68fb      	ldr	r3, [r7, #12]
 8017542:	7d1b      	ldrb	r3, [r3, #20]
 8017544:	f003 0302 	and.w	r3, r3, #2
 8017548:	2b00      	cmp	r3, #0
 801754a:	d101      	bne.n	8017550 <f_write+0x5a>
 801754c:	2307      	movs	r3, #7
 801754e:	e143      	b.n	80177d8 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8017550:	68fb      	ldr	r3, [r7, #12]
 8017552:	699a      	ldr	r2, [r3, #24]
 8017554:	687b      	ldr	r3, [r7, #4]
 8017556:	441a      	add	r2, r3
 8017558:	68fb      	ldr	r3, [r7, #12]
 801755a:	699b      	ldr	r3, [r3, #24]
 801755c:	429a      	cmp	r2, r3
 801755e:	f080 812d 	bcs.w	80177bc <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8017562:	68fb      	ldr	r3, [r7, #12]
 8017564:	699b      	ldr	r3, [r3, #24]
 8017566:	43db      	mvns	r3, r3
 8017568:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801756a:	e127      	b.n	80177bc <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801756c:	68fb      	ldr	r3, [r7, #12]
 801756e:	699b      	ldr	r3, [r3, #24]
 8017570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017574:	2b00      	cmp	r3, #0
 8017576:	f040 80e3 	bne.w	8017740 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801757a:	68fb      	ldr	r3, [r7, #12]
 801757c:	699b      	ldr	r3, [r3, #24]
 801757e:	0a5b      	lsrs	r3, r3, #9
 8017580:	693a      	ldr	r2, [r7, #16]
 8017582:	8952      	ldrh	r2, [r2, #10]
 8017584:	3a01      	subs	r2, #1
 8017586:	4013      	ands	r3, r2
 8017588:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801758a:	69bb      	ldr	r3, [r7, #24]
 801758c:	2b00      	cmp	r3, #0
 801758e:	d143      	bne.n	8017618 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8017590:	68fb      	ldr	r3, [r7, #12]
 8017592:	699b      	ldr	r3, [r3, #24]
 8017594:	2b00      	cmp	r3, #0
 8017596:	d10c      	bne.n	80175b2 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8017598:	68fb      	ldr	r3, [r7, #12]
 801759a:	689b      	ldr	r3, [r3, #8]
 801759c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801759e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	d11a      	bne.n	80175da <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80175a4:	68fb      	ldr	r3, [r7, #12]
 80175a6:	2100      	movs	r1, #0
 80175a8:	4618      	mov	r0, r3
 80175aa:	f7fe fd25 	bl	8015ff8 <create_chain>
 80175ae:	62b8      	str	r0, [r7, #40]	; 0x28
 80175b0:	e013      	b.n	80175da <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80175b2:	68fb      	ldr	r3, [r7, #12]
 80175b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d007      	beq.n	80175ca <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80175ba:	68fb      	ldr	r3, [r7, #12]
 80175bc:	699b      	ldr	r3, [r3, #24]
 80175be:	4619      	mov	r1, r3
 80175c0:	68f8      	ldr	r0, [r7, #12]
 80175c2:	f7fe fdb1 	bl	8016128 <clmt_clust>
 80175c6:	62b8      	str	r0, [r7, #40]	; 0x28
 80175c8:	e007      	b.n	80175da <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80175ca:	68fa      	ldr	r2, [r7, #12]
 80175cc:	68fb      	ldr	r3, [r7, #12]
 80175ce:	69db      	ldr	r3, [r3, #28]
 80175d0:	4619      	mov	r1, r3
 80175d2:	4610      	mov	r0, r2
 80175d4:	f7fe fd10 	bl	8015ff8 <create_chain>
 80175d8:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80175da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175dc:	2b00      	cmp	r3, #0
 80175de:	f000 80f2 	beq.w	80177c6 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80175e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175e4:	2b01      	cmp	r3, #1
 80175e6:	d104      	bne.n	80175f2 <f_write+0xfc>
 80175e8:	68fb      	ldr	r3, [r7, #12]
 80175ea:	2202      	movs	r2, #2
 80175ec:	755a      	strb	r2, [r3, #21]
 80175ee:	2302      	movs	r3, #2
 80175f0:	e0f2      	b.n	80177d8 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80175f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80175f8:	d104      	bne.n	8017604 <f_write+0x10e>
 80175fa:	68fb      	ldr	r3, [r7, #12]
 80175fc:	2201      	movs	r2, #1
 80175fe:	755a      	strb	r2, [r3, #21]
 8017600:	2301      	movs	r3, #1
 8017602:	e0e9      	b.n	80177d8 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8017604:	68fb      	ldr	r3, [r7, #12]
 8017606:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017608:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801760a:	68fb      	ldr	r3, [r7, #12]
 801760c:	689b      	ldr	r3, [r3, #8]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d102      	bne.n	8017618 <f_write+0x122>
 8017612:	68fb      	ldr	r3, [r7, #12]
 8017614:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017616:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8017618:	68fb      	ldr	r3, [r7, #12]
 801761a:	7d1b      	ldrb	r3, [r3, #20]
 801761c:	b25b      	sxtb	r3, r3
 801761e:	2b00      	cmp	r3, #0
 8017620:	da18      	bge.n	8017654 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017622:	693b      	ldr	r3, [r7, #16]
 8017624:	7858      	ldrb	r0, [r3, #1]
 8017626:	68fb      	ldr	r3, [r7, #12]
 8017628:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801762c:	68fb      	ldr	r3, [r7, #12]
 801762e:	6a1a      	ldr	r2, [r3, #32]
 8017630:	2301      	movs	r3, #1
 8017632:	f7fd ff3f 	bl	80154b4 <disk_write>
 8017636:	4603      	mov	r3, r0
 8017638:	2b00      	cmp	r3, #0
 801763a:	d004      	beq.n	8017646 <f_write+0x150>
 801763c:	68fb      	ldr	r3, [r7, #12]
 801763e:	2201      	movs	r2, #1
 8017640:	755a      	strb	r2, [r3, #21]
 8017642:	2301      	movs	r3, #1
 8017644:	e0c8      	b.n	80177d8 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8017646:	68fb      	ldr	r3, [r7, #12]
 8017648:	7d1b      	ldrb	r3, [r3, #20]
 801764a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801764e:	b2da      	uxtb	r2, r3
 8017650:	68fb      	ldr	r3, [r7, #12]
 8017652:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8017654:	693a      	ldr	r2, [r7, #16]
 8017656:	68fb      	ldr	r3, [r7, #12]
 8017658:	69db      	ldr	r3, [r3, #28]
 801765a:	4619      	mov	r1, r3
 801765c:	4610      	mov	r0, r2
 801765e:	f7fe fab3 	bl	8015bc8 <clust2sect>
 8017662:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8017664:	697b      	ldr	r3, [r7, #20]
 8017666:	2b00      	cmp	r3, #0
 8017668:	d104      	bne.n	8017674 <f_write+0x17e>
 801766a:	68fb      	ldr	r3, [r7, #12]
 801766c:	2202      	movs	r2, #2
 801766e:	755a      	strb	r2, [r3, #21]
 8017670:	2302      	movs	r3, #2
 8017672:	e0b1      	b.n	80177d8 <f_write+0x2e2>
			sect += csect;
 8017674:	697a      	ldr	r2, [r7, #20]
 8017676:	69bb      	ldr	r3, [r7, #24]
 8017678:	4413      	add	r3, r2
 801767a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	0a5b      	lsrs	r3, r3, #9
 8017680:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8017682:	6a3b      	ldr	r3, [r7, #32]
 8017684:	2b00      	cmp	r3, #0
 8017686:	d03c      	beq.n	8017702 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8017688:	69ba      	ldr	r2, [r7, #24]
 801768a:	6a3b      	ldr	r3, [r7, #32]
 801768c:	4413      	add	r3, r2
 801768e:	693a      	ldr	r2, [r7, #16]
 8017690:	8952      	ldrh	r2, [r2, #10]
 8017692:	4293      	cmp	r3, r2
 8017694:	d905      	bls.n	80176a2 <f_write+0x1ac>
					cc = fs->csize - csect;
 8017696:	693b      	ldr	r3, [r7, #16]
 8017698:	895b      	ldrh	r3, [r3, #10]
 801769a:	461a      	mov	r2, r3
 801769c:	69bb      	ldr	r3, [r7, #24]
 801769e:	1ad3      	subs	r3, r2, r3
 80176a0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80176a2:	693b      	ldr	r3, [r7, #16]
 80176a4:	7858      	ldrb	r0, [r3, #1]
 80176a6:	6a3b      	ldr	r3, [r7, #32]
 80176a8:	697a      	ldr	r2, [r7, #20]
 80176aa:	69f9      	ldr	r1, [r7, #28]
 80176ac:	f7fd ff02 	bl	80154b4 <disk_write>
 80176b0:	4603      	mov	r3, r0
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d004      	beq.n	80176c0 <f_write+0x1ca>
 80176b6:	68fb      	ldr	r3, [r7, #12]
 80176b8:	2201      	movs	r2, #1
 80176ba:	755a      	strb	r2, [r3, #21]
 80176bc:	2301      	movs	r3, #1
 80176be:	e08b      	b.n	80177d8 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80176c0:	68fb      	ldr	r3, [r7, #12]
 80176c2:	6a1a      	ldr	r2, [r3, #32]
 80176c4:	697b      	ldr	r3, [r7, #20]
 80176c6:	1ad3      	subs	r3, r2, r3
 80176c8:	6a3a      	ldr	r2, [r7, #32]
 80176ca:	429a      	cmp	r2, r3
 80176cc:	d915      	bls.n	80176fa <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80176ce:	68fb      	ldr	r3, [r7, #12]
 80176d0:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80176d4:	68fb      	ldr	r3, [r7, #12]
 80176d6:	6a1a      	ldr	r2, [r3, #32]
 80176d8:	697b      	ldr	r3, [r7, #20]
 80176da:	1ad3      	subs	r3, r2, r3
 80176dc:	025b      	lsls	r3, r3, #9
 80176de:	69fa      	ldr	r2, [r7, #28]
 80176e0:	4413      	add	r3, r2
 80176e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80176e6:	4619      	mov	r1, r3
 80176e8:	f7fd ffa4 	bl	8015634 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80176ec:	68fb      	ldr	r3, [r7, #12]
 80176ee:	7d1b      	ldrb	r3, [r3, #20]
 80176f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80176f4:	b2da      	uxtb	r2, r3
 80176f6:	68fb      	ldr	r3, [r7, #12]
 80176f8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80176fa:	6a3b      	ldr	r3, [r7, #32]
 80176fc:	025b      	lsls	r3, r3, #9
 80176fe:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8017700:	e03f      	b.n	8017782 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8017702:	68fb      	ldr	r3, [r7, #12]
 8017704:	6a1b      	ldr	r3, [r3, #32]
 8017706:	697a      	ldr	r2, [r7, #20]
 8017708:	429a      	cmp	r2, r3
 801770a:	d016      	beq.n	801773a <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 801770c:	68fb      	ldr	r3, [r7, #12]
 801770e:	699a      	ldr	r2, [r3, #24]
 8017710:	68fb      	ldr	r3, [r7, #12]
 8017712:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8017714:	429a      	cmp	r2, r3
 8017716:	d210      	bcs.n	801773a <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8017718:	693b      	ldr	r3, [r7, #16]
 801771a:	7858      	ldrb	r0, [r3, #1]
 801771c:	68fb      	ldr	r3, [r7, #12]
 801771e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017722:	2301      	movs	r3, #1
 8017724:	697a      	ldr	r2, [r7, #20]
 8017726:	f7fd fea5 	bl	8015474 <disk_read>
 801772a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801772c:	2b00      	cmp	r3, #0
 801772e:	d004      	beq.n	801773a <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8017730:	68fb      	ldr	r3, [r7, #12]
 8017732:	2201      	movs	r2, #1
 8017734:	755a      	strb	r2, [r3, #21]
 8017736:	2301      	movs	r3, #1
 8017738:	e04e      	b.n	80177d8 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 801773a:	68fb      	ldr	r3, [r7, #12]
 801773c:	697a      	ldr	r2, [r7, #20]
 801773e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8017740:	68fb      	ldr	r3, [r7, #12]
 8017742:	699b      	ldr	r3, [r3, #24]
 8017744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017748:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801774c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801774e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	429a      	cmp	r2, r3
 8017754:	d901      	bls.n	801775a <f_write+0x264>
 8017756:	687b      	ldr	r3, [r7, #4]
 8017758:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8017760:	68fb      	ldr	r3, [r7, #12]
 8017762:	699b      	ldr	r3, [r3, #24]
 8017764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017768:	4413      	add	r3, r2
 801776a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801776c:	69f9      	ldr	r1, [r7, #28]
 801776e:	4618      	mov	r0, r3
 8017770:	f7fd ff60 	bl	8015634 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8017774:	68fb      	ldr	r3, [r7, #12]
 8017776:	7d1b      	ldrb	r3, [r3, #20]
 8017778:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801777c:	b2da      	uxtb	r2, r3
 801777e:	68fb      	ldr	r3, [r7, #12]
 8017780:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8017782:	69fa      	ldr	r2, [r7, #28]
 8017784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017786:	4413      	add	r3, r2
 8017788:	61fb      	str	r3, [r7, #28]
 801778a:	68fb      	ldr	r3, [r7, #12]
 801778c:	699a      	ldr	r2, [r3, #24]
 801778e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017790:	441a      	add	r2, r3
 8017792:	68fb      	ldr	r3, [r7, #12]
 8017794:	619a      	str	r2, [r3, #24]
 8017796:	68fb      	ldr	r3, [r7, #12]
 8017798:	68da      	ldr	r2, [r3, #12]
 801779a:	68fb      	ldr	r3, [r7, #12]
 801779c:	699b      	ldr	r3, [r3, #24]
 801779e:	429a      	cmp	r2, r3
 80177a0:	bf38      	it	cc
 80177a2:	461a      	movcc	r2, r3
 80177a4:	68fb      	ldr	r3, [r7, #12]
 80177a6:	60da      	str	r2, [r3, #12]
 80177a8:	683b      	ldr	r3, [r7, #0]
 80177aa:	681a      	ldr	r2, [r3, #0]
 80177ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177ae:	441a      	add	r2, r3
 80177b0:	683b      	ldr	r3, [r7, #0]
 80177b2:	601a      	str	r2, [r3, #0]
 80177b4:	687a      	ldr	r2, [r7, #4]
 80177b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177b8:	1ad3      	subs	r3, r2, r3
 80177ba:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	2b00      	cmp	r3, #0
 80177c0:	f47f aed4 	bne.w	801756c <f_write+0x76>
 80177c4:	e000      	b.n	80177c8 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80177c6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80177c8:	68fb      	ldr	r3, [r7, #12]
 80177ca:	7d1b      	ldrb	r3, [r3, #20]
 80177cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80177d0:	b2da      	uxtb	r2, r3
 80177d2:	68fb      	ldr	r3, [r7, #12]
 80177d4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80177d6:	2300      	movs	r3, #0
}
 80177d8:	4618      	mov	r0, r3
 80177da:	3730      	adds	r7, #48	; 0x30
 80177dc:	46bd      	mov	sp, r7
 80177de:	bd80      	pop	{r7, pc}

080177e0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80177e0:	b580      	push	{r7, lr}
 80177e2:	b086      	sub	sp, #24
 80177e4:	af00      	add	r7, sp, #0
 80177e6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80177e8:	687b      	ldr	r3, [r7, #4]
 80177ea:	f107 0208 	add.w	r2, r7, #8
 80177ee:	4611      	mov	r1, r2
 80177f0:	4618      	mov	r0, r3
 80177f2:	f7ff fb07 	bl	8016e04 <validate>
 80177f6:	4603      	mov	r3, r0
 80177f8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80177fa:	7dfb      	ldrb	r3, [r7, #23]
 80177fc:	2b00      	cmp	r3, #0
 80177fe:	d168      	bne.n	80178d2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	7d1b      	ldrb	r3, [r3, #20]
 8017804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017808:	2b00      	cmp	r3, #0
 801780a:	d062      	beq.n	80178d2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	7d1b      	ldrb	r3, [r3, #20]
 8017810:	b25b      	sxtb	r3, r3
 8017812:	2b00      	cmp	r3, #0
 8017814:	da15      	bge.n	8017842 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8017816:	68bb      	ldr	r3, [r7, #8]
 8017818:	7858      	ldrb	r0, [r3, #1]
 801781a:	687b      	ldr	r3, [r7, #4]
 801781c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	6a1a      	ldr	r2, [r3, #32]
 8017824:	2301      	movs	r3, #1
 8017826:	f7fd fe45 	bl	80154b4 <disk_write>
 801782a:	4603      	mov	r3, r0
 801782c:	2b00      	cmp	r3, #0
 801782e:	d001      	beq.n	8017834 <f_sync+0x54>
 8017830:	2301      	movs	r3, #1
 8017832:	e04f      	b.n	80178d4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8017834:	687b      	ldr	r3, [r7, #4]
 8017836:	7d1b      	ldrb	r3, [r3, #20]
 8017838:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801783c:	b2da      	uxtb	r2, r3
 801783e:	687b      	ldr	r3, [r7, #4]
 8017840:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8017842:	f7fb ffb3 	bl	80137ac <get_fattime>
 8017846:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8017848:	68ba      	ldr	r2, [r7, #8]
 801784a:	687b      	ldr	r3, [r7, #4]
 801784c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801784e:	4619      	mov	r1, r3
 8017850:	4610      	mov	r0, r2
 8017852:	f7fe f91d 	bl	8015a90 <move_window>
 8017856:	4603      	mov	r3, r0
 8017858:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801785a:	7dfb      	ldrb	r3, [r7, #23]
 801785c:	2b00      	cmp	r3, #0
 801785e:	d138      	bne.n	80178d2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017864:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8017866:	68fb      	ldr	r3, [r7, #12]
 8017868:	330b      	adds	r3, #11
 801786a:	781a      	ldrb	r2, [r3, #0]
 801786c:	68fb      	ldr	r3, [r7, #12]
 801786e:	330b      	adds	r3, #11
 8017870:	f042 0220 	orr.w	r2, r2, #32
 8017874:	b2d2      	uxtb	r2, r2
 8017876:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8017878:	687b      	ldr	r3, [r7, #4]
 801787a:	6818      	ldr	r0, [r3, #0]
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	689b      	ldr	r3, [r3, #8]
 8017880:	461a      	mov	r2, r3
 8017882:	68f9      	ldr	r1, [r7, #12]
 8017884:	f7fe fe2a 	bl	80164dc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8017888:	68fb      	ldr	r3, [r7, #12]
 801788a:	f103 021c 	add.w	r2, r3, #28
 801788e:	687b      	ldr	r3, [r7, #4]
 8017890:	68db      	ldr	r3, [r3, #12]
 8017892:	4619      	mov	r1, r3
 8017894:	4610      	mov	r0, r2
 8017896:	f7fd fea1 	bl	80155dc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801789a:	68fb      	ldr	r3, [r7, #12]
 801789c:	3316      	adds	r3, #22
 801789e:	6939      	ldr	r1, [r7, #16]
 80178a0:	4618      	mov	r0, r3
 80178a2:	f7fd fe9b 	bl	80155dc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80178a6:	68fb      	ldr	r3, [r7, #12]
 80178a8:	3312      	adds	r3, #18
 80178aa:	2100      	movs	r1, #0
 80178ac:	4618      	mov	r0, r3
 80178ae:	f7fd fe7a 	bl	80155a6 <st_word>
					fs->wflag = 1;
 80178b2:	68bb      	ldr	r3, [r7, #8]
 80178b4:	2201      	movs	r2, #1
 80178b6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80178b8:	68bb      	ldr	r3, [r7, #8]
 80178ba:	4618      	mov	r0, r3
 80178bc:	f7fe f916 	bl	8015aec <sync_fs>
 80178c0:	4603      	mov	r3, r0
 80178c2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80178c4:	687b      	ldr	r3, [r7, #4]
 80178c6:	7d1b      	ldrb	r3, [r3, #20]
 80178c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80178cc:	b2da      	uxtb	r2, r3
 80178ce:	687b      	ldr	r3, [r7, #4]
 80178d0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80178d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80178d4:	4618      	mov	r0, r3
 80178d6:	3718      	adds	r7, #24
 80178d8:	46bd      	mov	sp, r7
 80178da:	bd80      	pop	{r7, pc}

080178dc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80178dc:	b580      	push	{r7, lr}
 80178de:	b084      	sub	sp, #16
 80178e0:	af00      	add	r7, sp, #0
 80178e2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80178e4:	6878      	ldr	r0, [r7, #4]
 80178e6:	f7ff ff7b 	bl	80177e0 <f_sync>
 80178ea:	4603      	mov	r3, r0
 80178ec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80178ee:	7bfb      	ldrb	r3, [r7, #15]
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	d118      	bne.n	8017926 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80178f4:	687b      	ldr	r3, [r7, #4]
 80178f6:	f107 0208 	add.w	r2, r7, #8
 80178fa:	4611      	mov	r1, r2
 80178fc:	4618      	mov	r0, r3
 80178fe:	f7ff fa81 	bl	8016e04 <validate>
 8017902:	4603      	mov	r3, r0
 8017904:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8017906:	7bfb      	ldrb	r3, [r7, #15]
 8017908:	2b00      	cmp	r3, #0
 801790a:	d10c      	bne.n	8017926 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801790c:	687b      	ldr	r3, [r7, #4]
 801790e:	691b      	ldr	r3, [r3, #16]
 8017910:	4618      	mov	r0, r3
 8017912:	f7fe f819 	bl	8015948 <dec_lock>
 8017916:	4603      	mov	r3, r0
 8017918:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801791a:	7bfb      	ldrb	r3, [r7, #15]
 801791c:	2b00      	cmp	r3, #0
 801791e:	d102      	bne.n	8017926 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	2200      	movs	r2, #0
 8017924:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8017926:	7bfb      	ldrb	r3, [r7, #15]
}
 8017928:	4618      	mov	r0, r3
 801792a:	3710      	adds	r7, #16
 801792c:	46bd      	mov	sp, r7
 801792e:	bd80      	pop	{r7, pc}

08017930 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8017930:	b590      	push	{r4, r7, lr}
 8017932:	b09d      	sub	sp, #116	; 0x74
 8017934:	af00      	add	r7, sp, #0
 8017936:	60f8      	str	r0, [r7, #12]
 8017938:	607a      	str	r2, [r7, #4]
 801793a:	603b      	str	r3, [r7, #0]
 801793c:	460b      	mov	r3, r1
 801793e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8017940:	2301      	movs	r3, #1
 8017942:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8017944:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017948:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 801794a:	f107 030c 	add.w	r3, r7, #12
 801794e:	4618      	mov	r0, r3
 8017950:	f7fe ff71 	bl	8016836 <get_ldnumber>
 8017954:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8017956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017958:	2b00      	cmp	r3, #0
 801795a:	da02      	bge.n	8017962 <f_mkfs+0x32>
 801795c:	230b      	movs	r3, #11
 801795e:	f000 bc0d 	b.w	801817c <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8017962:	4a94      	ldr	r2, [pc, #592]	; (8017bb4 <f_mkfs+0x284>)
 8017964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801796a:	2b00      	cmp	r3, #0
 801796c:	d005      	beq.n	801797a <f_mkfs+0x4a>
 801796e:	4a91      	ldr	r2, [pc, #580]	; (8017bb4 <f_mkfs+0x284>)
 8017970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017976:	2200      	movs	r2, #0
 8017978:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 801797a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801797c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8017980:	2300      	movs	r3, #0
 8017982:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8017986:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801798a:	4618      	mov	r0, r3
 801798c:	f7fd fd4c 	bl	8015428 <disk_initialize>
 8017990:	4603      	mov	r3, r0
 8017992:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8017996:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 801799a:	f003 0301 	and.w	r3, r3, #1
 801799e:	2b00      	cmp	r3, #0
 80179a0:	d001      	beq.n	80179a6 <f_mkfs+0x76>
 80179a2:	2303      	movs	r3, #3
 80179a4:	e3ea      	b.n	801817c <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 80179a6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80179aa:	f003 0304 	and.w	r3, r3, #4
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d001      	beq.n	80179b6 <f_mkfs+0x86>
 80179b2:	230a      	movs	r3, #10
 80179b4:	e3e2      	b.n	801817c <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 80179b6:	f107 0214 	add.w	r2, r7, #20
 80179ba:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80179be:	2103      	movs	r1, #3
 80179c0:	4618      	mov	r0, r3
 80179c2:	f7fd fd97 	bl	80154f4 <disk_ioctl>
 80179c6:	4603      	mov	r3, r0
 80179c8:	2b00      	cmp	r3, #0
 80179ca:	d10c      	bne.n	80179e6 <f_mkfs+0xb6>
 80179cc:	697b      	ldr	r3, [r7, #20]
 80179ce:	2b00      	cmp	r3, #0
 80179d0:	d009      	beq.n	80179e6 <f_mkfs+0xb6>
 80179d2:	697b      	ldr	r3, [r7, #20]
 80179d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80179d8:	d805      	bhi.n	80179e6 <f_mkfs+0xb6>
 80179da:	697b      	ldr	r3, [r7, #20]
 80179dc:	1e5a      	subs	r2, r3, #1
 80179de:	697b      	ldr	r3, [r7, #20]
 80179e0:	4013      	ands	r3, r2
 80179e2:	2b00      	cmp	r3, #0
 80179e4:	d001      	beq.n	80179ea <f_mkfs+0xba>
 80179e6:	2301      	movs	r3, #1
 80179e8:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 80179ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80179ee:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 80179f0:	687b      	ldr	r3, [r7, #4]
 80179f2:	2b00      	cmp	r3, #0
 80179f4:	d003      	beq.n	80179fe <f_mkfs+0xce>
 80179f6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80179f8:	687a      	ldr	r2, [r7, #4]
 80179fa:	429a      	cmp	r2, r3
 80179fc:	d309      	bcc.n	8017a12 <f_mkfs+0xe2>
 80179fe:	687b      	ldr	r3, [r7, #4]
 8017a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8017a04:	d805      	bhi.n	8017a12 <f_mkfs+0xe2>
 8017a06:	687b      	ldr	r3, [r7, #4]
 8017a08:	1e5a      	subs	r2, r3, #1
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	4013      	ands	r3, r2
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	d001      	beq.n	8017a16 <f_mkfs+0xe6>
 8017a12:	2313      	movs	r3, #19
 8017a14:	e3b2      	b.n	801817c <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 8017a16:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017a18:	687a      	ldr	r2, [r7, #4]
 8017a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8017a1e:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8017a20:	683b      	ldr	r3, [r7, #0]
 8017a22:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8017a24:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017a26:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8017a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8017a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8017a30:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a34:	fb02 f303 	mul.w	r3, r2, r3
 8017a38:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 8017a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	d101      	bne.n	8017a44 <f_mkfs+0x114>
 8017a40:	230e      	movs	r3, #14
 8017a42:	e39b      	b.n	801817c <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8017a44:	f107 0210 	add.w	r2, r7, #16
 8017a48:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8017a4c:	2101      	movs	r1, #1
 8017a4e:	4618      	mov	r0, r3
 8017a50:	f7fd fd50 	bl	80154f4 <disk_ioctl>
 8017a54:	4603      	mov	r3, r0
 8017a56:	2b00      	cmp	r3, #0
 8017a58:	d001      	beq.n	8017a5e <f_mkfs+0x12e>
 8017a5a:	2301      	movs	r3, #1
 8017a5c:	e38e      	b.n	801817c <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 8017a5e:	7afb      	ldrb	r3, [r7, #11]
 8017a60:	f003 0308 	and.w	r3, r3, #8
 8017a64:	2b00      	cmp	r3, #0
 8017a66:	d001      	beq.n	8017a6c <f_mkfs+0x13c>
 8017a68:	2300      	movs	r3, #0
 8017a6a:	e000      	b.n	8017a6e <f_mkfs+0x13e>
 8017a6c:	233f      	movs	r3, #63	; 0x3f
 8017a6e:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8017a70:	693b      	ldr	r3, [r7, #16]
 8017a72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017a74:	429a      	cmp	r2, r3
 8017a76:	d901      	bls.n	8017a7c <f_mkfs+0x14c>
 8017a78:	230e      	movs	r3, #14
 8017a7a:	e37f      	b.n	801817c <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 8017a7c:	693a      	ldr	r2, [r7, #16]
 8017a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a80:	1ad3      	subs	r3, r2, r3
 8017a82:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8017a84:	693b      	ldr	r3, [r7, #16]
 8017a86:	2b7f      	cmp	r3, #127	; 0x7f
 8017a88:	d801      	bhi.n	8017a8e <f_mkfs+0x15e>
 8017a8a:	230e      	movs	r3, #14
 8017a8c:	e376      	b.n	801817c <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 8017a8e:	687b      	ldr	r3, [r7, #4]
 8017a90:	2b80      	cmp	r3, #128	; 0x80
 8017a92:	d901      	bls.n	8017a98 <f_mkfs+0x168>
 8017a94:	2313      	movs	r3, #19
 8017a96:	e371      	b.n	801817c <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 8017a98:	7afb      	ldrb	r3, [r7, #11]
 8017a9a:	f003 0302 	and.w	r3, r3, #2
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	d00d      	beq.n	8017abe <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 8017aa2:	7afb      	ldrb	r3, [r7, #11]
 8017aa4:	f003 0307 	and.w	r3, r3, #7
 8017aa8:	2b02      	cmp	r3, #2
 8017aaa:	d004      	beq.n	8017ab6 <f_mkfs+0x186>
 8017aac:	7afb      	ldrb	r3, [r7, #11]
 8017aae:	f003 0301 	and.w	r3, r3, #1
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	d103      	bne.n	8017abe <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 8017ab6:	2303      	movs	r3, #3
 8017ab8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8017abc:	e009      	b.n	8017ad2 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 8017abe:	7afb      	ldrb	r3, [r7, #11]
 8017ac0:	f003 0301 	and.w	r3, r3, #1
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d101      	bne.n	8017acc <f_mkfs+0x19c>
 8017ac8:	2313      	movs	r3, #19
 8017aca:	e357      	b.n	801817c <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8017acc:	2302      	movs	r3, #2
 8017ace:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 8017ad2:	687b      	ldr	r3, [r7, #4]
 8017ad4:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 8017ad6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017ada:	2b03      	cmp	r3, #3
 8017adc:	d13c      	bne.n	8017b58 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 8017ade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017ae0:	2b00      	cmp	r3, #0
 8017ae2:	d11b      	bne.n	8017b1c <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8017ae4:	693b      	ldr	r3, [r7, #16]
 8017ae6:	0c5b      	lsrs	r3, r3, #17
 8017ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8017aea:	2300      	movs	r3, #0
 8017aec:	64bb      	str	r3, [r7, #72]	; 0x48
 8017aee:	2301      	movs	r3, #1
 8017af0:	653b      	str	r3, [r7, #80]	; 0x50
 8017af2:	e005      	b.n	8017b00 <f_mkfs+0x1d0>
 8017af4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017af6:	3301      	adds	r3, #1
 8017af8:	64bb      	str	r3, [r7, #72]	; 0x48
 8017afa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017afc:	005b      	lsls	r3, r3, #1
 8017afe:	653b      	str	r3, [r7, #80]	; 0x50
 8017b00:	4a2d      	ldr	r2, [pc, #180]	; (8017bb8 <f_mkfs+0x288>)
 8017b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017b04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d007      	beq.n	8017b1c <f_mkfs+0x1ec>
 8017b0c:	4a2a      	ldr	r2, [pc, #168]	; (8017bb8 <f_mkfs+0x288>)
 8017b0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017b10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b14:	461a      	mov	r2, r3
 8017b16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017b18:	4293      	cmp	r3, r2
 8017b1a:	d2eb      	bcs.n	8017af4 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8017b1c:	693a      	ldr	r2, [r7, #16]
 8017b1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8017b24:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8017b26:	6a3b      	ldr	r3, [r7, #32]
 8017b28:	3302      	adds	r3, #2
 8017b2a:	009a      	lsls	r2, r3, #2
 8017b2c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017b2e:	4413      	add	r3, r2
 8017b30:	1e5a      	subs	r2, r3, #1
 8017b32:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8017b38:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 8017b3a:	2320      	movs	r3, #32
 8017b3c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 8017b3e:	2300      	movs	r3, #0
 8017b40:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8017b42:	6a3b      	ldr	r3, [r7, #32]
 8017b44:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8017b48:	4293      	cmp	r3, r2
 8017b4a:	d903      	bls.n	8017b54 <f_mkfs+0x224>
 8017b4c:	6a3b      	ldr	r3, [r7, #32]
 8017b4e:	4a1b      	ldr	r2, [pc, #108]	; (8017bbc <f_mkfs+0x28c>)
 8017b50:	4293      	cmp	r3, r2
 8017b52:	d952      	bls.n	8017bfa <f_mkfs+0x2ca>
 8017b54:	230e      	movs	r3, #14
 8017b56:	e311      	b.n	801817c <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8017b58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	d11b      	bne.n	8017b96 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 8017b5e:	693b      	ldr	r3, [r7, #16]
 8017b60:	0b1b      	lsrs	r3, r3, #12
 8017b62:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8017b64:	2300      	movs	r3, #0
 8017b66:	64bb      	str	r3, [r7, #72]	; 0x48
 8017b68:	2301      	movs	r3, #1
 8017b6a:	653b      	str	r3, [r7, #80]	; 0x50
 8017b6c:	e005      	b.n	8017b7a <f_mkfs+0x24a>
 8017b6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017b70:	3301      	adds	r3, #1
 8017b72:	64bb      	str	r3, [r7, #72]	; 0x48
 8017b74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017b76:	005b      	lsls	r3, r3, #1
 8017b78:	653b      	str	r3, [r7, #80]	; 0x50
 8017b7a:	4a11      	ldr	r2, [pc, #68]	; (8017bc0 <f_mkfs+0x290>)
 8017b7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017b7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b82:	2b00      	cmp	r3, #0
 8017b84:	d007      	beq.n	8017b96 <f_mkfs+0x266>
 8017b86:	4a0e      	ldr	r2, [pc, #56]	; (8017bc0 <f_mkfs+0x290>)
 8017b88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017b8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b8e:	461a      	mov	r2, r3
 8017b90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017b92:	4293      	cmp	r3, r2
 8017b94:	d2eb      	bcs.n	8017b6e <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 8017b96:	693a      	ldr	r2, [r7, #16]
 8017b98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8017b9e:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 8017ba0:	6a3b      	ldr	r3, [r7, #32]
 8017ba2:	f640 72f5 	movw	r2, #4085	; 0xff5
 8017ba6:	4293      	cmp	r3, r2
 8017ba8:	d90c      	bls.n	8017bc4 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 8017baa:	6a3b      	ldr	r3, [r7, #32]
 8017bac:	3302      	adds	r3, #2
 8017bae:	005b      	lsls	r3, r3, #1
 8017bb0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8017bb2:	e012      	b.n	8017bda <f_mkfs+0x2aa>
 8017bb4:	200013fc 	.word	0x200013fc
 8017bb8:	0801c1f4 	.word	0x0801c1f4
 8017bbc:	0ffffff5 	.word	0x0ffffff5
 8017bc0:	0801c204 	.word	0x0801c204
				} else {
					fmt = FS_FAT12;
 8017bc4:	2301      	movs	r3, #1
 8017bc6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 8017bca:	6a3a      	ldr	r2, [r7, #32]
 8017bcc:	4613      	mov	r3, r2
 8017bce:	005b      	lsls	r3, r3, #1
 8017bd0:	4413      	add	r3, r2
 8017bd2:	3301      	adds	r3, #1
 8017bd4:	085b      	lsrs	r3, r3, #1
 8017bd6:	3303      	adds	r3, #3
 8017bd8:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 8017bda:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017bdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017bde:	4413      	add	r3, r2
 8017be0:	1e5a      	subs	r2, r3, #1
 8017be2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8017be8:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 8017bea:	2301      	movs	r3, #1
 8017bec:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8017bee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017bf0:	015a      	lsls	r2, r3, #5
 8017bf2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8017bf8:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8017bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017bfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017bfe:	4413      	add	r3, r2
 8017c00:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8017c02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8017c04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8017c06:	fb03 f202 	mul.w	r2, r3, r2
 8017c0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8017c0c:	4413      	add	r3, r2
 8017c0e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8017c10:	4413      	add	r3, r2
 8017c12:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8017c14:	697a      	ldr	r2, [r7, #20]
 8017c16:	69fb      	ldr	r3, [r7, #28]
 8017c18:	4413      	add	r3, r2
 8017c1a:	1e5a      	subs	r2, r3, #1
 8017c1c:	697b      	ldr	r3, [r7, #20]
 8017c1e:	425b      	negs	r3, r3
 8017c20:	401a      	ands	r2, r3
 8017c22:	69fb      	ldr	r3, [r7, #28]
 8017c24:	1ad3      	subs	r3, r2, r3
 8017c26:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8017c28:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017c2c:	2b03      	cmp	r3, #3
 8017c2e:	d108      	bne.n	8017c42 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8017c30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017c32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017c34:	4413      	add	r3, r2
 8017c36:	657b      	str	r3, [r7, #84]	; 0x54
 8017c38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8017c3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017c3c:	4413      	add	r3, r2
 8017c3e:	65bb      	str	r3, [r7, #88]	; 0x58
 8017c40:	e006      	b.n	8017c50 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8017c42:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8017c44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8017c4a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8017c4c:	4413      	add	r3, r2
 8017c4e:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8017c50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017c52:	011a      	lsls	r2, r3, #4
 8017c54:	69fb      	ldr	r3, [r7, #28]
 8017c56:	441a      	add	r2, r3
 8017c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017c5a:	1ad2      	subs	r2, r2, r3
 8017c5c:	693b      	ldr	r3, [r7, #16]
 8017c5e:	429a      	cmp	r2, r3
 8017c60:	d901      	bls.n	8017c66 <f_mkfs+0x336>
 8017c62:	230e      	movs	r3, #14
 8017c64:	e28a      	b.n	801817c <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 8017c66:	693a      	ldr	r2, [r7, #16]
 8017c68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017c6a:	1ad2      	subs	r2, r2, r3
 8017c6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8017c6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8017c70:	fb01 f303 	mul.w	r3, r1, r3
 8017c74:	1ad2      	subs	r2, r2, r3
 8017c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017c78:	1ad2      	subs	r2, r2, r3
 8017c7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8017c80:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 8017c82:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017c86:	2b03      	cmp	r3, #3
 8017c88:	d10f      	bne.n	8017caa <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 8017c8a:	6a3b      	ldr	r3, [r7, #32]
 8017c8c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8017c90:	4293      	cmp	r3, r2
 8017c92:	d80a      	bhi.n	8017caa <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d105      	bne.n	8017ca6 <f_mkfs+0x376>
 8017c9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017c9c:	085b      	lsrs	r3, r3, #1
 8017c9e:	607b      	str	r3, [r7, #4]
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	2b00      	cmp	r3, #0
 8017ca4:	d144      	bne.n	8017d30 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 8017ca6:	230e      	movs	r3, #14
 8017ca8:	e268      	b.n	801817c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 8017caa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017cae:	2b02      	cmp	r3, #2
 8017cb0:	d133      	bne.n	8017d1a <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8017cb2:	6a3b      	ldr	r3, [r7, #32]
 8017cb4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8017cb8:	4293      	cmp	r3, r2
 8017cba:	d91e      	bls.n	8017cfa <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8017cbc:	687b      	ldr	r3, [r7, #4]
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	d107      	bne.n	8017cd2 <f_mkfs+0x3a2>
 8017cc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017cc4:	005b      	lsls	r3, r3, #1
 8017cc6:	2b40      	cmp	r3, #64	; 0x40
 8017cc8:	d803      	bhi.n	8017cd2 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 8017cca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017ccc:	005b      	lsls	r3, r3, #1
 8017cce:	607b      	str	r3, [r7, #4]
 8017cd0:	e033      	b.n	8017d3a <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8017cd2:	7afb      	ldrb	r3, [r7, #11]
 8017cd4:	f003 0302 	and.w	r3, r3, #2
 8017cd8:	2b00      	cmp	r3, #0
 8017cda:	d003      	beq.n	8017ce4 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8017cdc:	2303      	movs	r3, #3
 8017cde:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8017ce2:	e02a      	b.n	8017d3a <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8017ce4:	687b      	ldr	r3, [r7, #4]
 8017ce6:	2b00      	cmp	r3, #0
 8017ce8:	d105      	bne.n	8017cf6 <f_mkfs+0x3c6>
 8017cea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017cec:	005b      	lsls	r3, r3, #1
 8017cee:	607b      	str	r3, [r7, #4]
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	2b80      	cmp	r3, #128	; 0x80
 8017cf4:	d91e      	bls.n	8017d34 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 8017cf6:	230e      	movs	r3, #14
 8017cf8:	e240      	b.n	801817c <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8017cfa:	6a3b      	ldr	r3, [r7, #32]
 8017cfc:	f640 72f5 	movw	r2, #4085	; 0xff5
 8017d00:	4293      	cmp	r3, r2
 8017d02:	d80a      	bhi.n	8017d1a <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	2b00      	cmp	r3, #0
 8017d08:	d105      	bne.n	8017d16 <f_mkfs+0x3e6>
 8017d0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d0c:	005b      	lsls	r3, r3, #1
 8017d0e:	607b      	str	r3, [r7, #4]
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	2b80      	cmp	r3, #128	; 0x80
 8017d14:	d910      	bls.n	8017d38 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 8017d16:	230e      	movs	r3, #14
 8017d18:	e230      	b.n	801817c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8017d1a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017d1e:	2b01      	cmp	r3, #1
 8017d20:	d10c      	bne.n	8017d3c <f_mkfs+0x40c>
 8017d22:	6a3b      	ldr	r3, [r7, #32]
 8017d24:	f640 72f5 	movw	r2, #4085	; 0xff5
 8017d28:	4293      	cmp	r3, r2
 8017d2a:	d907      	bls.n	8017d3c <f_mkfs+0x40c>
 8017d2c:	230e      	movs	r3, #14
 8017d2e:	e225      	b.n	801817c <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8017d30:	bf00      	nop
 8017d32:	e6ce      	b.n	8017ad2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8017d34:	bf00      	nop
 8017d36:	e6cc      	b.n	8017ad2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8017d38:	bf00      	nop
			pau = au;
 8017d3a:	e6ca      	b.n	8017ad2 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8017d3c:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8017d3e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017d40:	461a      	mov	r2, r3
 8017d42:	2100      	movs	r1, #0
 8017d44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017d46:	f7fd fc96 	bl	8015676 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8017d4a:	220b      	movs	r2, #11
 8017d4c:	49b2      	ldr	r1, [pc, #712]	; (8018018 <f_mkfs+0x6e8>)
 8017d4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017d50:	f7fd fc70 	bl	8015634 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8017d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d56:	330b      	adds	r3, #11
 8017d58:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017d5a:	4611      	mov	r1, r2
 8017d5c:	4618      	mov	r0, r3
 8017d5e:	f7fd fc22 	bl	80155a6 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8017d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d64:	330d      	adds	r3, #13
 8017d66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8017d68:	b2d2      	uxtb	r2, r2
 8017d6a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 8017d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d6e:	330e      	adds	r3, #14
 8017d70:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017d72:	b292      	uxth	r2, r2
 8017d74:	4611      	mov	r1, r2
 8017d76:	4618      	mov	r0, r3
 8017d78:	f7fd fc15 	bl	80155a6 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 8017d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d7e:	3310      	adds	r3, #16
 8017d80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8017d82:	b2d2      	uxtb	r2, r2
 8017d84:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 8017d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d88:	f103 0211 	add.w	r2, r3, #17
 8017d8c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017d90:	2b03      	cmp	r3, #3
 8017d92:	d002      	beq.n	8017d9a <f_mkfs+0x46a>
 8017d94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017d96:	b29b      	uxth	r3, r3
 8017d98:	e000      	b.n	8017d9c <f_mkfs+0x46c>
 8017d9a:	2300      	movs	r3, #0
 8017d9c:	4619      	mov	r1, r3
 8017d9e:	4610      	mov	r0, r2
 8017da0:	f7fd fc01 	bl	80155a6 <st_word>
		if (sz_vol < 0x10000) {
 8017da4:	693b      	ldr	r3, [r7, #16]
 8017da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017daa:	d208      	bcs.n	8017dbe <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 8017dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dae:	3313      	adds	r3, #19
 8017db0:	693a      	ldr	r2, [r7, #16]
 8017db2:	b292      	uxth	r2, r2
 8017db4:	4611      	mov	r1, r2
 8017db6:	4618      	mov	r0, r3
 8017db8:	f7fd fbf5 	bl	80155a6 <st_word>
 8017dbc:	e006      	b.n	8017dcc <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8017dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dc0:	3320      	adds	r3, #32
 8017dc2:	693a      	ldr	r2, [r7, #16]
 8017dc4:	4611      	mov	r1, r2
 8017dc6:	4618      	mov	r0, r3
 8017dc8:	f7fd fc08 	bl	80155dc <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8017dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dce:	3315      	adds	r3, #21
 8017dd0:	22f8      	movs	r2, #248	; 0xf8
 8017dd2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8017dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dd6:	3318      	adds	r3, #24
 8017dd8:	213f      	movs	r1, #63	; 0x3f
 8017dda:	4618      	mov	r0, r3
 8017ddc:	f7fd fbe3 	bl	80155a6 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8017de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017de2:	331a      	adds	r3, #26
 8017de4:	21ff      	movs	r1, #255	; 0xff
 8017de6:	4618      	mov	r0, r3
 8017de8:	f7fd fbdd 	bl	80155a6 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8017dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dee:	331c      	adds	r3, #28
 8017df0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017df2:	4618      	mov	r0, r3
 8017df4:	f7fd fbf2 	bl	80155dc <st_dword>
		if (fmt == FS_FAT32) {
 8017df8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017dfc:	2b03      	cmp	r3, #3
 8017dfe:	d131      	bne.n	8017e64 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8017e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e02:	f103 0443 	add.w	r4, r3, #67	; 0x43
 8017e06:	f7fb fcd1 	bl	80137ac <get_fattime>
 8017e0a:	4603      	mov	r3, r0
 8017e0c:	4619      	mov	r1, r3
 8017e0e:	4620      	mov	r0, r4
 8017e10:	f7fd fbe4 	bl	80155dc <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8017e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e16:	3324      	adds	r3, #36	; 0x24
 8017e18:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8017e1a:	4618      	mov	r0, r3
 8017e1c:	f7fd fbde 	bl	80155dc <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8017e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e22:	332c      	adds	r3, #44	; 0x2c
 8017e24:	2102      	movs	r1, #2
 8017e26:	4618      	mov	r0, r3
 8017e28:	f7fd fbd8 	bl	80155dc <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8017e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e2e:	3330      	adds	r3, #48	; 0x30
 8017e30:	2101      	movs	r1, #1
 8017e32:	4618      	mov	r0, r3
 8017e34:	f7fd fbb7 	bl	80155a6 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8017e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e3a:	3332      	adds	r3, #50	; 0x32
 8017e3c:	2106      	movs	r1, #6
 8017e3e:	4618      	mov	r0, r3
 8017e40:	f7fd fbb1 	bl	80155a6 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8017e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e46:	3340      	adds	r3, #64	; 0x40
 8017e48:	2280      	movs	r2, #128	; 0x80
 8017e4a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8017e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e4e:	3342      	adds	r3, #66	; 0x42
 8017e50:	2229      	movs	r2, #41	; 0x29
 8017e52:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8017e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e56:	3347      	adds	r3, #71	; 0x47
 8017e58:	2213      	movs	r2, #19
 8017e5a:	4970      	ldr	r1, [pc, #448]	; (801801c <f_mkfs+0x6ec>)
 8017e5c:	4618      	mov	r0, r3
 8017e5e:	f7fd fbe9 	bl	8015634 <mem_cpy>
 8017e62:	e020      	b.n	8017ea6 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8017e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e66:	f103 0427 	add.w	r4, r3, #39	; 0x27
 8017e6a:	f7fb fc9f 	bl	80137ac <get_fattime>
 8017e6e:	4603      	mov	r3, r0
 8017e70:	4619      	mov	r1, r3
 8017e72:	4620      	mov	r0, r4
 8017e74:	f7fd fbb2 	bl	80155dc <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8017e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e7a:	3316      	adds	r3, #22
 8017e7c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8017e7e:	b292      	uxth	r2, r2
 8017e80:	4611      	mov	r1, r2
 8017e82:	4618      	mov	r0, r3
 8017e84:	f7fd fb8f 	bl	80155a6 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 8017e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e8a:	3324      	adds	r3, #36	; 0x24
 8017e8c:	2280      	movs	r2, #128	; 0x80
 8017e8e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8017e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e92:	3326      	adds	r3, #38	; 0x26
 8017e94:	2229      	movs	r2, #41	; 0x29
 8017e96:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8017e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e9a:	332b      	adds	r3, #43	; 0x2b
 8017e9c:	2213      	movs	r2, #19
 8017e9e:	4960      	ldr	r1, [pc, #384]	; (8018020 <f_mkfs+0x6f0>)
 8017ea0:	4618      	mov	r0, r3
 8017ea2:	f7fd fbc7 	bl	8015634 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8017ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ea8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8017eac:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8017eb0:	4618      	mov	r0, r3
 8017eb2:	f7fd fb78 	bl	80155a6 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8017eb6:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8017eba:	2301      	movs	r3, #1
 8017ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017ebe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017ec0:	f7fd faf8 	bl	80154b4 <disk_write>
 8017ec4:	4603      	mov	r3, r0
 8017ec6:	2b00      	cmp	r3, #0
 8017ec8:	d001      	beq.n	8017ece <f_mkfs+0x59e>
 8017eca:	2301      	movs	r3, #1
 8017ecc:	e156      	b.n	801817c <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8017ece:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017ed2:	2b03      	cmp	r3, #3
 8017ed4:	d140      	bne.n	8017f58 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8017ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ed8:	1d9a      	adds	r2, r3, #6
 8017eda:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8017ede:	2301      	movs	r3, #1
 8017ee0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017ee2:	f7fd fae7 	bl	80154b4 <disk_write>
			mem_set(buf, 0, ss);
 8017ee6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017ee8:	461a      	mov	r2, r3
 8017eea:	2100      	movs	r1, #0
 8017eec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017eee:	f7fd fbc2 	bl	8015676 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8017ef2:	494c      	ldr	r1, [pc, #304]	; (8018024 <f_mkfs+0x6f4>)
 8017ef4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017ef6:	f7fd fb71 	bl	80155dc <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8017efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017efc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8017f00:	4949      	ldr	r1, [pc, #292]	; (8018028 <f_mkfs+0x6f8>)
 8017f02:	4618      	mov	r0, r3
 8017f04:	f7fd fb6a 	bl	80155dc <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8017f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f0a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8017f0e:	6a3b      	ldr	r3, [r7, #32]
 8017f10:	3b01      	subs	r3, #1
 8017f12:	4619      	mov	r1, r3
 8017f14:	4610      	mov	r0, r2
 8017f16:	f7fd fb61 	bl	80155dc <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8017f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f1c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8017f20:	2102      	movs	r1, #2
 8017f22:	4618      	mov	r0, r3
 8017f24:	f7fd fb5a 	bl	80155dc <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8017f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f2a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8017f2e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8017f32:	4618      	mov	r0, r3
 8017f34:	f7fd fb37 	bl	80155a6 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8017f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f3a:	1dda      	adds	r2, r3, #7
 8017f3c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8017f40:	2301      	movs	r3, #1
 8017f42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017f44:	f7fd fab6 	bl	80154b4 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8017f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f4a:	1c5a      	adds	r2, r3, #1
 8017f4c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8017f50:	2301      	movs	r3, #1
 8017f52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017f54:	f7fd faae 	bl	80154b4 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8017f58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017f5a:	2100      	movs	r1, #0
 8017f5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017f5e:	f7fd fb8a 	bl	8015676 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8017f62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8017f64:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8017f66:	2300      	movs	r3, #0
 8017f68:	64bb      	str	r3, [r7, #72]	; 0x48
 8017f6a:	e04b      	b.n	8018004 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 8017f6c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017f70:	2b03      	cmp	r3, #3
 8017f72:	d113      	bne.n	8017f9c <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 8017f74:	f06f 0107 	mvn.w	r1, #7
 8017f78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017f7a:	f7fd fb2f 	bl	80155dc <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 8017f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f80:	3304      	adds	r3, #4
 8017f82:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8017f86:	4618      	mov	r0, r3
 8017f88:	f7fd fb28 	bl	80155dc <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 8017f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f8e:	3308      	adds	r3, #8
 8017f90:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8017f94:	4618      	mov	r0, r3
 8017f96:	f7fd fb21 	bl	80155dc <st_dword>
 8017f9a:	e00b      	b.n	8017fb4 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 8017f9c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017fa0:	2b01      	cmp	r3, #1
 8017fa2:	d101      	bne.n	8017fa8 <f_mkfs+0x678>
 8017fa4:	4b21      	ldr	r3, [pc, #132]	; (801802c <f_mkfs+0x6fc>)
 8017fa6:	e001      	b.n	8017fac <f_mkfs+0x67c>
 8017fa8:	f06f 0307 	mvn.w	r3, #7
 8017fac:	4619      	mov	r1, r3
 8017fae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017fb0:	f7fd fb14 	bl	80155dc <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8017fb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8017fb6:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8017fb8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8017fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fbc:	4293      	cmp	r3, r2
 8017fbe:	bf28      	it	cs
 8017fc0:	4613      	movcs	r3, r2
 8017fc2:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8017fc4:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8017fc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017fca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8017fcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017fce:	f7fd fa71 	bl	80154b4 <disk_write>
 8017fd2:	4603      	mov	r3, r0
 8017fd4:	2b00      	cmp	r3, #0
 8017fd6:	d001      	beq.n	8017fdc <f_mkfs+0x6ac>
 8017fd8:	2301      	movs	r3, #1
 8017fda:	e0cf      	b.n	801817c <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8017fdc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017fde:	461a      	mov	r2, r3
 8017fe0:	2100      	movs	r1, #0
 8017fe2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017fe4:	f7fd fb47 	bl	8015676 <mem_set>
				sect += n; nsect -= n;
 8017fe8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8017fea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017fec:	4413      	add	r3, r2
 8017fee:	667b      	str	r3, [r7, #100]	; 0x64
 8017ff0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8017ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017ff4:	1ad3      	subs	r3, r2, r3
 8017ff6:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 8017ff8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8017ffa:	2b00      	cmp	r3, #0
 8017ffc:	d1dc      	bne.n	8017fb8 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8017ffe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018000:	3301      	adds	r3, #1
 8018002:	64bb      	str	r3, [r7, #72]	; 0x48
 8018004:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8018006:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018008:	429a      	cmp	r2, r3
 801800a:	d3af      	bcc.n	8017f6c <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 801800c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018010:	2b03      	cmp	r3, #3
 8018012:	d10d      	bne.n	8018030 <f_mkfs+0x700>
 8018014:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018016:	e00c      	b.n	8018032 <f_mkfs+0x702>
 8018018:	0801c074 	.word	0x0801c074
 801801c:	0801c080 	.word	0x0801c080
 8018020:	0801c094 	.word	0x0801c094
 8018024:	41615252 	.word	0x41615252
 8018028:	61417272 	.word	0x61417272
 801802c:	00fffff8 	.word	0x00fffff8
 8018030:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018032:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8018034:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8018036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018038:	4293      	cmp	r3, r2
 801803a:	bf28      	it	cs
 801803c:	4613      	movcs	r3, r2
 801803e:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8018040:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8018044:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8018046:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8018048:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801804a:	f7fd fa33 	bl	80154b4 <disk_write>
 801804e:	4603      	mov	r3, r0
 8018050:	2b00      	cmp	r3, #0
 8018052:	d001      	beq.n	8018058 <f_mkfs+0x728>
 8018054:	2301      	movs	r3, #1
 8018056:	e091      	b.n	801817c <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8018058:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801805a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801805c:	4413      	add	r3, r2
 801805e:	667b      	str	r3, [r7, #100]	; 0x64
 8018060:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8018062:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8018064:	1ad3      	subs	r3, r2, r3
 8018066:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 8018068:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801806a:	2b00      	cmp	r3, #0
 801806c:	d1e2      	bne.n	8018034 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 801806e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018072:	2b03      	cmp	r3, #3
 8018074:	d103      	bne.n	801807e <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 8018076:	230c      	movs	r3, #12
 8018078:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 801807c:	e010      	b.n	80180a0 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 801807e:	693b      	ldr	r3, [r7, #16]
 8018080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018084:	d303      	bcc.n	801808e <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 8018086:	2306      	movs	r3, #6
 8018088:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 801808c:	e008      	b.n	80180a0 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 801808e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018092:	2b02      	cmp	r3, #2
 8018094:	d101      	bne.n	801809a <f_mkfs+0x76a>
 8018096:	2304      	movs	r3, #4
 8018098:	e000      	b.n	801809c <f_mkfs+0x76c>
 801809a:	2301      	movs	r3, #1
 801809c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 80180a0:	7afb      	ldrb	r3, [r7, #11]
 80180a2:	f003 0308 	and.w	r3, r3, #8
 80180a6:	2b00      	cmp	r3, #0
 80180a8:	d15b      	bne.n	8018162 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 80180aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80180ac:	461a      	mov	r2, r3
 80180ae:	2100      	movs	r1, #0
 80180b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80180b2:	f7fd fae0 	bl	8015676 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 80180b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80180b8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80180bc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80180c0:	4618      	mov	r0, r3
 80180c2:	f7fd fa70 	bl	80155a6 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 80180c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80180c8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80180cc:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 80180ce:	69bb      	ldr	r3, [r7, #24]
 80180d0:	2200      	movs	r2, #0
 80180d2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 80180d4:	69bb      	ldr	r3, [r7, #24]
 80180d6:	3301      	adds	r3, #1
 80180d8:	2201      	movs	r2, #1
 80180da:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 80180dc:	69bb      	ldr	r3, [r7, #24]
 80180de:	3302      	adds	r3, #2
 80180e0:	2201      	movs	r2, #1
 80180e2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 80180e4:	69bb      	ldr	r3, [r7, #24]
 80180e6:	3303      	adds	r3, #3
 80180e8:	2200      	movs	r2, #0
 80180ea:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 80180ec:	69bb      	ldr	r3, [r7, #24]
 80180ee:	3304      	adds	r3, #4
 80180f0:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80180f4:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 80180f6:	693a      	ldr	r2, [r7, #16]
 80180f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180fa:	441a      	add	r2, r3
 80180fc:	4b21      	ldr	r3, [pc, #132]	; (8018184 <f_mkfs+0x854>)
 80180fe:	fba3 1302 	umull	r1, r3, r3, r2
 8018102:	1ad2      	subs	r2, r2, r3
 8018104:	0852      	lsrs	r2, r2, #1
 8018106:	4413      	add	r3, r2
 8018108:	0b5b      	lsrs	r3, r3, #13
 801810a:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 801810c:	69bb      	ldr	r3, [r7, #24]
 801810e:	3305      	adds	r3, #5
 8018110:	22fe      	movs	r2, #254	; 0xfe
 8018112:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8018114:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8018116:	089b      	lsrs	r3, r3, #2
 8018118:	b2da      	uxtb	r2, r3
 801811a:	69bb      	ldr	r3, [r7, #24]
 801811c:	3306      	adds	r3, #6
 801811e:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 8018122:	b2d2      	uxtb	r2, r2
 8018124:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8018126:	69bb      	ldr	r3, [r7, #24]
 8018128:	3307      	adds	r3, #7
 801812a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801812c:	b2d2      	uxtb	r2, r2
 801812e:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8018130:	69bb      	ldr	r3, [r7, #24]
 8018132:	3308      	adds	r3, #8
 8018134:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018136:	4618      	mov	r0, r3
 8018138:	f7fd fa50 	bl	80155dc <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 801813c:	69bb      	ldr	r3, [r7, #24]
 801813e:	330c      	adds	r3, #12
 8018140:	693a      	ldr	r2, [r7, #16]
 8018142:	4611      	mov	r1, r2
 8018144:	4618      	mov	r0, r3
 8018146:	f7fd fa49 	bl	80155dc <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 801814a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801814e:	2301      	movs	r3, #1
 8018150:	2200      	movs	r2, #0
 8018152:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018154:	f7fd f9ae 	bl	80154b4 <disk_write>
 8018158:	4603      	mov	r3, r0
 801815a:	2b00      	cmp	r3, #0
 801815c:	d001      	beq.n	8018162 <f_mkfs+0x832>
 801815e:	2301      	movs	r3, #1
 8018160:	e00c      	b.n	801817c <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8018162:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8018166:	2200      	movs	r2, #0
 8018168:	2100      	movs	r1, #0
 801816a:	4618      	mov	r0, r3
 801816c:	f7fd f9c2 	bl	80154f4 <disk_ioctl>
 8018170:	4603      	mov	r3, r0
 8018172:	2b00      	cmp	r3, #0
 8018174:	d001      	beq.n	801817a <f_mkfs+0x84a>
 8018176:	2301      	movs	r3, #1
 8018178:	e000      	b.n	801817c <f_mkfs+0x84c>

	return FR_OK;
 801817a:	2300      	movs	r3, #0
}
 801817c:	4618      	mov	r0, r3
 801817e:	3774      	adds	r7, #116	; 0x74
 8018180:	46bd      	mov	sp, r7
 8018182:	bd90      	pop	{r4, r7, pc}
 8018184:	0515565b 	.word	0x0515565b

08018188 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8018188:	b480      	push	{r7}
 801818a:	b087      	sub	sp, #28
 801818c:	af00      	add	r7, sp, #0
 801818e:	60f8      	str	r0, [r7, #12]
 8018190:	60b9      	str	r1, [r7, #8]
 8018192:	4613      	mov	r3, r2
 8018194:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8018196:	2301      	movs	r3, #1
 8018198:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801819a:	2300      	movs	r3, #0
 801819c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801819e:	4b1f      	ldr	r3, [pc, #124]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181a0:	7a5b      	ldrb	r3, [r3, #9]
 80181a2:	b2db      	uxtb	r3, r3
 80181a4:	2b00      	cmp	r3, #0
 80181a6:	d131      	bne.n	801820c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80181a8:	4b1c      	ldr	r3, [pc, #112]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181aa:	7a5b      	ldrb	r3, [r3, #9]
 80181ac:	b2db      	uxtb	r3, r3
 80181ae:	461a      	mov	r2, r3
 80181b0:	4b1a      	ldr	r3, [pc, #104]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181b2:	2100      	movs	r1, #0
 80181b4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80181b6:	4b19      	ldr	r3, [pc, #100]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181b8:	7a5b      	ldrb	r3, [r3, #9]
 80181ba:	b2db      	uxtb	r3, r3
 80181bc:	4a17      	ldr	r2, [pc, #92]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181be:	009b      	lsls	r3, r3, #2
 80181c0:	4413      	add	r3, r2
 80181c2:	68fa      	ldr	r2, [r7, #12]
 80181c4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80181c6:	4b15      	ldr	r3, [pc, #84]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181c8:	7a5b      	ldrb	r3, [r3, #9]
 80181ca:	b2db      	uxtb	r3, r3
 80181cc:	461a      	mov	r2, r3
 80181ce:	4b13      	ldr	r3, [pc, #76]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181d0:	4413      	add	r3, r2
 80181d2:	79fa      	ldrb	r2, [r7, #7]
 80181d4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80181d6:	4b11      	ldr	r3, [pc, #68]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181d8:	7a5b      	ldrb	r3, [r3, #9]
 80181da:	b2db      	uxtb	r3, r3
 80181dc:	1c5a      	adds	r2, r3, #1
 80181de:	b2d1      	uxtb	r1, r2
 80181e0:	4a0e      	ldr	r2, [pc, #56]	; (801821c <FATFS_LinkDriverEx+0x94>)
 80181e2:	7251      	strb	r1, [r2, #9]
 80181e4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80181e6:	7dbb      	ldrb	r3, [r7, #22]
 80181e8:	3330      	adds	r3, #48	; 0x30
 80181ea:	b2da      	uxtb	r2, r3
 80181ec:	68bb      	ldr	r3, [r7, #8]
 80181ee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80181f0:	68bb      	ldr	r3, [r7, #8]
 80181f2:	3301      	adds	r3, #1
 80181f4:	223a      	movs	r2, #58	; 0x3a
 80181f6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80181f8:	68bb      	ldr	r3, [r7, #8]
 80181fa:	3302      	adds	r3, #2
 80181fc:	222f      	movs	r2, #47	; 0x2f
 80181fe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8018200:	68bb      	ldr	r3, [r7, #8]
 8018202:	3303      	adds	r3, #3
 8018204:	2200      	movs	r2, #0
 8018206:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8018208:	2300      	movs	r3, #0
 801820a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801820c:	7dfb      	ldrb	r3, [r7, #23]
}
 801820e:	4618      	mov	r0, r3
 8018210:	371c      	adds	r7, #28
 8018212:	46bd      	mov	sp, r7
 8018214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018218:	4770      	bx	lr
 801821a:	bf00      	nop
 801821c:	20001424 	.word	0x20001424

08018220 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8018220:	b580      	push	{r7, lr}
 8018222:	b082      	sub	sp, #8
 8018224:	af00      	add	r7, sp, #0
 8018226:	6078      	str	r0, [r7, #4]
 8018228:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801822a:	2200      	movs	r2, #0
 801822c:	6839      	ldr	r1, [r7, #0]
 801822e:	6878      	ldr	r0, [r7, #4]
 8018230:	f7ff ffaa 	bl	8018188 <FATFS_LinkDriverEx>
 8018234:	4603      	mov	r3, r0
}
 8018236:	4618      	mov	r0, r3
 8018238:	3708      	adds	r7, #8
 801823a:	46bd      	mov	sp, r7
 801823c:	bd80      	pop	{r7, pc}
	...

08018240 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8018240:	b580      	push	{r7, lr}
 8018242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8018244:	2200      	movs	r2, #0
 8018246:	4912      	ldr	r1, [pc, #72]	; (8018290 <MX_USB_DEVICE_Init+0x50>)
 8018248:	4812      	ldr	r0, [pc, #72]	; (8018294 <MX_USB_DEVICE_Init+0x54>)
 801824a:	f7fb ff69 	bl	8014120 <USBD_Init>
 801824e:	4603      	mov	r3, r0
 8018250:	2b00      	cmp	r3, #0
 8018252:	d001      	beq.n	8018258 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8018254:	f7ec fb08 	bl	8004868 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8018258:	490f      	ldr	r1, [pc, #60]	; (8018298 <MX_USB_DEVICE_Init+0x58>)
 801825a:	480e      	ldr	r0, [pc, #56]	; (8018294 <MX_USB_DEVICE_Init+0x54>)
 801825c:	f7fb ff90 	bl	8014180 <USBD_RegisterClass>
 8018260:	4603      	mov	r3, r0
 8018262:	2b00      	cmp	r3, #0
 8018264:	d001      	beq.n	801826a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8018266:	f7ec faff 	bl	8004868 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801826a:	490c      	ldr	r1, [pc, #48]	; (801829c <MX_USB_DEVICE_Init+0x5c>)
 801826c:	4809      	ldr	r0, [pc, #36]	; (8018294 <MX_USB_DEVICE_Init+0x54>)
 801826e:	f7fb feb1 	bl	8013fd4 <USBD_CDC_RegisterInterface>
 8018272:	4603      	mov	r3, r0
 8018274:	2b00      	cmp	r3, #0
 8018276:	d001      	beq.n	801827c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8018278:	f7ec faf6 	bl	8004868 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801827c:	4805      	ldr	r0, [pc, #20]	; (8018294 <MX_USB_DEVICE_Init+0x54>)
 801827e:	f7fb ffa6 	bl	80141ce <USBD_Start>
 8018282:	4603      	mov	r3, r0
 8018284:	2b00      	cmp	r3, #0
 8018286:	d001      	beq.n	801828c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8018288:	f7ec faee 	bl	8004868 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801828c:	bf00      	nop
 801828e:	bd80      	pop	{r7, pc}
 8018290:	20000140 	.word	0x20000140
 8018294:	20001430 	.word	0x20001430
 8018298:	20000028 	.word	0x20000028
 801829c:	2000012c 	.word	0x2000012c

080182a0 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 80182a0:	b580      	push	{r7, lr}
 80182a2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80182a4:	2200      	movs	r2, #0
 80182a6:	4905      	ldr	r1, [pc, #20]	; (80182bc <CDC_Init_FS+0x1c>)
 80182a8:	4805      	ldr	r0, [pc, #20]	; (80182c0 <CDC_Init_FS+0x20>)
 80182aa:	f7fb fea8 	bl	8013ffe <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80182ae:	4905      	ldr	r1, [pc, #20]	; (80182c4 <CDC_Init_FS+0x24>)
 80182b0:	4803      	ldr	r0, [pc, #12]	; (80182c0 <CDC_Init_FS+0x20>)
 80182b2:	f7fb fec2 	bl	801403a <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 80182b6:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 80182b8:	4618      	mov	r0, r3
 80182ba:	bd80      	pop	{r7, pc}
 80182bc:	20001f04 	.word	0x20001f04
 80182c0:	20001430 	.word	0x20001430
 80182c4:	20001704 	.word	0x20001704

080182c8 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 80182c8:	b480      	push	{r7}
 80182ca:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 80182cc:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 80182ce:	4618      	mov	r0, r3
 80182d0:	46bd      	mov	sp, r7
 80182d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182d6:	4770      	bx	lr

080182d8 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80182d8:	b480      	push	{r7}
 80182da:	b083      	sub	sp, #12
 80182dc:	af00      	add	r7, sp, #0
 80182de:	4603      	mov	r3, r0
 80182e0:	6039      	str	r1, [r7, #0]
 80182e2:	71fb      	strb	r3, [r7, #7]
 80182e4:	4613      	mov	r3, r2
 80182e6:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch(cmd)
 80182e8:	79fb      	ldrb	r3, [r7, #7]
 80182ea:	2b23      	cmp	r3, #35	; 0x23
 80182ec:	d84a      	bhi.n	8018384 <CDC_Control_FS+0xac>
 80182ee:	a201      	add	r2, pc, #4	; (adr r2, 80182f4 <CDC_Control_FS+0x1c>)
 80182f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80182f4:	08018385 	.word	0x08018385
 80182f8:	08018385 	.word	0x08018385
 80182fc:	08018385 	.word	0x08018385
 8018300:	08018385 	.word	0x08018385
 8018304:	08018385 	.word	0x08018385
 8018308:	08018385 	.word	0x08018385
 801830c:	08018385 	.word	0x08018385
 8018310:	08018385 	.word	0x08018385
 8018314:	08018385 	.word	0x08018385
 8018318:	08018385 	.word	0x08018385
 801831c:	08018385 	.word	0x08018385
 8018320:	08018385 	.word	0x08018385
 8018324:	08018385 	.word	0x08018385
 8018328:	08018385 	.word	0x08018385
 801832c:	08018385 	.word	0x08018385
 8018330:	08018385 	.word	0x08018385
 8018334:	08018385 	.word	0x08018385
 8018338:	08018385 	.word	0x08018385
 801833c:	08018385 	.word	0x08018385
 8018340:	08018385 	.word	0x08018385
 8018344:	08018385 	.word	0x08018385
 8018348:	08018385 	.word	0x08018385
 801834c:	08018385 	.word	0x08018385
 8018350:	08018385 	.word	0x08018385
 8018354:	08018385 	.word	0x08018385
 8018358:	08018385 	.word	0x08018385
 801835c:	08018385 	.word	0x08018385
 8018360:	08018385 	.word	0x08018385
 8018364:	08018385 	.word	0x08018385
 8018368:	08018385 	.word	0x08018385
 801836c:	08018385 	.word	0x08018385
 8018370:	08018385 	.word	0x08018385
 8018374:	08018385 	.word	0x08018385
 8018378:	08018385 	.word	0x08018385
 801837c:	08018385 	.word	0x08018385
 8018380:	08018385 	.word	0x08018385
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8018384:	bf00      	nop
	}

	return (USBD_OK);
 8018386:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 8018388:	4618      	mov	r0, r3
 801838a:	370c      	adds	r7, #12
 801838c:	46bd      	mov	sp, r7
 801838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018392:	4770      	bx	lr

08018394 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8018394:	b580      	push	{r7, lr}
 8018396:	b084      	sub	sp, #16
 8018398:	af00      	add	r7, sp, #0
 801839a:	6078      	str	r0, [r7, #4]
 801839c:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801839e:	6879      	ldr	r1, [r7, #4]
 80183a0:	480b      	ldr	r0, [pc, #44]	; (80183d0 <CDC_Receive_FS+0x3c>)
 80183a2:	f7fb fe4a 	bl	801403a <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80183a6:	480a      	ldr	r0, [pc, #40]	; (80183d0 <CDC_Receive_FS+0x3c>)
 80183a8:	f7fb fe90 	bl	80140cc <USBD_CDC_ReceivePacket>

	uint8_t len = (uint8_t)*Len;
 80183ac:	683b      	ldr	r3, [r7, #0]
 80183ae:	681b      	ldr	r3, [r3, #0]
 80183b0:	73fb      	strb	r3, [r7, #15]
	memcpy(usb_Rx_buffer, Buf, len);  // copy the data to the buffer
 80183b2:	7bfb      	ldrb	r3, [r7, #15]
 80183b4:	461a      	mov	r2, r3
 80183b6:	6879      	ldr	r1, [r7, #4]
 80183b8:	4806      	ldr	r0, [pc, #24]	; (80183d4 <CDC_Receive_FS+0x40>)
 80183ba:	f000 fd67 	bl	8018e8c <memcpy>

	usb_Rx_ready = 1;
 80183be:	4b06      	ldr	r3, [pc, #24]	; (80183d8 <CDC_Receive_FS+0x44>)
 80183c0:	2201      	movs	r2, #1
 80183c2:	701a      	strb	r2, [r3, #0]

	return (USBD_OK);
 80183c4:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 80183c6:	4618      	mov	r0, r3
 80183c8:	3710      	adds	r7, #16
 80183ca:	46bd      	mov	sp, r7
 80183cc:	bd80      	pop	{r7, pc}
 80183ce:	bf00      	nop
 80183d0:	20001430 	.word	0x20001430
 80183d4:	20001700 	.word	0x20001700
 80183d8:	20001702 	.word	0x20001702

080183dc <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80183dc:	b580      	push	{r7, lr}
 80183de:	b084      	sub	sp, #16
 80183e0:	af00      	add	r7, sp, #0
 80183e2:	6078      	str	r0, [r7, #4]
 80183e4:	460b      	mov	r3, r1
 80183e6:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 80183e8:	2300      	movs	r3, #0
 80183ea:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80183ec:	4b0d      	ldr	r3, [pc, #52]	; (8018424 <CDC_Transmit_FS+0x48>)
 80183ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80183f2:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0){
 80183f4:	68bb      	ldr	r3, [r7, #8]
 80183f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80183fa:	2b00      	cmp	r3, #0
 80183fc:	d001      	beq.n	8018402 <CDC_Transmit_FS+0x26>
		return USBD_BUSY;
 80183fe:	2301      	movs	r3, #1
 8018400:	e00b      	b.n	801841a <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8018402:	887b      	ldrh	r3, [r7, #2]
 8018404:	461a      	mov	r2, r3
 8018406:	6879      	ldr	r1, [r7, #4]
 8018408:	4806      	ldr	r0, [pc, #24]	; (8018424 <CDC_Transmit_FS+0x48>)
 801840a:	f7fb fdf8 	bl	8013ffe <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801840e:	4805      	ldr	r0, [pc, #20]	; (8018424 <CDC_Transmit_FS+0x48>)
 8018410:	f7fb fe2c 	bl	801406c <USBD_CDC_TransmitPacket>
 8018414:	4603      	mov	r3, r0
 8018416:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 8018418:	7bfb      	ldrb	r3, [r7, #15]
}
 801841a:	4618      	mov	r0, r3
 801841c:	3710      	adds	r7, #16
 801841e:	46bd      	mov	sp, r7
 8018420:	bd80      	pop	{r7, pc}
 8018422:	bf00      	nop
 8018424:	20001430 	.word	0x20001430

08018428 <CDC_TransmitCplt_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8018428:	b480      	push	{r7}
 801842a:	b087      	sub	sp, #28
 801842c:	af00      	add	r7, sp, #0
 801842e:	60f8      	str	r0, [r7, #12]
 8018430:	60b9      	str	r1, [r7, #8]
 8018432:	4613      	mov	r3, r2
 8018434:	71fb      	strb	r3, [r7, #7]
	uint8_t result = USBD_OK;
 8018436:	2300      	movs	r3, #0
 8018438:	75fb      	strb	r3, [r7, #23]
	/* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
	/* USER CODE END 13 */
	return result;
 801843a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801843e:	4618      	mov	r0, r3
 8018440:	371c      	adds	r7, #28
 8018442:	46bd      	mov	sp, r7
 8018444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018448:	4770      	bx	lr
	...

0801844c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801844c:	b480      	push	{r7}
 801844e:	b083      	sub	sp, #12
 8018450:	af00      	add	r7, sp, #0
 8018452:	4603      	mov	r3, r0
 8018454:	6039      	str	r1, [r7, #0]
 8018456:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8018458:	683b      	ldr	r3, [r7, #0]
 801845a:	2212      	movs	r2, #18
 801845c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801845e:	4b03      	ldr	r3, [pc, #12]	; (801846c <USBD_FS_DeviceDescriptor+0x20>)
}
 8018460:	4618      	mov	r0, r3
 8018462:	370c      	adds	r7, #12
 8018464:	46bd      	mov	sp, r7
 8018466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801846a:	4770      	bx	lr
 801846c:	2000015c 	.word	0x2000015c

08018470 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018470:	b480      	push	{r7}
 8018472:	b083      	sub	sp, #12
 8018474:	af00      	add	r7, sp, #0
 8018476:	4603      	mov	r3, r0
 8018478:	6039      	str	r1, [r7, #0]
 801847a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801847c:	683b      	ldr	r3, [r7, #0]
 801847e:	2204      	movs	r2, #4
 8018480:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018482:	4b03      	ldr	r3, [pc, #12]	; (8018490 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8018484:	4618      	mov	r0, r3
 8018486:	370c      	adds	r7, #12
 8018488:	46bd      	mov	sp, r7
 801848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801848e:	4770      	bx	lr
 8018490:	20000170 	.word	0x20000170

08018494 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018494:	b580      	push	{r7, lr}
 8018496:	b082      	sub	sp, #8
 8018498:	af00      	add	r7, sp, #0
 801849a:	4603      	mov	r3, r0
 801849c:	6039      	str	r1, [r7, #0]
 801849e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80184a0:	79fb      	ldrb	r3, [r7, #7]
 80184a2:	2b00      	cmp	r3, #0
 80184a4:	d105      	bne.n	80184b2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80184a6:	683a      	ldr	r2, [r7, #0]
 80184a8:	4907      	ldr	r1, [pc, #28]	; (80184c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80184aa:	4808      	ldr	r0, [pc, #32]	; (80184cc <USBD_FS_ProductStrDescriptor+0x38>)
 80184ac:	f7fc fec1 	bl	8015232 <USBD_GetString>
 80184b0:	e004      	b.n	80184bc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80184b2:	683a      	ldr	r2, [r7, #0]
 80184b4:	4904      	ldr	r1, [pc, #16]	; (80184c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80184b6:	4805      	ldr	r0, [pc, #20]	; (80184cc <USBD_FS_ProductStrDescriptor+0x38>)
 80184b8:	f7fc febb 	bl	8015232 <USBD_GetString>
  }
  return USBD_StrDesc;
 80184bc:	4b02      	ldr	r3, [pc, #8]	; (80184c8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80184be:	4618      	mov	r0, r3
 80184c0:	3708      	adds	r7, #8
 80184c2:	46bd      	mov	sp, r7
 80184c4:	bd80      	pop	{r7, pc}
 80184c6:	bf00      	nop
 80184c8:	20002704 	.word	0x20002704
 80184cc:	0801c0a8 	.word	0x0801c0a8

080184d0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80184d0:	b580      	push	{r7, lr}
 80184d2:	b082      	sub	sp, #8
 80184d4:	af00      	add	r7, sp, #0
 80184d6:	4603      	mov	r3, r0
 80184d8:	6039      	str	r1, [r7, #0]
 80184da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80184dc:	683a      	ldr	r2, [r7, #0]
 80184de:	4904      	ldr	r1, [pc, #16]	; (80184f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80184e0:	4804      	ldr	r0, [pc, #16]	; (80184f4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80184e2:	f7fc fea6 	bl	8015232 <USBD_GetString>
  return USBD_StrDesc;
 80184e6:	4b02      	ldr	r3, [pc, #8]	; (80184f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80184e8:	4618      	mov	r0, r3
 80184ea:	3708      	adds	r7, #8
 80184ec:	46bd      	mov	sp, r7
 80184ee:	bd80      	pop	{r7, pc}
 80184f0:	20002704 	.word	0x20002704
 80184f4:	0801c0c0 	.word	0x0801c0c0

080184f8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80184f8:	b580      	push	{r7, lr}
 80184fa:	b082      	sub	sp, #8
 80184fc:	af00      	add	r7, sp, #0
 80184fe:	4603      	mov	r3, r0
 8018500:	6039      	str	r1, [r7, #0]
 8018502:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018504:	683b      	ldr	r3, [r7, #0]
 8018506:	221a      	movs	r2, #26
 8018508:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801850a:	f000 f843 	bl	8018594 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801850e:	4b02      	ldr	r3, [pc, #8]	; (8018518 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8018510:	4618      	mov	r0, r3
 8018512:	3708      	adds	r7, #8
 8018514:	46bd      	mov	sp, r7
 8018516:	bd80      	pop	{r7, pc}
 8018518:	20000174 	.word	0x20000174

0801851c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801851c:	b580      	push	{r7, lr}
 801851e:	b082      	sub	sp, #8
 8018520:	af00      	add	r7, sp, #0
 8018522:	4603      	mov	r3, r0
 8018524:	6039      	str	r1, [r7, #0]
 8018526:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018528:	79fb      	ldrb	r3, [r7, #7]
 801852a:	2b00      	cmp	r3, #0
 801852c:	d105      	bne.n	801853a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801852e:	683a      	ldr	r2, [r7, #0]
 8018530:	4907      	ldr	r1, [pc, #28]	; (8018550 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018532:	4808      	ldr	r0, [pc, #32]	; (8018554 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018534:	f7fc fe7d 	bl	8015232 <USBD_GetString>
 8018538:	e004      	b.n	8018544 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801853a:	683a      	ldr	r2, [r7, #0]
 801853c:	4904      	ldr	r1, [pc, #16]	; (8018550 <USBD_FS_ConfigStrDescriptor+0x34>)
 801853e:	4805      	ldr	r0, [pc, #20]	; (8018554 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018540:	f7fc fe77 	bl	8015232 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018544:	4b02      	ldr	r3, [pc, #8]	; (8018550 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8018546:	4618      	mov	r0, r3
 8018548:	3708      	adds	r7, #8
 801854a:	46bd      	mov	sp, r7
 801854c:	bd80      	pop	{r7, pc}
 801854e:	bf00      	nop
 8018550:	20002704 	.word	0x20002704
 8018554:	0801c0d4 	.word	0x0801c0d4

08018558 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018558:	b580      	push	{r7, lr}
 801855a:	b082      	sub	sp, #8
 801855c:	af00      	add	r7, sp, #0
 801855e:	4603      	mov	r3, r0
 8018560:	6039      	str	r1, [r7, #0]
 8018562:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018564:	79fb      	ldrb	r3, [r7, #7]
 8018566:	2b00      	cmp	r3, #0
 8018568:	d105      	bne.n	8018576 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801856a:	683a      	ldr	r2, [r7, #0]
 801856c:	4907      	ldr	r1, [pc, #28]	; (801858c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801856e:	4808      	ldr	r0, [pc, #32]	; (8018590 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018570:	f7fc fe5f 	bl	8015232 <USBD_GetString>
 8018574:	e004      	b.n	8018580 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8018576:	683a      	ldr	r2, [r7, #0]
 8018578:	4904      	ldr	r1, [pc, #16]	; (801858c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801857a:	4805      	ldr	r0, [pc, #20]	; (8018590 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801857c:	f7fc fe59 	bl	8015232 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018580:	4b02      	ldr	r3, [pc, #8]	; (801858c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8018582:	4618      	mov	r0, r3
 8018584:	3708      	adds	r7, #8
 8018586:	46bd      	mov	sp, r7
 8018588:	bd80      	pop	{r7, pc}
 801858a:	bf00      	nop
 801858c:	20002704 	.word	0x20002704
 8018590:	0801c0e0 	.word	0x0801c0e0

08018594 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018594:	b580      	push	{r7, lr}
 8018596:	b084      	sub	sp, #16
 8018598:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801859a:	4b0f      	ldr	r3, [pc, #60]	; (80185d8 <Get_SerialNum+0x44>)
 801859c:	681b      	ldr	r3, [r3, #0]
 801859e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80185a0:	4b0e      	ldr	r3, [pc, #56]	; (80185dc <Get_SerialNum+0x48>)
 80185a2:	681b      	ldr	r3, [r3, #0]
 80185a4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80185a6:	4b0e      	ldr	r3, [pc, #56]	; (80185e0 <Get_SerialNum+0x4c>)
 80185a8:	681b      	ldr	r3, [r3, #0]
 80185aa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80185ac:	68fa      	ldr	r2, [r7, #12]
 80185ae:	687b      	ldr	r3, [r7, #4]
 80185b0:	4413      	add	r3, r2
 80185b2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80185b4:	68fb      	ldr	r3, [r7, #12]
 80185b6:	2b00      	cmp	r3, #0
 80185b8:	d009      	beq.n	80185ce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80185ba:	2208      	movs	r2, #8
 80185bc:	4909      	ldr	r1, [pc, #36]	; (80185e4 <Get_SerialNum+0x50>)
 80185be:	68f8      	ldr	r0, [r7, #12]
 80185c0:	f000 f814 	bl	80185ec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80185c4:	2204      	movs	r2, #4
 80185c6:	4908      	ldr	r1, [pc, #32]	; (80185e8 <Get_SerialNum+0x54>)
 80185c8:	68b8      	ldr	r0, [r7, #8]
 80185ca:	f000 f80f 	bl	80185ec <IntToUnicode>
  }
}
 80185ce:	bf00      	nop
 80185d0:	3710      	adds	r7, #16
 80185d2:	46bd      	mov	sp, r7
 80185d4:	bd80      	pop	{r7, pc}
 80185d6:	bf00      	nop
 80185d8:	1fff7590 	.word	0x1fff7590
 80185dc:	1fff7594 	.word	0x1fff7594
 80185e0:	1fff7598 	.word	0x1fff7598
 80185e4:	20000176 	.word	0x20000176
 80185e8:	20000186 	.word	0x20000186

080185ec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80185ec:	b480      	push	{r7}
 80185ee:	b087      	sub	sp, #28
 80185f0:	af00      	add	r7, sp, #0
 80185f2:	60f8      	str	r0, [r7, #12]
 80185f4:	60b9      	str	r1, [r7, #8]
 80185f6:	4613      	mov	r3, r2
 80185f8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80185fa:	2300      	movs	r3, #0
 80185fc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80185fe:	2300      	movs	r3, #0
 8018600:	75fb      	strb	r3, [r7, #23]
 8018602:	e027      	b.n	8018654 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018604:	68fb      	ldr	r3, [r7, #12]
 8018606:	0f1b      	lsrs	r3, r3, #28
 8018608:	2b09      	cmp	r3, #9
 801860a:	d80b      	bhi.n	8018624 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801860c:	68fb      	ldr	r3, [r7, #12]
 801860e:	0f1b      	lsrs	r3, r3, #28
 8018610:	b2da      	uxtb	r2, r3
 8018612:	7dfb      	ldrb	r3, [r7, #23]
 8018614:	005b      	lsls	r3, r3, #1
 8018616:	4619      	mov	r1, r3
 8018618:	68bb      	ldr	r3, [r7, #8]
 801861a:	440b      	add	r3, r1
 801861c:	3230      	adds	r2, #48	; 0x30
 801861e:	b2d2      	uxtb	r2, r2
 8018620:	701a      	strb	r2, [r3, #0]
 8018622:	e00a      	b.n	801863a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018624:	68fb      	ldr	r3, [r7, #12]
 8018626:	0f1b      	lsrs	r3, r3, #28
 8018628:	b2da      	uxtb	r2, r3
 801862a:	7dfb      	ldrb	r3, [r7, #23]
 801862c:	005b      	lsls	r3, r3, #1
 801862e:	4619      	mov	r1, r3
 8018630:	68bb      	ldr	r3, [r7, #8]
 8018632:	440b      	add	r3, r1
 8018634:	3237      	adds	r2, #55	; 0x37
 8018636:	b2d2      	uxtb	r2, r2
 8018638:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801863a:	68fb      	ldr	r3, [r7, #12]
 801863c:	011b      	lsls	r3, r3, #4
 801863e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018640:	7dfb      	ldrb	r3, [r7, #23]
 8018642:	005b      	lsls	r3, r3, #1
 8018644:	3301      	adds	r3, #1
 8018646:	68ba      	ldr	r2, [r7, #8]
 8018648:	4413      	add	r3, r2
 801864a:	2200      	movs	r2, #0
 801864c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801864e:	7dfb      	ldrb	r3, [r7, #23]
 8018650:	3301      	adds	r3, #1
 8018652:	75fb      	strb	r3, [r7, #23]
 8018654:	7dfa      	ldrb	r2, [r7, #23]
 8018656:	79fb      	ldrb	r3, [r7, #7]
 8018658:	429a      	cmp	r2, r3
 801865a:	d3d3      	bcc.n	8018604 <IntToUnicode+0x18>
  }
}
 801865c:	bf00      	nop
 801865e:	bf00      	nop
 8018660:	371c      	adds	r7, #28
 8018662:	46bd      	mov	sp, r7
 8018664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018668:	4770      	bx	lr
	...

0801866c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801866c:	b580      	push	{r7, lr}
 801866e:	b0b0      	sub	sp, #192	; 0xc0
 8018670:	af00      	add	r7, sp, #0
 8018672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018674:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8018678:	2200      	movs	r2, #0
 801867a:	601a      	str	r2, [r3, #0]
 801867c:	605a      	str	r2, [r3, #4]
 801867e:	609a      	str	r2, [r3, #8]
 8018680:	60da      	str	r2, [r3, #12]
 8018682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8018684:	f107 0318 	add.w	r3, r7, #24
 8018688:	2294      	movs	r2, #148	; 0x94
 801868a:	2100      	movs	r1, #0
 801868c:	4618      	mov	r0, r3
 801868e:	f000 fc0b 	bl	8018ea8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8018692:	687b      	ldr	r3, [r7, #4]
 8018694:	681b      	ldr	r3, [r3, #0]
 8018696:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801869a:	d163      	bne.n	8018764 <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801869c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80186a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80186a2:	2300      	movs	r3, #0
 80186a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80186a8:	f107 0318 	add.w	r3, r7, #24
 80186ac:	4618      	mov	r0, r3
 80186ae:	f7f2 fc17 	bl	800aee0 <HAL_RCCEx_PeriphCLKConfig>
 80186b2:	4603      	mov	r3, r0
 80186b4:	2b00      	cmp	r3, #0
 80186b6:	d001      	beq.n	80186bc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80186b8:	f7ec f8d6 	bl	8004868 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80186bc:	4b2b      	ldr	r3, [pc, #172]	; (801876c <HAL_PCD_MspInit+0x100>)
 80186be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80186c0:	4a2a      	ldr	r2, [pc, #168]	; (801876c <HAL_PCD_MspInit+0x100>)
 80186c2:	f043 0301 	orr.w	r3, r3, #1
 80186c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80186c8:	4b28      	ldr	r3, [pc, #160]	; (801876c <HAL_PCD_MspInit+0x100>)
 80186ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80186cc:	f003 0301 	and.w	r3, r3, #1
 80186d0:	617b      	str	r3, [r7, #20]
 80186d2:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80186d4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80186d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80186dc:	2302      	movs	r3, #2
 80186de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80186e2:	2300      	movs	r3, #0
 80186e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80186e8:	2303      	movs	r3, #3
 80186ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80186ee:	230a      	movs	r3, #10
 80186f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80186f4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80186f8:	4619      	mov	r1, r3
 80186fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80186fe:	f7ee fdcf 	bl	80072a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018702:	4b1a      	ldr	r3, [pc, #104]	; (801876c <HAL_PCD_MspInit+0x100>)
 8018704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018706:	4a19      	ldr	r2, [pc, #100]	; (801876c <HAL_PCD_MspInit+0x100>)
 8018708:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801870c:	64d3      	str	r3, [r2, #76]	; 0x4c
 801870e:	4b17      	ldr	r3, [pc, #92]	; (801876c <HAL_PCD_MspInit+0x100>)
 8018710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018712:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8018716:	613b      	str	r3, [r7, #16]
 8018718:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 801871a:	4b14      	ldr	r3, [pc, #80]	; (801876c <HAL_PCD_MspInit+0x100>)
 801871c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801871e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8018722:	2b00      	cmp	r3, #0
 8018724:	d114      	bne.n	8018750 <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8018726:	4b11      	ldr	r3, [pc, #68]	; (801876c <HAL_PCD_MspInit+0x100>)
 8018728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801872a:	4a10      	ldr	r2, [pc, #64]	; (801876c <HAL_PCD_MspInit+0x100>)
 801872c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8018730:	6593      	str	r3, [r2, #88]	; 0x58
 8018732:	4b0e      	ldr	r3, [pc, #56]	; (801876c <HAL_PCD_MspInit+0x100>)
 8018734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8018736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801873a:	60fb      	str	r3, [r7, #12]
 801873c:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 801873e:	f7f1 fcbb 	bl	800a0b8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8018742:	4b0a      	ldr	r3, [pc, #40]	; (801876c <HAL_PCD_MspInit+0x100>)
 8018744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8018746:	4a09      	ldr	r2, [pc, #36]	; (801876c <HAL_PCD_MspInit+0x100>)
 8018748:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801874c:	6593      	str	r3, [r2, #88]	; 0x58
 801874e:	e001      	b.n	8018754 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8018750:	f7f1 fcb2 	bl	800a0b8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8018754:	2200      	movs	r2, #0
 8018756:	2100      	movs	r1, #0
 8018758:	2043      	movs	r0, #67	; 0x43
 801875a:	f7ee fa3c 	bl	8006bd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801875e:	2043      	movs	r0, #67	; 0x43
 8018760:	f7ee fa55 	bl	8006c0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8018764:	bf00      	nop
 8018766:	37c0      	adds	r7, #192	; 0xc0
 8018768:	46bd      	mov	sp, r7
 801876a:	bd80      	pop	{r7, pc}
 801876c:	40021000 	.word	0x40021000

08018770 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018770:	b580      	push	{r7, lr}
 8018772:	b082      	sub	sp, #8
 8018774:	af00      	add	r7, sp, #0
 8018776:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801877e:	687b      	ldr	r3, [r7, #4]
 8018780:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8018784:	4619      	mov	r1, r3
 8018786:	4610      	mov	r0, r2
 8018788:	f7fb fd6c 	bl	8014264 <USBD_LL_SetupStage>
}
 801878c:	bf00      	nop
 801878e:	3708      	adds	r7, #8
 8018790:	46bd      	mov	sp, r7
 8018792:	bd80      	pop	{r7, pc}

08018794 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018794:	b580      	push	{r7, lr}
 8018796:	b082      	sub	sp, #8
 8018798:	af00      	add	r7, sp, #0
 801879a:	6078      	str	r0, [r7, #4]
 801879c:	460b      	mov	r3, r1
 801879e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80187a0:	687b      	ldr	r3, [r7, #4]
 80187a2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80187a6:	78fa      	ldrb	r2, [r7, #3]
 80187a8:	6879      	ldr	r1, [r7, #4]
 80187aa:	4613      	mov	r3, r2
 80187ac:	00db      	lsls	r3, r3, #3
 80187ae:	4413      	add	r3, r2
 80187b0:	009b      	lsls	r3, r3, #2
 80187b2:	440b      	add	r3, r1
 80187b4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80187b8:	681a      	ldr	r2, [r3, #0]
 80187ba:	78fb      	ldrb	r3, [r7, #3]
 80187bc:	4619      	mov	r1, r3
 80187be:	f7fb fda6 	bl	801430e <USBD_LL_DataOutStage>
}
 80187c2:	bf00      	nop
 80187c4:	3708      	adds	r7, #8
 80187c6:	46bd      	mov	sp, r7
 80187c8:	bd80      	pop	{r7, pc}

080187ca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80187ca:	b580      	push	{r7, lr}
 80187cc:	b082      	sub	sp, #8
 80187ce:	af00      	add	r7, sp, #0
 80187d0:	6078      	str	r0, [r7, #4]
 80187d2:	460b      	mov	r3, r1
 80187d4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80187d6:	687b      	ldr	r3, [r7, #4]
 80187d8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80187dc:	78fa      	ldrb	r2, [r7, #3]
 80187de:	6879      	ldr	r1, [r7, #4]
 80187e0:	4613      	mov	r3, r2
 80187e2:	00db      	lsls	r3, r3, #3
 80187e4:	4413      	add	r3, r2
 80187e6:	009b      	lsls	r3, r3, #2
 80187e8:	440b      	add	r3, r1
 80187ea:	334c      	adds	r3, #76	; 0x4c
 80187ec:	681a      	ldr	r2, [r3, #0]
 80187ee:	78fb      	ldrb	r3, [r7, #3]
 80187f0:	4619      	mov	r1, r3
 80187f2:	f7fb fdef 	bl	80143d4 <USBD_LL_DataInStage>
}
 80187f6:	bf00      	nop
 80187f8:	3708      	adds	r7, #8
 80187fa:	46bd      	mov	sp, r7
 80187fc:	bd80      	pop	{r7, pc}

080187fe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80187fe:	b580      	push	{r7, lr}
 8018800:	b082      	sub	sp, #8
 8018802:	af00      	add	r7, sp, #0
 8018804:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018806:	687b      	ldr	r3, [r7, #4]
 8018808:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801880c:	4618      	mov	r0, r3
 801880e:	f7fb ff03 	bl	8014618 <USBD_LL_SOF>
}
 8018812:	bf00      	nop
 8018814:	3708      	adds	r7, #8
 8018816:	46bd      	mov	sp, r7
 8018818:	bd80      	pop	{r7, pc}

0801881a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801881a:	b580      	push	{r7, lr}
 801881c:	b084      	sub	sp, #16
 801881e:	af00      	add	r7, sp, #0
 8018820:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8018822:	2301      	movs	r3, #1
 8018824:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8018826:	687b      	ldr	r3, [r7, #4]
 8018828:	68db      	ldr	r3, [r3, #12]
 801882a:	2b02      	cmp	r3, #2
 801882c:	d001      	beq.n	8018832 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801882e:	f7ec f81b 	bl	8004868 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8018832:	687b      	ldr	r3, [r7, #4]
 8018834:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018838:	7bfa      	ldrb	r2, [r7, #15]
 801883a:	4611      	mov	r1, r2
 801883c:	4618      	mov	r0, r3
 801883e:	f7fb fead 	bl	801459c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018848:	4618      	mov	r0, r3
 801884a:	f7fb fe59 	bl	8014500 <USBD_LL_Reset>
}
 801884e:	bf00      	nop
 8018850:	3710      	adds	r7, #16
 8018852:	46bd      	mov	sp, r7
 8018854:	bd80      	pop	{r7, pc}
	...

08018858 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018858:	b580      	push	{r7, lr}
 801885a:	b082      	sub	sp, #8
 801885c:	af00      	add	r7, sp, #0
 801885e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8018860:	687b      	ldr	r3, [r7, #4]
 8018862:	681b      	ldr	r3, [r3, #0]
 8018864:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8018868:	681b      	ldr	r3, [r3, #0]
 801886a:	687a      	ldr	r2, [r7, #4]
 801886c:	6812      	ldr	r2, [r2, #0]
 801886e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8018872:	f043 0301 	orr.w	r3, r3, #1
 8018876:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801887e:	4618      	mov	r0, r3
 8018880:	f7fb fe9c 	bl	80145bc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	6a1b      	ldr	r3, [r3, #32]
 8018888:	2b00      	cmp	r3, #0
 801888a:	d005      	beq.n	8018898 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801888c:	4b04      	ldr	r3, [pc, #16]	; (80188a0 <HAL_PCD_SuspendCallback+0x48>)
 801888e:	691b      	ldr	r3, [r3, #16]
 8018890:	4a03      	ldr	r2, [pc, #12]	; (80188a0 <HAL_PCD_SuspendCallback+0x48>)
 8018892:	f043 0306 	orr.w	r3, r3, #6
 8018896:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018898:	bf00      	nop
 801889a:	3708      	adds	r7, #8
 801889c:	46bd      	mov	sp, r7
 801889e:	bd80      	pop	{r7, pc}
 80188a0:	e000ed00 	.word	0xe000ed00

080188a4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80188a4:	b580      	push	{r7, lr}
 80188a6:	b082      	sub	sp, #8
 80188a8:	af00      	add	r7, sp, #0
 80188aa:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	681b      	ldr	r3, [r3, #0]
 80188b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80188b4:	681b      	ldr	r3, [r3, #0]
 80188b6:	687a      	ldr	r2, [r7, #4]
 80188b8:	6812      	ldr	r2, [r2, #0]
 80188ba:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80188be:	f023 0301 	bic.w	r3, r3, #1
 80188c2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80188c4:	687b      	ldr	r3, [r7, #4]
 80188c6:	6a1b      	ldr	r3, [r3, #32]
 80188c8:	2b00      	cmp	r3, #0
 80188ca:	d007      	beq.n	80188dc <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80188cc:	4b08      	ldr	r3, [pc, #32]	; (80188f0 <HAL_PCD_ResumeCallback+0x4c>)
 80188ce:	691b      	ldr	r3, [r3, #16]
 80188d0:	4a07      	ldr	r2, [pc, #28]	; (80188f0 <HAL_PCD_ResumeCallback+0x4c>)
 80188d2:	f023 0306 	bic.w	r3, r3, #6
 80188d6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80188d8:	f000 faa6 	bl	8018e28 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80188dc:	687b      	ldr	r3, [r7, #4]
 80188de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80188e2:	4618      	mov	r0, r3
 80188e4:	f7fb fe80 	bl	80145e8 <USBD_LL_Resume>
}
 80188e8:	bf00      	nop
 80188ea:	3708      	adds	r7, #8
 80188ec:	46bd      	mov	sp, r7
 80188ee:	bd80      	pop	{r7, pc}
 80188f0:	e000ed00 	.word	0xe000ed00

080188f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80188f4:	b580      	push	{r7, lr}
 80188f6:	b082      	sub	sp, #8
 80188f8:	af00      	add	r7, sp, #0
 80188fa:	6078      	str	r0, [r7, #4]
 80188fc:	460b      	mov	r3, r1
 80188fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018900:	687b      	ldr	r3, [r7, #4]
 8018902:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018906:	78fa      	ldrb	r2, [r7, #3]
 8018908:	4611      	mov	r1, r2
 801890a:	4618      	mov	r0, r3
 801890c:	f7fb fecc 	bl	80146a8 <USBD_LL_IsoOUTIncomplete>
}
 8018910:	bf00      	nop
 8018912:	3708      	adds	r7, #8
 8018914:	46bd      	mov	sp, r7
 8018916:	bd80      	pop	{r7, pc}

08018918 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018918:	b580      	push	{r7, lr}
 801891a:	b082      	sub	sp, #8
 801891c:	af00      	add	r7, sp, #0
 801891e:	6078      	str	r0, [r7, #4]
 8018920:	460b      	mov	r3, r1
 8018922:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018924:	687b      	ldr	r3, [r7, #4]
 8018926:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801892a:	78fa      	ldrb	r2, [r7, #3]
 801892c:	4611      	mov	r1, r2
 801892e:	4618      	mov	r0, r3
 8018930:	f7fb fe94 	bl	801465c <USBD_LL_IsoINIncomplete>
}
 8018934:	bf00      	nop
 8018936:	3708      	adds	r7, #8
 8018938:	46bd      	mov	sp, r7
 801893a:	bd80      	pop	{r7, pc}

0801893c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801893c:	b580      	push	{r7, lr}
 801893e:	b082      	sub	sp, #8
 8018940:	af00      	add	r7, sp, #0
 8018942:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8018944:	687b      	ldr	r3, [r7, #4]
 8018946:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801894a:	4618      	mov	r0, r3
 801894c:	f7fb fed2 	bl	80146f4 <USBD_LL_DevConnected>
}
 8018950:	bf00      	nop
 8018952:	3708      	adds	r7, #8
 8018954:	46bd      	mov	sp, r7
 8018956:	bd80      	pop	{r7, pc}

08018958 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018958:	b580      	push	{r7, lr}
 801895a:	b082      	sub	sp, #8
 801895c:	af00      	add	r7, sp, #0
 801895e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8018960:	687b      	ldr	r3, [r7, #4]
 8018962:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018966:	4618      	mov	r0, r3
 8018968:	f7fb fecf 	bl	801470a <USBD_LL_DevDisconnected>
}
 801896c:	bf00      	nop
 801896e:	3708      	adds	r7, #8
 8018970:	46bd      	mov	sp, r7
 8018972:	bd80      	pop	{r7, pc}

08018974 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018974:	b580      	push	{r7, lr}
 8018976:	b082      	sub	sp, #8
 8018978:	af00      	add	r7, sp, #0
 801897a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801897c:	687b      	ldr	r3, [r7, #4]
 801897e:	781b      	ldrb	r3, [r3, #0]
 8018980:	2b00      	cmp	r3, #0
 8018982:	d139      	bne.n	80189f8 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8018984:	4a1f      	ldr	r2, [pc, #124]	; (8018a04 <USBD_LL_Init+0x90>)
 8018986:	687b      	ldr	r3, [r7, #4]
 8018988:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801898c:	687b      	ldr	r3, [r7, #4]
 801898e:	4a1d      	ldr	r2, [pc, #116]	; (8018a04 <USBD_LL_Init+0x90>)
 8018990:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8018994:	4b1b      	ldr	r3, [pc, #108]	; (8018a04 <USBD_LL_Init+0x90>)
 8018996:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801899a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801899c:	4b19      	ldr	r3, [pc, #100]	; (8018a04 <USBD_LL_Init+0x90>)
 801899e:	2206      	movs	r2, #6
 80189a0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80189a2:	4b18      	ldr	r3, [pc, #96]	; (8018a04 <USBD_LL_Init+0x90>)
 80189a4:	2202      	movs	r2, #2
 80189a6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80189a8:	4b16      	ldr	r3, [pc, #88]	; (8018a04 <USBD_LL_Init+0x90>)
 80189aa:	2200      	movs	r2, #0
 80189ac:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80189ae:	4b15      	ldr	r3, [pc, #84]	; (8018a04 <USBD_LL_Init+0x90>)
 80189b0:	2200      	movs	r2, #0
 80189b2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80189b4:	4b13      	ldr	r3, [pc, #76]	; (8018a04 <USBD_LL_Init+0x90>)
 80189b6:	2200      	movs	r2, #0
 80189b8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80189ba:	4b12      	ldr	r3, [pc, #72]	; (8018a04 <USBD_LL_Init+0x90>)
 80189bc:	2200      	movs	r2, #0
 80189be:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80189c0:	4b10      	ldr	r3, [pc, #64]	; (8018a04 <USBD_LL_Init+0x90>)
 80189c2:	2200      	movs	r2, #0
 80189c4:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80189c6:	4b0f      	ldr	r3, [pc, #60]	; (8018a04 <USBD_LL_Init+0x90>)
 80189c8:	2200      	movs	r2, #0
 80189ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80189cc:	480d      	ldr	r0, [pc, #52]	; (8018a04 <USBD_LL_Init+0x90>)
 80189ce:	f7f0 f8e4 	bl	8008b9a <HAL_PCD_Init>
 80189d2:	4603      	mov	r3, r0
 80189d4:	2b00      	cmp	r3, #0
 80189d6:	d001      	beq.n	80189dc <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80189d8:	f7eb ff46 	bl	8004868 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80189dc:	2180      	movs	r1, #128	; 0x80
 80189de:	4809      	ldr	r0, [pc, #36]	; (8018a04 <USBD_LL_Init+0x90>)
 80189e0:	f7f1 fa65 	bl	8009eae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80189e4:	2240      	movs	r2, #64	; 0x40
 80189e6:	2100      	movs	r1, #0
 80189e8:	4806      	ldr	r0, [pc, #24]	; (8018a04 <USBD_LL_Init+0x90>)
 80189ea:	f7f1 fa19 	bl	8009e20 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80189ee:	2280      	movs	r2, #128	; 0x80
 80189f0:	2101      	movs	r1, #1
 80189f2:	4804      	ldr	r0, [pc, #16]	; (8018a04 <USBD_LL_Init+0x90>)
 80189f4:	f7f1 fa14 	bl	8009e20 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80189f8:	2300      	movs	r3, #0
}
 80189fa:	4618      	mov	r0, r3
 80189fc:	3708      	adds	r7, #8
 80189fe:	46bd      	mov	sp, r7
 8018a00:	bd80      	pop	{r7, pc}
 8018a02:	bf00      	nop
 8018a04:	20002904 	.word	0x20002904

08018a08 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018a08:	b580      	push	{r7, lr}
 8018a0a:	b084      	sub	sp, #16
 8018a0c:	af00      	add	r7, sp, #0
 8018a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018a10:	2300      	movs	r3, #0
 8018a12:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018a14:	2300      	movs	r3, #0
 8018a16:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018a1e:	4618      	mov	r0, r3
 8018a20:	f7f0 f9df 	bl	8008de2 <HAL_PCD_Start>
 8018a24:	4603      	mov	r3, r0
 8018a26:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018a28:	7bbb      	ldrb	r3, [r7, #14]
 8018a2a:	2b03      	cmp	r3, #3
 8018a2c:	d816      	bhi.n	8018a5c <USBD_LL_Start+0x54>
 8018a2e:	a201      	add	r2, pc, #4	; (adr r2, 8018a34 <USBD_LL_Start+0x2c>)
 8018a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018a34:	08018a45 	.word	0x08018a45
 8018a38:	08018a4b 	.word	0x08018a4b
 8018a3c:	08018a51 	.word	0x08018a51
 8018a40:	08018a57 	.word	0x08018a57
    case HAL_OK :
      usb_status = USBD_OK;
 8018a44:	2300      	movs	r3, #0
 8018a46:	73fb      	strb	r3, [r7, #15]
    break;
 8018a48:	e00b      	b.n	8018a62 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018a4a:	2303      	movs	r3, #3
 8018a4c:	73fb      	strb	r3, [r7, #15]
    break;
 8018a4e:	e008      	b.n	8018a62 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018a50:	2301      	movs	r3, #1
 8018a52:	73fb      	strb	r3, [r7, #15]
    break;
 8018a54:	e005      	b.n	8018a62 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018a56:	2303      	movs	r3, #3
 8018a58:	73fb      	strb	r3, [r7, #15]
    break;
 8018a5a:	e002      	b.n	8018a62 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8018a5c:	2303      	movs	r3, #3
 8018a5e:	73fb      	strb	r3, [r7, #15]
    break;
 8018a60:	bf00      	nop
  }
  return usb_status;
 8018a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8018a64:	4618      	mov	r0, r3
 8018a66:	3710      	adds	r7, #16
 8018a68:	46bd      	mov	sp, r7
 8018a6a:	bd80      	pop	{r7, pc}

08018a6c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018a6c:	b580      	push	{r7, lr}
 8018a6e:	b084      	sub	sp, #16
 8018a70:	af00      	add	r7, sp, #0
 8018a72:	6078      	str	r0, [r7, #4]
 8018a74:	4608      	mov	r0, r1
 8018a76:	4611      	mov	r1, r2
 8018a78:	461a      	mov	r2, r3
 8018a7a:	4603      	mov	r3, r0
 8018a7c:	70fb      	strb	r3, [r7, #3]
 8018a7e:	460b      	mov	r3, r1
 8018a80:	70bb      	strb	r3, [r7, #2]
 8018a82:	4613      	mov	r3, r2
 8018a84:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018a86:	2300      	movs	r3, #0
 8018a88:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018a8a:	2300      	movs	r3, #0
 8018a8c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8018a94:	78bb      	ldrb	r3, [r7, #2]
 8018a96:	883a      	ldrh	r2, [r7, #0]
 8018a98:	78f9      	ldrb	r1, [r7, #3]
 8018a9a:	f7f0 fe89 	bl	80097b0 <HAL_PCD_EP_Open>
 8018a9e:	4603      	mov	r3, r0
 8018aa0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018aa2:	7bbb      	ldrb	r3, [r7, #14]
 8018aa4:	2b03      	cmp	r3, #3
 8018aa6:	d817      	bhi.n	8018ad8 <USBD_LL_OpenEP+0x6c>
 8018aa8:	a201      	add	r2, pc, #4	; (adr r2, 8018ab0 <USBD_LL_OpenEP+0x44>)
 8018aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018aae:	bf00      	nop
 8018ab0:	08018ac1 	.word	0x08018ac1
 8018ab4:	08018ac7 	.word	0x08018ac7
 8018ab8:	08018acd 	.word	0x08018acd
 8018abc:	08018ad3 	.word	0x08018ad3
    case HAL_OK :
      usb_status = USBD_OK;
 8018ac0:	2300      	movs	r3, #0
 8018ac2:	73fb      	strb	r3, [r7, #15]
    break;
 8018ac4:	e00b      	b.n	8018ade <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018ac6:	2303      	movs	r3, #3
 8018ac8:	73fb      	strb	r3, [r7, #15]
    break;
 8018aca:	e008      	b.n	8018ade <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018acc:	2301      	movs	r3, #1
 8018ace:	73fb      	strb	r3, [r7, #15]
    break;
 8018ad0:	e005      	b.n	8018ade <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018ad2:	2303      	movs	r3, #3
 8018ad4:	73fb      	strb	r3, [r7, #15]
    break;
 8018ad6:	e002      	b.n	8018ade <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8018ad8:	2303      	movs	r3, #3
 8018ada:	73fb      	strb	r3, [r7, #15]
    break;
 8018adc:	bf00      	nop
  }
  return usb_status;
 8018ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ae0:	4618      	mov	r0, r3
 8018ae2:	3710      	adds	r7, #16
 8018ae4:	46bd      	mov	sp, r7
 8018ae6:	bd80      	pop	{r7, pc}

08018ae8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018ae8:	b580      	push	{r7, lr}
 8018aea:	b084      	sub	sp, #16
 8018aec:	af00      	add	r7, sp, #0
 8018aee:	6078      	str	r0, [r7, #4]
 8018af0:	460b      	mov	r3, r1
 8018af2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018af4:	2300      	movs	r3, #0
 8018af6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018af8:	2300      	movs	r3, #0
 8018afa:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018afc:	687b      	ldr	r3, [r7, #4]
 8018afe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018b02:	78fa      	ldrb	r2, [r7, #3]
 8018b04:	4611      	mov	r1, r2
 8018b06:	4618      	mov	r0, r3
 8018b08:	f7f0 feba 	bl	8009880 <HAL_PCD_EP_Close>
 8018b0c:	4603      	mov	r3, r0
 8018b0e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018b10:	7bbb      	ldrb	r3, [r7, #14]
 8018b12:	2b03      	cmp	r3, #3
 8018b14:	d816      	bhi.n	8018b44 <USBD_LL_CloseEP+0x5c>
 8018b16:	a201      	add	r2, pc, #4	; (adr r2, 8018b1c <USBD_LL_CloseEP+0x34>)
 8018b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b1c:	08018b2d 	.word	0x08018b2d
 8018b20:	08018b33 	.word	0x08018b33
 8018b24:	08018b39 	.word	0x08018b39
 8018b28:	08018b3f 	.word	0x08018b3f
    case HAL_OK :
      usb_status = USBD_OK;
 8018b2c:	2300      	movs	r3, #0
 8018b2e:	73fb      	strb	r3, [r7, #15]
    break;
 8018b30:	e00b      	b.n	8018b4a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018b32:	2303      	movs	r3, #3
 8018b34:	73fb      	strb	r3, [r7, #15]
    break;
 8018b36:	e008      	b.n	8018b4a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018b38:	2301      	movs	r3, #1
 8018b3a:	73fb      	strb	r3, [r7, #15]
    break;
 8018b3c:	e005      	b.n	8018b4a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018b3e:	2303      	movs	r3, #3
 8018b40:	73fb      	strb	r3, [r7, #15]
    break;
 8018b42:	e002      	b.n	8018b4a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018b44:	2303      	movs	r3, #3
 8018b46:	73fb      	strb	r3, [r7, #15]
    break;
 8018b48:	bf00      	nop
  }
  return usb_status;
 8018b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8018b4c:	4618      	mov	r0, r3
 8018b4e:	3710      	adds	r7, #16
 8018b50:	46bd      	mov	sp, r7
 8018b52:	bd80      	pop	{r7, pc}

08018b54 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018b54:	b580      	push	{r7, lr}
 8018b56:	b084      	sub	sp, #16
 8018b58:	af00      	add	r7, sp, #0
 8018b5a:	6078      	str	r0, [r7, #4]
 8018b5c:	460b      	mov	r3, r1
 8018b5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018b60:	2300      	movs	r3, #0
 8018b62:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018b64:	2300      	movs	r3, #0
 8018b66:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018b68:	687b      	ldr	r3, [r7, #4]
 8018b6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018b6e:	78fa      	ldrb	r2, [r7, #3]
 8018b70:	4611      	mov	r1, r2
 8018b72:	4618      	mov	r0, r3
 8018b74:	f7f0 ff61 	bl	8009a3a <HAL_PCD_EP_SetStall>
 8018b78:	4603      	mov	r3, r0
 8018b7a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018b7c:	7bbb      	ldrb	r3, [r7, #14]
 8018b7e:	2b03      	cmp	r3, #3
 8018b80:	d816      	bhi.n	8018bb0 <USBD_LL_StallEP+0x5c>
 8018b82:	a201      	add	r2, pc, #4	; (adr r2, 8018b88 <USBD_LL_StallEP+0x34>)
 8018b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b88:	08018b99 	.word	0x08018b99
 8018b8c:	08018b9f 	.word	0x08018b9f
 8018b90:	08018ba5 	.word	0x08018ba5
 8018b94:	08018bab 	.word	0x08018bab
    case HAL_OK :
      usb_status = USBD_OK;
 8018b98:	2300      	movs	r3, #0
 8018b9a:	73fb      	strb	r3, [r7, #15]
    break;
 8018b9c:	e00b      	b.n	8018bb6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018b9e:	2303      	movs	r3, #3
 8018ba0:	73fb      	strb	r3, [r7, #15]
    break;
 8018ba2:	e008      	b.n	8018bb6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018ba4:	2301      	movs	r3, #1
 8018ba6:	73fb      	strb	r3, [r7, #15]
    break;
 8018ba8:	e005      	b.n	8018bb6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018baa:	2303      	movs	r3, #3
 8018bac:	73fb      	strb	r3, [r7, #15]
    break;
 8018bae:	e002      	b.n	8018bb6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018bb0:	2303      	movs	r3, #3
 8018bb2:	73fb      	strb	r3, [r7, #15]
    break;
 8018bb4:	bf00      	nop
  }
  return usb_status;
 8018bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8018bb8:	4618      	mov	r0, r3
 8018bba:	3710      	adds	r7, #16
 8018bbc:	46bd      	mov	sp, r7
 8018bbe:	bd80      	pop	{r7, pc}

08018bc0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018bc0:	b580      	push	{r7, lr}
 8018bc2:	b084      	sub	sp, #16
 8018bc4:	af00      	add	r7, sp, #0
 8018bc6:	6078      	str	r0, [r7, #4]
 8018bc8:	460b      	mov	r3, r1
 8018bca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018bcc:	2300      	movs	r3, #0
 8018bce:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018bd0:	2300      	movs	r3, #0
 8018bd2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018bd4:	687b      	ldr	r3, [r7, #4]
 8018bd6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018bda:	78fa      	ldrb	r2, [r7, #3]
 8018bdc:	4611      	mov	r1, r2
 8018bde:	4618      	mov	r0, r3
 8018be0:	f7f0 ff8d 	bl	8009afe <HAL_PCD_EP_ClrStall>
 8018be4:	4603      	mov	r3, r0
 8018be6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018be8:	7bbb      	ldrb	r3, [r7, #14]
 8018bea:	2b03      	cmp	r3, #3
 8018bec:	d816      	bhi.n	8018c1c <USBD_LL_ClearStallEP+0x5c>
 8018bee:	a201      	add	r2, pc, #4	; (adr r2, 8018bf4 <USBD_LL_ClearStallEP+0x34>)
 8018bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018bf4:	08018c05 	.word	0x08018c05
 8018bf8:	08018c0b 	.word	0x08018c0b
 8018bfc:	08018c11 	.word	0x08018c11
 8018c00:	08018c17 	.word	0x08018c17
    case HAL_OK :
      usb_status = USBD_OK;
 8018c04:	2300      	movs	r3, #0
 8018c06:	73fb      	strb	r3, [r7, #15]
    break;
 8018c08:	e00b      	b.n	8018c22 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018c0a:	2303      	movs	r3, #3
 8018c0c:	73fb      	strb	r3, [r7, #15]
    break;
 8018c0e:	e008      	b.n	8018c22 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018c10:	2301      	movs	r3, #1
 8018c12:	73fb      	strb	r3, [r7, #15]
    break;
 8018c14:	e005      	b.n	8018c22 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018c16:	2303      	movs	r3, #3
 8018c18:	73fb      	strb	r3, [r7, #15]
    break;
 8018c1a:	e002      	b.n	8018c22 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018c1c:	2303      	movs	r3, #3
 8018c1e:	73fb      	strb	r3, [r7, #15]
    break;
 8018c20:	bf00      	nop
  }
  return usb_status;
 8018c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8018c24:	4618      	mov	r0, r3
 8018c26:	3710      	adds	r7, #16
 8018c28:	46bd      	mov	sp, r7
 8018c2a:	bd80      	pop	{r7, pc}

08018c2c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018c2c:	b480      	push	{r7}
 8018c2e:	b085      	sub	sp, #20
 8018c30:	af00      	add	r7, sp, #0
 8018c32:	6078      	str	r0, [r7, #4]
 8018c34:	460b      	mov	r3, r1
 8018c36:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018c38:	687b      	ldr	r3, [r7, #4]
 8018c3a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018c3e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018c40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	da0b      	bge.n	8018c60 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018c48:	78fb      	ldrb	r3, [r7, #3]
 8018c4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8018c4e:	68f9      	ldr	r1, [r7, #12]
 8018c50:	4613      	mov	r3, r2
 8018c52:	00db      	lsls	r3, r3, #3
 8018c54:	4413      	add	r3, r2
 8018c56:	009b      	lsls	r3, r3, #2
 8018c58:	440b      	add	r3, r1
 8018c5a:	333e      	adds	r3, #62	; 0x3e
 8018c5c:	781b      	ldrb	r3, [r3, #0]
 8018c5e:	e00b      	b.n	8018c78 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018c60:	78fb      	ldrb	r3, [r7, #3]
 8018c62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8018c66:	68f9      	ldr	r1, [r7, #12]
 8018c68:	4613      	mov	r3, r2
 8018c6a:	00db      	lsls	r3, r3, #3
 8018c6c:	4413      	add	r3, r2
 8018c6e:	009b      	lsls	r3, r3, #2
 8018c70:	440b      	add	r3, r1
 8018c72:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8018c76:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018c78:	4618      	mov	r0, r3
 8018c7a:	3714      	adds	r7, #20
 8018c7c:	46bd      	mov	sp, r7
 8018c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c82:	4770      	bx	lr

08018c84 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018c84:	b580      	push	{r7, lr}
 8018c86:	b084      	sub	sp, #16
 8018c88:	af00      	add	r7, sp, #0
 8018c8a:	6078      	str	r0, [r7, #4]
 8018c8c:	460b      	mov	r3, r1
 8018c8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018c90:	2300      	movs	r3, #0
 8018c92:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018c94:	2300      	movs	r3, #0
 8018c96:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018c98:	687b      	ldr	r3, [r7, #4]
 8018c9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018c9e:	78fa      	ldrb	r2, [r7, #3]
 8018ca0:	4611      	mov	r1, r2
 8018ca2:	4618      	mov	r0, r3
 8018ca4:	f7f0 fd5f 	bl	8009766 <HAL_PCD_SetAddress>
 8018ca8:	4603      	mov	r3, r0
 8018caa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018cac:	7bbb      	ldrb	r3, [r7, #14]
 8018cae:	2b03      	cmp	r3, #3
 8018cb0:	d816      	bhi.n	8018ce0 <USBD_LL_SetUSBAddress+0x5c>
 8018cb2:	a201      	add	r2, pc, #4	; (adr r2, 8018cb8 <USBD_LL_SetUSBAddress+0x34>)
 8018cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018cb8:	08018cc9 	.word	0x08018cc9
 8018cbc:	08018ccf 	.word	0x08018ccf
 8018cc0:	08018cd5 	.word	0x08018cd5
 8018cc4:	08018cdb 	.word	0x08018cdb
    case HAL_OK :
      usb_status = USBD_OK;
 8018cc8:	2300      	movs	r3, #0
 8018cca:	73fb      	strb	r3, [r7, #15]
    break;
 8018ccc:	e00b      	b.n	8018ce6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018cce:	2303      	movs	r3, #3
 8018cd0:	73fb      	strb	r3, [r7, #15]
    break;
 8018cd2:	e008      	b.n	8018ce6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018cd4:	2301      	movs	r3, #1
 8018cd6:	73fb      	strb	r3, [r7, #15]
    break;
 8018cd8:	e005      	b.n	8018ce6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018cda:	2303      	movs	r3, #3
 8018cdc:	73fb      	strb	r3, [r7, #15]
    break;
 8018cde:	e002      	b.n	8018ce6 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8018ce0:	2303      	movs	r3, #3
 8018ce2:	73fb      	strb	r3, [r7, #15]
    break;
 8018ce4:	bf00      	nop
  }
  return usb_status;
 8018ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ce8:	4618      	mov	r0, r3
 8018cea:	3710      	adds	r7, #16
 8018cec:	46bd      	mov	sp, r7
 8018cee:	bd80      	pop	{r7, pc}

08018cf0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018cf0:	b580      	push	{r7, lr}
 8018cf2:	b086      	sub	sp, #24
 8018cf4:	af00      	add	r7, sp, #0
 8018cf6:	60f8      	str	r0, [r7, #12]
 8018cf8:	607a      	str	r2, [r7, #4]
 8018cfa:	603b      	str	r3, [r7, #0]
 8018cfc:	460b      	mov	r3, r1
 8018cfe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018d00:	2300      	movs	r3, #0
 8018d02:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018d04:	2300      	movs	r3, #0
 8018d06:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018d08:	68fb      	ldr	r3, [r7, #12]
 8018d0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8018d0e:	7af9      	ldrb	r1, [r7, #11]
 8018d10:	683b      	ldr	r3, [r7, #0]
 8018d12:	687a      	ldr	r2, [r7, #4]
 8018d14:	f7f0 fe54 	bl	80099c0 <HAL_PCD_EP_Transmit>
 8018d18:	4603      	mov	r3, r0
 8018d1a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8018d1c:	7dbb      	ldrb	r3, [r7, #22]
 8018d1e:	2b03      	cmp	r3, #3
 8018d20:	d816      	bhi.n	8018d50 <USBD_LL_Transmit+0x60>
 8018d22:	a201      	add	r2, pc, #4	; (adr r2, 8018d28 <USBD_LL_Transmit+0x38>)
 8018d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d28:	08018d39 	.word	0x08018d39
 8018d2c:	08018d3f 	.word	0x08018d3f
 8018d30:	08018d45 	.word	0x08018d45
 8018d34:	08018d4b 	.word	0x08018d4b
    case HAL_OK :
      usb_status = USBD_OK;
 8018d38:	2300      	movs	r3, #0
 8018d3a:	75fb      	strb	r3, [r7, #23]
    break;
 8018d3c:	e00b      	b.n	8018d56 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018d3e:	2303      	movs	r3, #3
 8018d40:	75fb      	strb	r3, [r7, #23]
    break;
 8018d42:	e008      	b.n	8018d56 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018d44:	2301      	movs	r3, #1
 8018d46:	75fb      	strb	r3, [r7, #23]
    break;
 8018d48:	e005      	b.n	8018d56 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018d4a:	2303      	movs	r3, #3
 8018d4c:	75fb      	strb	r3, [r7, #23]
    break;
 8018d4e:	e002      	b.n	8018d56 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8018d50:	2303      	movs	r3, #3
 8018d52:	75fb      	strb	r3, [r7, #23]
    break;
 8018d54:	bf00      	nop
  }
  return usb_status;
 8018d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8018d58:	4618      	mov	r0, r3
 8018d5a:	3718      	adds	r7, #24
 8018d5c:	46bd      	mov	sp, r7
 8018d5e:	bd80      	pop	{r7, pc}

08018d60 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018d60:	b580      	push	{r7, lr}
 8018d62:	b086      	sub	sp, #24
 8018d64:	af00      	add	r7, sp, #0
 8018d66:	60f8      	str	r0, [r7, #12]
 8018d68:	607a      	str	r2, [r7, #4]
 8018d6a:	603b      	str	r3, [r7, #0]
 8018d6c:	460b      	mov	r3, r1
 8018d6e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018d70:	2300      	movs	r3, #0
 8018d72:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018d74:	2300      	movs	r3, #0
 8018d76:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018d78:	68fb      	ldr	r3, [r7, #12]
 8018d7a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8018d7e:	7af9      	ldrb	r1, [r7, #11]
 8018d80:	683b      	ldr	r3, [r7, #0]
 8018d82:	687a      	ldr	r2, [r7, #4]
 8018d84:	f7f0 fdc6 	bl	8009914 <HAL_PCD_EP_Receive>
 8018d88:	4603      	mov	r3, r0
 8018d8a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8018d8c:	7dbb      	ldrb	r3, [r7, #22]
 8018d8e:	2b03      	cmp	r3, #3
 8018d90:	d816      	bhi.n	8018dc0 <USBD_LL_PrepareReceive+0x60>
 8018d92:	a201      	add	r2, pc, #4	; (adr r2, 8018d98 <USBD_LL_PrepareReceive+0x38>)
 8018d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d98:	08018da9 	.word	0x08018da9
 8018d9c:	08018daf 	.word	0x08018daf
 8018da0:	08018db5 	.word	0x08018db5
 8018da4:	08018dbb 	.word	0x08018dbb
    case HAL_OK :
      usb_status = USBD_OK;
 8018da8:	2300      	movs	r3, #0
 8018daa:	75fb      	strb	r3, [r7, #23]
    break;
 8018dac:	e00b      	b.n	8018dc6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018dae:	2303      	movs	r3, #3
 8018db0:	75fb      	strb	r3, [r7, #23]
    break;
 8018db2:	e008      	b.n	8018dc6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018db4:	2301      	movs	r3, #1
 8018db6:	75fb      	strb	r3, [r7, #23]
    break;
 8018db8:	e005      	b.n	8018dc6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018dba:	2303      	movs	r3, #3
 8018dbc:	75fb      	strb	r3, [r7, #23]
    break;
 8018dbe:	e002      	b.n	8018dc6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8018dc0:	2303      	movs	r3, #3
 8018dc2:	75fb      	strb	r3, [r7, #23]
    break;
 8018dc4:	bf00      	nop
  }
  return usb_status;
 8018dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8018dc8:	4618      	mov	r0, r3
 8018dca:	3718      	adds	r7, #24
 8018dcc:	46bd      	mov	sp, r7
 8018dce:	bd80      	pop	{r7, pc}

08018dd0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018dd0:	b580      	push	{r7, lr}
 8018dd2:	b082      	sub	sp, #8
 8018dd4:	af00      	add	r7, sp, #0
 8018dd6:	6078      	str	r0, [r7, #4]
 8018dd8:	460b      	mov	r3, r1
 8018dda:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018ddc:	687b      	ldr	r3, [r7, #4]
 8018dde:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018de2:	78fa      	ldrb	r2, [r7, #3]
 8018de4:	4611      	mov	r1, r2
 8018de6:	4618      	mov	r0, r3
 8018de8:	f7f0 fdd2 	bl	8009990 <HAL_PCD_EP_GetRxCount>
 8018dec:	4603      	mov	r3, r0
}
 8018dee:	4618      	mov	r0, r3
 8018df0:	3708      	adds	r7, #8
 8018df2:	46bd      	mov	sp, r7
 8018df4:	bd80      	pop	{r7, pc}
	...

08018df8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018df8:	b480      	push	{r7}
 8018dfa:	b083      	sub	sp, #12
 8018dfc:	af00      	add	r7, sp, #0
 8018dfe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018e00:	4b03      	ldr	r3, [pc, #12]	; (8018e10 <USBD_static_malloc+0x18>)
}
 8018e02:	4618      	mov	r0, r3
 8018e04:	370c      	adds	r7, #12
 8018e06:	46bd      	mov	sp, r7
 8018e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e0c:	4770      	bx	lr
 8018e0e:	bf00      	nop
 8018e10:	20002e10 	.word	0x20002e10

08018e14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018e14:	b480      	push	{r7}
 8018e16:	b083      	sub	sp, #12
 8018e18:	af00      	add	r7, sp, #0
 8018e1a:	6078      	str	r0, [r7, #4]

}
 8018e1c:	bf00      	nop
 8018e1e:	370c      	adds	r7, #12
 8018e20:	46bd      	mov	sp, r7
 8018e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e26:	4770      	bx	lr

08018e28 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018e28:	b580      	push	{r7, lr}
 8018e2a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018e2c:	f7eb f9f8 	bl	8004220 <SystemClock_Config>
}
 8018e30:	bf00      	nop
 8018e32:	bd80      	pop	{r7, pc}

08018e34 <__libc_init_array>:
 8018e34:	b570      	push	{r4, r5, r6, lr}
 8018e36:	4d0d      	ldr	r5, [pc, #52]	; (8018e6c <__libc_init_array+0x38>)
 8018e38:	4c0d      	ldr	r4, [pc, #52]	; (8018e70 <__libc_init_array+0x3c>)
 8018e3a:	1b64      	subs	r4, r4, r5
 8018e3c:	10a4      	asrs	r4, r4, #2
 8018e3e:	2600      	movs	r6, #0
 8018e40:	42a6      	cmp	r6, r4
 8018e42:	d109      	bne.n	8018e58 <__libc_init_array+0x24>
 8018e44:	4d0b      	ldr	r5, [pc, #44]	; (8018e74 <__libc_init_array+0x40>)
 8018e46:	4c0c      	ldr	r4, [pc, #48]	; (8018e78 <__libc_init_array+0x44>)
 8018e48:	f002 ff6e 	bl	801bd28 <_init>
 8018e4c:	1b64      	subs	r4, r4, r5
 8018e4e:	10a4      	asrs	r4, r4, #2
 8018e50:	2600      	movs	r6, #0
 8018e52:	42a6      	cmp	r6, r4
 8018e54:	d105      	bne.n	8018e62 <__libc_init_array+0x2e>
 8018e56:	bd70      	pop	{r4, r5, r6, pc}
 8018e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8018e5c:	4798      	blx	r3
 8018e5e:	3601      	adds	r6, #1
 8018e60:	e7ee      	b.n	8018e40 <__libc_init_array+0xc>
 8018e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8018e66:	4798      	blx	r3
 8018e68:	3601      	adds	r6, #1
 8018e6a:	e7f2      	b.n	8018e52 <__libc_init_array+0x1e>
 8018e6c:	0801c600 	.word	0x0801c600
 8018e70:	0801c600 	.word	0x0801c600
 8018e74:	0801c600 	.word	0x0801c600
 8018e78:	0801c604 	.word	0x0801c604

08018e7c <malloc>:
 8018e7c:	4b02      	ldr	r3, [pc, #8]	; (8018e88 <malloc+0xc>)
 8018e7e:	4601      	mov	r1, r0
 8018e80:	6818      	ldr	r0, [r3, #0]
 8018e82:	f000 b885 	b.w	8018f90 <_malloc_r>
 8018e86:	bf00      	nop
 8018e88:	20000190 	.word	0x20000190

08018e8c <memcpy>:
 8018e8c:	440a      	add	r2, r1
 8018e8e:	4291      	cmp	r1, r2
 8018e90:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8018e94:	d100      	bne.n	8018e98 <memcpy+0xc>
 8018e96:	4770      	bx	lr
 8018e98:	b510      	push	{r4, lr}
 8018e9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018e9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018ea2:	4291      	cmp	r1, r2
 8018ea4:	d1f9      	bne.n	8018e9a <memcpy+0xe>
 8018ea6:	bd10      	pop	{r4, pc}

08018ea8 <memset>:
 8018ea8:	4402      	add	r2, r0
 8018eaa:	4603      	mov	r3, r0
 8018eac:	4293      	cmp	r3, r2
 8018eae:	d100      	bne.n	8018eb2 <memset+0xa>
 8018eb0:	4770      	bx	lr
 8018eb2:	f803 1b01 	strb.w	r1, [r3], #1
 8018eb6:	e7f9      	b.n	8018eac <memset+0x4>

08018eb8 <_free_r>:
 8018eb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018eba:	2900      	cmp	r1, #0
 8018ebc:	d044      	beq.n	8018f48 <_free_r+0x90>
 8018ebe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018ec2:	9001      	str	r0, [sp, #4]
 8018ec4:	2b00      	cmp	r3, #0
 8018ec6:	f1a1 0404 	sub.w	r4, r1, #4
 8018eca:	bfb8      	it	lt
 8018ecc:	18e4      	addlt	r4, r4, r3
 8018ece:	f001 fd3f 	bl	801a950 <__malloc_lock>
 8018ed2:	4a1e      	ldr	r2, [pc, #120]	; (8018f4c <_free_r+0x94>)
 8018ed4:	9801      	ldr	r0, [sp, #4]
 8018ed6:	6813      	ldr	r3, [r2, #0]
 8018ed8:	b933      	cbnz	r3, 8018ee8 <_free_r+0x30>
 8018eda:	6063      	str	r3, [r4, #4]
 8018edc:	6014      	str	r4, [r2, #0]
 8018ede:	b003      	add	sp, #12
 8018ee0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018ee4:	f001 bd3a 	b.w	801a95c <__malloc_unlock>
 8018ee8:	42a3      	cmp	r3, r4
 8018eea:	d908      	bls.n	8018efe <_free_r+0x46>
 8018eec:	6825      	ldr	r5, [r4, #0]
 8018eee:	1961      	adds	r1, r4, r5
 8018ef0:	428b      	cmp	r3, r1
 8018ef2:	bf01      	itttt	eq
 8018ef4:	6819      	ldreq	r1, [r3, #0]
 8018ef6:	685b      	ldreq	r3, [r3, #4]
 8018ef8:	1949      	addeq	r1, r1, r5
 8018efa:	6021      	streq	r1, [r4, #0]
 8018efc:	e7ed      	b.n	8018eda <_free_r+0x22>
 8018efe:	461a      	mov	r2, r3
 8018f00:	685b      	ldr	r3, [r3, #4]
 8018f02:	b10b      	cbz	r3, 8018f08 <_free_r+0x50>
 8018f04:	42a3      	cmp	r3, r4
 8018f06:	d9fa      	bls.n	8018efe <_free_r+0x46>
 8018f08:	6811      	ldr	r1, [r2, #0]
 8018f0a:	1855      	adds	r5, r2, r1
 8018f0c:	42a5      	cmp	r5, r4
 8018f0e:	d10b      	bne.n	8018f28 <_free_r+0x70>
 8018f10:	6824      	ldr	r4, [r4, #0]
 8018f12:	4421      	add	r1, r4
 8018f14:	1854      	adds	r4, r2, r1
 8018f16:	42a3      	cmp	r3, r4
 8018f18:	6011      	str	r1, [r2, #0]
 8018f1a:	d1e0      	bne.n	8018ede <_free_r+0x26>
 8018f1c:	681c      	ldr	r4, [r3, #0]
 8018f1e:	685b      	ldr	r3, [r3, #4]
 8018f20:	6053      	str	r3, [r2, #4]
 8018f22:	4421      	add	r1, r4
 8018f24:	6011      	str	r1, [r2, #0]
 8018f26:	e7da      	b.n	8018ede <_free_r+0x26>
 8018f28:	d902      	bls.n	8018f30 <_free_r+0x78>
 8018f2a:	230c      	movs	r3, #12
 8018f2c:	6003      	str	r3, [r0, #0]
 8018f2e:	e7d6      	b.n	8018ede <_free_r+0x26>
 8018f30:	6825      	ldr	r5, [r4, #0]
 8018f32:	1961      	adds	r1, r4, r5
 8018f34:	428b      	cmp	r3, r1
 8018f36:	bf04      	itt	eq
 8018f38:	6819      	ldreq	r1, [r3, #0]
 8018f3a:	685b      	ldreq	r3, [r3, #4]
 8018f3c:	6063      	str	r3, [r4, #4]
 8018f3e:	bf04      	itt	eq
 8018f40:	1949      	addeq	r1, r1, r5
 8018f42:	6021      	streq	r1, [r4, #0]
 8018f44:	6054      	str	r4, [r2, #4]
 8018f46:	e7ca      	b.n	8018ede <_free_r+0x26>
 8018f48:	b003      	add	sp, #12
 8018f4a:	bd30      	pop	{r4, r5, pc}
 8018f4c:	20003030 	.word	0x20003030

08018f50 <sbrk_aligned>:
 8018f50:	b570      	push	{r4, r5, r6, lr}
 8018f52:	4e0e      	ldr	r6, [pc, #56]	; (8018f8c <sbrk_aligned+0x3c>)
 8018f54:	460c      	mov	r4, r1
 8018f56:	6831      	ldr	r1, [r6, #0]
 8018f58:	4605      	mov	r5, r0
 8018f5a:	b911      	cbnz	r1, 8018f62 <sbrk_aligned+0x12>
 8018f5c:	f000 fd0e 	bl	801997c <_sbrk_r>
 8018f60:	6030      	str	r0, [r6, #0]
 8018f62:	4621      	mov	r1, r4
 8018f64:	4628      	mov	r0, r5
 8018f66:	f000 fd09 	bl	801997c <_sbrk_r>
 8018f6a:	1c43      	adds	r3, r0, #1
 8018f6c:	d00a      	beq.n	8018f84 <sbrk_aligned+0x34>
 8018f6e:	1cc4      	adds	r4, r0, #3
 8018f70:	f024 0403 	bic.w	r4, r4, #3
 8018f74:	42a0      	cmp	r0, r4
 8018f76:	d007      	beq.n	8018f88 <sbrk_aligned+0x38>
 8018f78:	1a21      	subs	r1, r4, r0
 8018f7a:	4628      	mov	r0, r5
 8018f7c:	f000 fcfe 	bl	801997c <_sbrk_r>
 8018f80:	3001      	adds	r0, #1
 8018f82:	d101      	bne.n	8018f88 <sbrk_aligned+0x38>
 8018f84:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8018f88:	4620      	mov	r0, r4
 8018f8a:	bd70      	pop	{r4, r5, r6, pc}
 8018f8c:	20003034 	.word	0x20003034

08018f90 <_malloc_r>:
 8018f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018f94:	1ccd      	adds	r5, r1, #3
 8018f96:	f025 0503 	bic.w	r5, r5, #3
 8018f9a:	3508      	adds	r5, #8
 8018f9c:	2d0c      	cmp	r5, #12
 8018f9e:	bf38      	it	cc
 8018fa0:	250c      	movcc	r5, #12
 8018fa2:	2d00      	cmp	r5, #0
 8018fa4:	4607      	mov	r7, r0
 8018fa6:	db01      	blt.n	8018fac <_malloc_r+0x1c>
 8018fa8:	42a9      	cmp	r1, r5
 8018faa:	d905      	bls.n	8018fb8 <_malloc_r+0x28>
 8018fac:	230c      	movs	r3, #12
 8018fae:	603b      	str	r3, [r7, #0]
 8018fb0:	2600      	movs	r6, #0
 8018fb2:	4630      	mov	r0, r6
 8018fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018fb8:	4e2e      	ldr	r6, [pc, #184]	; (8019074 <_malloc_r+0xe4>)
 8018fba:	f001 fcc9 	bl	801a950 <__malloc_lock>
 8018fbe:	6833      	ldr	r3, [r6, #0]
 8018fc0:	461c      	mov	r4, r3
 8018fc2:	bb34      	cbnz	r4, 8019012 <_malloc_r+0x82>
 8018fc4:	4629      	mov	r1, r5
 8018fc6:	4638      	mov	r0, r7
 8018fc8:	f7ff ffc2 	bl	8018f50 <sbrk_aligned>
 8018fcc:	1c43      	adds	r3, r0, #1
 8018fce:	4604      	mov	r4, r0
 8018fd0:	d14d      	bne.n	801906e <_malloc_r+0xde>
 8018fd2:	6834      	ldr	r4, [r6, #0]
 8018fd4:	4626      	mov	r6, r4
 8018fd6:	2e00      	cmp	r6, #0
 8018fd8:	d140      	bne.n	801905c <_malloc_r+0xcc>
 8018fda:	6823      	ldr	r3, [r4, #0]
 8018fdc:	4631      	mov	r1, r6
 8018fde:	4638      	mov	r0, r7
 8018fe0:	eb04 0803 	add.w	r8, r4, r3
 8018fe4:	f000 fcca 	bl	801997c <_sbrk_r>
 8018fe8:	4580      	cmp	r8, r0
 8018fea:	d13a      	bne.n	8019062 <_malloc_r+0xd2>
 8018fec:	6821      	ldr	r1, [r4, #0]
 8018fee:	3503      	adds	r5, #3
 8018ff0:	1a6d      	subs	r5, r5, r1
 8018ff2:	f025 0503 	bic.w	r5, r5, #3
 8018ff6:	3508      	adds	r5, #8
 8018ff8:	2d0c      	cmp	r5, #12
 8018ffa:	bf38      	it	cc
 8018ffc:	250c      	movcc	r5, #12
 8018ffe:	4629      	mov	r1, r5
 8019000:	4638      	mov	r0, r7
 8019002:	f7ff ffa5 	bl	8018f50 <sbrk_aligned>
 8019006:	3001      	adds	r0, #1
 8019008:	d02b      	beq.n	8019062 <_malloc_r+0xd2>
 801900a:	6823      	ldr	r3, [r4, #0]
 801900c:	442b      	add	r3, r5
 801900e:	6023      	str	r3, [r4, #0]
 8019010:	e00e      	b.n	8019030 <_malloc_r+0xa0>
 8019012:	6822      	ldr	r2, [r4, #0]
 8019014:	1b52      	subs	r2, r2, r5
 8019016:	d41e      	bmi.n	8019056 <_malloc_r+0xc6>
 8019018:	2a0b      	cmp	r2, #11
 801901a:	d916      	bls.n	801904a <_malloc_r+0xba>
 801901c:	1961      	adds	r1, r4, r5
 801901e:	42a3      	cmp	r3, r4
 8019020:	6025      	str	r5, [r4, #0]
 8019022:	bf18      	it	ne
 8019024:	6059      	strne	r1, [r3, #4]
 8019026:	6863      	ldr	r3, [r4, #4]
 8019028:	bf08      	it	eq
 801902a:	6031      	streq	r1, [r6, #0]
 801902c:	5162      	str	r2, [r4, r5]
 801902e:	604b      	str	r3, [r1, #4]
 8019030:	4638      	mov	r0, r7
 8019032:	f104 060b 	add.w	r6, r4, #11
 8019036:	f001 fc91 	bl	801a95c <__malloc_unlock>
 801903a:	f026 0607 	bic.w	r6, r6, #7
 801903e:	1d23      	adds	r3, r4, #4
 8019040:	1af2      	subs	r2, r6, r3
 8019042:	d0b6      	beq.n	8018fb2 <_malloc_r+0x22>
 8019044:	1b9b      	subs	r3, r3, r6
 8019046:	50a3      	str	r3, [r4, r2]
 8019048:	e7b3      	b.n	8018fb2 <_malloc_r+0x22>
 801904a:	6862      	ldr	r2, [r4, #4]
 801904c:	42a3      	cmp	r3, r4
 801904e:	bf0c      	ite	eq
 8019050:	6032      	streq	r2, [r6, #0]
 8019052:	605a      	strne	r2, [r3, #4]
 8019054:	e7ec      	b.n	8019030 <_malloc_r+0xa0>
 8019056:	4623      	mov	r3, r4
 8019058:	6864      	ldr	r4, [r4, #4]
 801905a:	e7b2      	b.n	8018fc2 <_malloc_r+0x32>
 801905c:	4634      	mov	r4, r6
 801905e:	6876      	ldr	r6, [r6, #4]
 8019060:	e7b9      	b.n	8018fd6 <_malloc_r+0x46>
 8019062:	230c      	movs	r3, #12
 8019064:	603b      	str	r3, [r7, #0]
 8019066:	4638      	mov	r0, r7
 8019068:	f001 fc78 	bl	801a95c <__malloc_unlock>
 801906c:	e7a1      	b.n	8018fb2 <_malloc_r+0x22>
 801906e:	6025      	str	r5, [r4, #0]
 8019070:	e7de      	b.n	8019030 <_malloc_r+0xa0>
 8019072:	bf00      	nop
 8019074:	20003030 	.word	0x20003030

08019078 <__cvt>:
 8019078:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801907c:	ec55 4b10 	vmov	r4, r5, d0
 8019080:	2d00      	cmp	r5, #0
 8019082:	460e      	mov	r6, r1
 8019084:	4619      	mov	r1, r3
 8019086:	462b      	mov	r3, r5
 8019088:	bfbb      	ittet	lt
 801908a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801908e:	461d      	movlt	r5, r3
 8019090:	2300      	movge	r3, #0
 8019092:	232d      	movlt	r3, #45	; 0x2d
 8019094:	700b      	strb	r3, [r1, #0]
 8019096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019098:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801909c:	4691      	mov	r9, r2
 801909e:	f023 0820 	bic.w	r8, r3, #32
 80190a2:	bfbc      	itt	lt
 80190a4:	4622      	movlt	r2, r4
 80190a6:	4614      	movlt	r4, r2
 80190a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80190ac:	d005      	beq.n	80190ba <__cvt+0x42>
 80190ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80190b2:	d100      	bne.n	80190b6 <__cvt+0x3e>
 80190b4:	3601      	adds	r6, #1
 80190b6:	2102      	movs	r1, #2
 80190b8:	e000      	b.n	80190bc <__cvt+0x44>
 80190ba:	2103      	movs	r1, #3
 80190bc:	ab03      	add	r3, sp, #12
 80190be:	9301      	str	r3, [sp, #4]
 80190c0:	ab02      	add	r3, sp, #8
 80190c2:	9300      	str	r3, [sp, #0]
 80190c4:	ec45 4b10 	vmov	d0, r4, r5
 80190c8:	4653      	mov	r3, sl
 80190ca:	4632      	mov	r2, r6
 80190cc:	f000 fd30 	bl	8019b30 <_dtoa_r>
 80190d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80190d4:	4607      	mov	r7, r0
 80190d6:	d102      	bne.n	80190de <__cvt+0x66>
 80190d8:	f019 0f01 	tst.w	r9, #1
 80190dc:	d022      	beq.n	8019124 <__cvt+0xac>
 80190de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80190e2:	eb07 0906 	add.w	r9, r7, r6
 80190e6:	d110      	bne.n	801910a <__cvt+0x92>
 80190e8:	783b      	ldrb	r3, [r7, #0]
 80190ea:	2b30      	cmp	r3, #48	; 0x30
 80190ec:	d10a      	bne.n	8019104 <__cvt+0x8c>
 80190ee:	2200      	movs	r2, #0
 80190f0:	2300      	movs	r3, #0
 80190f2:	4620      	mov	r0, r4
 80190f4:	4629      	mov	r1, r5
 80190f6:	f7e7 fcff 	bl	8000af8 <__aeabi_dcmpeq>
 80190fa:	b918      	cbnz	r0, 8019104 <__cvt+0x8c>
 80190fc:	f1c6 0601 	rsb	r6, r6, #1
 8019100:	f8ca 6000 	str.w	r6, [sl]
 8019104:	f8da 3000 	ldr.w	r3, [sl]
 8019108:	4499      	add	r9, r3
 801910a:	2200      	movs	r2, #0
 801910c:	2300      	movs	r3, #0
 801910e:	4620      	mov	r0, r4
 8019110:	4629      	mov	r1, r5
 8019112:	f7e7 fcf1 	bl	8000af8 <__aeabi_dcmpeq>
 8019116:	b108      	cbz	r0, 801911c <__cvt+0xa4>
 8019118:	f8cd 900c 	str.w	r9, [sp, #12]
 801911c:	2230      	movs	r2, #48	; 0x30
 801911e:	9b03      	ldr	r3, [sp, #12]
 8019120:	454b      	cmp	r3, r9
 8019122:	d307      	bcc.n	8019134 <__cvt+0xbc>
 8019124:	9b03      	ldr	r3, [sp, #12]
 8019126:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019128:	1bdb      	subs	r3, r3, r7
 801912a:	4638      	mov	r0, r7
 801912c:	6013      	str	r3, [r2, #0]
 801912e:	b004      	add	sp, #16
 8019130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019134:	1c59      	adds	r1, r3, #1
 8019136:	9103      	str	r1, [sp, #12]
 8019138:	701a      	strb	r2, [r3, #0]
 801913a:	e7f0      	b.n	801911e <__cvt+0xa6>

0801913c <__exponent>:
 801913c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801913e:	4603      	mov	r3, r0
 8019140:	2900      	cmp	r1, #0
 8019142:	bfb8      	it	lt
 8019144:	4249      	neglt	r1, r1
 8019146:	f803 2b02 	strb.w	r2, [r3], #2
 801914a:	bfb4      	ite	lt
 801914c:	222d      	movlt	r2, #45	; 0x2d
 801914e:	222b      	movge	r2, #43	; 0x2b
 8019150:	2909      	cmp	r1, #9
 8019152:	7042      	strb	r2, [r0, #1]
 8019154:	dd2a      	ble.n	80191ac <__exponent+0x70>
 8019156:	f10d 0407 	add.w	r4, sp, #7
 801915a:	46a4      	mov	ip, r4
 801915c:	270a      	movs	r7, #10
 801915e:	46a6      	mov	lr, r4
 8019160:	460a      	mov	r2, r1
 8019162:	fb91 f6f7 	sdiv	r6, r1, r7
 8019166:	fb07 1516 	mls	r5, r7, r6, r1
 801916a:	3530      	adds	r5, #48	; 0x30
 801916c:	2a63      	cmp	r2, #99	; 0x63
 801916e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8019172:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8019176:	4631      	mov	r1, r6
 8019178:	dcf1      	bgt.n	801915e <__exponent+0x22>
 801917a:	3130      	adds	r1, #48	; 0x30
 801917c:	f1ae 0502 	sub.w	r5, lr, #2
 8019180:	f804 1c01 	strb.w	r1, [r4, #-1]
 8019184:	1c44      	adds	r4, r0, #1
 8019186:	4629      	mov	r1, r5
 8019188:	4561      	cmp	r1, ip
 801918a:	d30a      	bcc.n	80191a2 <__exponent+0x66>
 801918c:	f10d 0209 	add.w	r2, sp, #9
 8019190:	eba2 020e 	sub.w	r2, r2, lr
 8019194:	4565      	cmp	r5, ip
 8019196:	bf88      	it	hi
 8019198:	2200      	movhi	r2, #0
 801919a:	4413      	add	r3, r2
 801919c:	1a18      	subs	r0, r3, r0
 801919e:	b003      	add	sp, #12
 80191a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80191a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80191a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80191aa:	e7ed      	b.n	8019188 <__exponent+0x4c>
 80191ac:	2330      	movs	r3, #48	; 0x30
 80191ae:	3130      	adds	r1, #48	; 0x30
 80191b0:	7083      	strb	r3, [r0, #2]
 80191b2:	70c1      	strb	r1, [r0, #3]
 80191b4:	1d03      	adds	r3, r0, #4
 80191b6:	e7f1      	b.n	801919c <__exponent+0x60>

080191b8 <_printf_float>:
 80191b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191bc:	ed2d 8b02 	vpush	{d8}
 80191c0:	b08d      	sub	sp, #52	; 0x34
 80191c2:	460c      	mov	r4, r1
 80191c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80191c8:	4616      	mov	r6, r2
 80191ca:	461f      	mov	r7, r3
 80191cc:	4605      	mov	r5, r0
 80191ce:	f001 fba5 	bl	801a91c <_localeconv_r>
 80191d2:	f8d0 a000 	ldr.w	sl, [r0]
 80191d6:	4650      	mov	r0, sl
 80191d8:	f7e7 f812 	bl	8000200 <strlen>
 80191dc:	2300      	movs	r3, #0
 80191de:	930a      	str	r3, [sp, #40]	; 0x28
 80191e0:	6823      	ldr	r3, [r4, #0]
 80191e2:	9305      	str	r3, [sp, #20]
 80191e4:	f8d8 3000 	ldr.w	r3, [r8]
 80191e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80191ec:	3307      	adds	r3, #7
 80191ee:	f023 0307 	bic.w	r3, r3, #7
 80191f2:	f103 0208 	add.w	r2, r3, #8
 80191f6:	f8c8 2000 	str.w	r2, [r8]
 80191fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80191fe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8019202:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8019206:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801920a:	9307      	str	r3, [sp, #28]
 801920c:	f8cd 8018 	str.w	r8, [sp, #24]
 8019210:	ee08 0a10 	vmov	s16, r0
 8019214:	4b9f      	ldr	r3, [pc, #636]	; (8019494 <_printf_float+0x2dc>)
 8019216:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801921a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801921e:	f7e7 fc9d 	bl	8000b5c <__aeabi_dcmpun>
 8019222:	bb88      	cbnz	r0, 8019288 <_printf_float+0xd0>
 8019224:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019228:	4b9a      	ldr	r3, [pc, #616]	; (8019494 <_printf_float+0x2dc>)
 801922a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801922e:	f7e7 fc77 	bl	8000b20 <__aeabi_dcmple>
 8019232:	bb48      	cbnz	r0, 8019288 <_printf_float+0xd0>
 8019234:	2200      	movs	r2, #0
 8019236:	2300      	movs	r3, #0
 8019238:	4640      	mov	r0, r8
 801923a:	4649      	mov	r1, r9
 801923c:	f7e7 fc66 	bl	8000b0c <__aeabi_dcmplt>
 8019240:	b110      	cbz	r0, 8019248 <_printf_float+0x90>
 8019242:	232d      	movs	r3, #45	; 0x2d
 8019244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019248:	4b93      	ldr	r3, [pc, #588]	; (8019498 <_printf_float+0x2e0>)
 801924a:	4894      	ldr	r0, [pc, #592]	; (801949c <_printf_float+0x2e4>)
 801924c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8019250:	bf94      	ite	ls
 8019252:	4698      	movls	r8, r3
 8019254:	4680      	movhi	r8, r0
 8019256:	2303      	movs	r3, #3
 8019258:	6123      	str	r3, [r4, #16]
 801925a:	9b05      	ldr	r3, [sp, #20]
 801925c:	f023 0204 	bic.w	r2, r3, #4
 8019260:	6022      	str	r2, [r4, #0]
 8019262:	f04f 0900 	mov.w	r9, #0
 8019266:	9700      	str	r7, [sp, #0]
 8019268:	4633      	mov	r3, r6
 801926a:	aa0b      	add	r2, sp, #44	; 0x2c
 801926c:	4621      	mov	r1, r4
 801926e:	4628      	mov	r0, r5
 8019270:	f000 f9d8 	bl	8019624 <_printf_common>
 8019274:	3001      	adds	r0, #1
 8019276:	f040 8090 	bne.w	801939a <_printf_float+0x1e2>
 801927a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801927e:	b00d      	add	sp, #52	; 0x34
 8019280:	ecbd 8b02 	vpop	{d8}
 8019284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019288:	4642      	mov	r2, r8
 801928a:	464b      	mov	r3, r9
 801928c:	4640      	mov	r0, r8
 801928e:	4649      	mov	r1, r9
 8019290:	f7e7 fc64 	bl	8000b5c <__aeabi_dcmpun>
 8019294:	b140      	cbz	r0, 80192a8 <_printf_float+0xf0>
 8019296:	464b      	mov	r3, r9
 8019298:	2b00      	cmp	r3, #0
 801929a:	bfbc      	itt	lt
 801929c:	232d      	movlt	r3, #45	; 0x2d
 801929e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80192a2:	487f      	ldr	r0, [pc, #508]	; (80194a0 <_printf_float+0x2e8>)
 80192a4:	4b7f      	ldr	r3, [pc, #508]	; (80194a4 <_printf_float+0x2ec>)
 80192a6:	e7d1      	b.n	801924c <_printf_float+0x94>
 80192a8:	6863      	ldr	r3, [r4, #4]
 80192aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80192ae:	9206      	str	r2, [sp, #24]
 80192b0:	1c5a      	adds	r2, r3, #1
 80192b2:	d13f      	bne.n	8019334 <_printf_float+0x17c>
 80192b4:	2306      	movs	r3, #6
 80192b6:	6063      	str	r3, [r4, #4]
 80192b8:	9b05      	ldr	r3, [sp, #20]
 80192ba:	6861      	ldr	r1, [r4, #4]
 80192bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80192c0:	2300      	movs	r3, #0
 80192c2:	9303      	str	r3, [sp, #12]
 80192c4:	ab0a      	add	r3, sp, #40	; 0x28
 80192c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80192ca:	ab09      	add	r3, sp, #36	; 0x24
 80192cc:	ec49 8b10 	vmov	d0, r8, r9
 80192d0:	9300      	str	r3, [sp, #0]
 80192d2:	6022      	str	r2, [r4, #0]
 80192d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80192d8:	4628      	mov	r0, r5
 80192da:	f7ff fecd 	bl	8019078 <__cvt>
 80192de:	9b06      	ldr	r3, [sp, #24]
 80192e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80192e2:	2b47      	cmp	r3, #71	; 0x47
 80192e4:	4680      	mov	r8, r0
 80192e6:	d108      	bne.n	80192fa <_printf_float+0x142>
 80192e8:	1cc8      	adds	r0, r1, #3
 80192ea:	db02      	blt.n	80192f2 <_printf_float+0x13a>
 80192ec:	6863      	ldr	r3, [r4, #4]
 80192ee:	4299      	cmp	r1, r3
 80192f0:	dd41      	ble.n	8019376 <_printf_float+0x1be>
 80192f2:	f1ab 0b02 	sub.w	fp, fp, #2
 80192f6:	fa5f fb8b 	uxtb.w	fp, fp
 80192fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80192fe:	d820      	bhi.n	8019342 <_printf_float+0x18a>
 8019300:	3901      	subs	r1, #1
 8019302:	465a      	mov	r2, fp
 8019304:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8019308:	9109      	str	r1, [sp, #36]	; 0x24
 801930a:	f7ff ff17 	bl	801913c <__exponent>
 801930e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019310:	1813      	adds	r3, r2, r0
 8019312:	2a01      	cmp	r2, #1
 8019314:	4681      	mov	r9, r0
 8019316:	6123      	str	r3, [r4, #16]
 8019318:	dc02      	bgt.n	8019320 <_printf_float+0x168>
 801931a:	6822      	ldr	r2, [r4, #0]
 801931c:	07d2      	lsls	r2, r2, #31
 801931e:	d501      	bpl.n	8019324 <_printf_float+0x16c>
 8019320:	3301      	adds	r3, #1
 8019322:	6123      	str	r3, [r4, #16]
 8019324:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8019328:	2b00      	cmp	r3, #0
 801932a:	d09c      	beq.n	8019266 <_printf_float+0xae>
 801932c:	232d      	movs	r3, #45	; 0x2d
 801932e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019332:	e798      	b.n	8019266 <_printf_float+0xae>
 8019334:	9a06      	ldr	r2, [sp, #24]
 8019336:	2a47      	cmp	r2, #71	; 0x47
 8019338:	d1be      	bne.n	80192b8 <_printf_float+0x100>
 801933a:	2b00      	cmp	r3, #0
 801933c:	d1bc      	bne.n	80192b8 <_printf_float+0x100>
 801933e:	2301      	movs	r3, #1
 8019340:	e7b9      	b.n	80192b6 <_printf_float+0xfe>
 8019342:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8019346:	d118      	bne.n	801937a <_printf_float+0x1c2>
 8019348:	2900      	cmp	r1, #0
 801934a:	6863      	ldr	r3, [r4, #4]
 801934c:	dd0b      	ble.n	8019366 <_printf_float+0x1ae>
 801934e:	6121      	str	r1, [r4, #16]
 8019350:	b913      	cbnz	r3, 8019358 <_printf_float+0x1a0>
 8019352:	6822      	ldr	r2, [r4, #0]
 8019354:	07d0      	lsls	r0, r2, #31
 8019356:	d502      	bpl.n	801935e <_printf_float+0x1a6>
 8019358:	3301      	adds	r3, #1
 801935a:	440b      	add	r3, r1
 801935c:	6123      	str	r3, [r4, #16]
 801935e:	65a1      	str	r1, [r4, #88]	; 0x58
 8019360:	f04f 0900 	mov.w	r9, #0
 8019364:	e7de      	b.n	8019324 <_printf_float+0x16c>
 8019366:	b913      	cbnz	r3, 801936e <_printf_float+0x1b6>
 8019368:	6822      	ldr	r2, [r4, #0]
 801936a:	07d2      	lsls	r2, r2, #31
 801936c:	d501      	bpl.n	8019372 <_printf_float+0x1ba>
 801936e:	3302      	adds	r3, #2
 8019370:	e7f4      	b.n	801935c <_printf_float+0x1a4>
 8019372:	2301      	movs	r3, #1
 8019374:	e7f2      	b.n	801935c <_printf_float+0x1a4>
 8019376:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801937a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801937c:	4299      	cmp	r1, r3
 801937e:	db05      	blt.n	801938c <_printf_float+0x1d4>
 8019380:	6823      	ldr	r3, [r4, #0]
 8019382:	6121      	str	r1, [r4, #16]
 8019384:	07d8      	lsls	r0, r3, #31
 8019386:	d5ea      	bpl.n	801935e <_printf_float+0x1a6>
 8019388:	1c4b      	adds	r3, r1, #1
 801938a:	e7e7      	b.n	801935c <_printf_float+0x1a4>
 801938c:	2900      	cmp	r1, #0
 801938e:	bfd4      	ite	le
 8019390:	f1c1 0202 	rsble	r2, r1, #2
 8019394:	2201      	movgt	r2, #1
 8019396:	4413      	add	r3, r2
 8019398:	e7e0      	b.n	801935c <_printf_float+0x1a4>
 801939a:	6823      	ldr	r3, [r4, #0]
 801939c:	055a      	lsls	r2, r3, #21
 801939e:	d407      	bmi.n	80193b0 <_printf_float+0x1f8>
 80193a0:	6923      	ldr	r3, [r4, #16]
 80193a2:	4642      	mov	r2, r8
 80193a4:	4631      	mov	r1, r6
 80193a6:	4628      	mov	r0, r5
 80193a8:	47b8      	blx	r7
 80193aa:	3001      	adds	r0, #1
 80193ac:	d12c      	bne.n	8019408 <_printf_float+0x250>
 80193ae:	e764      	b.n	801927a <_printf_float+0xc2>
 80193b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80193b4:	f240 80e0 	bls.w	8019578 <_printf_float+0x3c0>
 80193b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80193bc:	2200      	movs	r2, #0
 80193be:	2300      	movs	r3, #0
 80193c0:	f7e7 fb9a 	bl	8000af8 <__aeabi_dcmpeq>
 80193c4:	2800      	cmp	r0, #0
 80193c6:	d034      	beq.n	8019432 <_printf_float+0x27a>
 80193c8:	4a37      	ldr	r2, [pc, #220]	; (80194a8 <_printf_float+0x2f0>)
 80193ca:	2301      	movs	r3, #1
 80193cc:	4631      	mov	r1, r6
 80193ce:	4628      	mov	r0, r5
 80193d0:	47b8      	blx	r7
 80193d2:	3001      	adds	r0, #1
 80193d4:	f43f af51 	beq.w	801927a <_printf_float+0xc2>
 80193d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80193dc:	429a      	cmp	r2, r3
 80193de:	db02      	blt.n	80193e6 <_printf_float+0x22e>
 80193e0:	6823      	ldr	r3, [r4, #0]
 80193e2:	07d8      	lsls	r0, r3, #31
 80193e4:	d510      	bpl.n	8019408 <_printf_float+0x250>
 80193e6:	ee18 3a10 	vmov	r3, s16
 80193ea:	4652      	mov	r2, sl
 80193ec:	4631      	mov	r1, r6
 80193ee:	4628      	mov	r0, r5
 80193f0:	47b8      	blx	r7
 80193f2:	3001      	adds	r0, #1
 80193f4:	f43f af41 	beq.w	801927a <_printf_float+0xc2>
 80193f8:	f04f 0800 	mov.w	r8, #0
 80193fc:	f104 091a 	add.w	r9, r4, #26
 8019400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019402:	3b01      	subs	r3, #1
 8019404:	4543      	cmp	r3, r8
 8019406:	dc09      	bgt.n	801941c <_printf_float+0x264>
 8019408:	6823      	ldr	r3, [r4, #0]
 801940a:	079b      	lsls	r3, r3, #30
 801940c:	f100 8105 	bmi.w	801961a <_printf_float+0x462>
 8019410:	68e0      	ldr	r0, [r4, #12]
 8019412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019414:	4298      	cmp	r0, r3
 8019416:	bfb8      	it	lt
 8019418:	4618      	movlt	r0, r3
 801941a:	e730      	b.n	801927e <_printf_float+0xc6>
 801941c:	2301      	movs	r3, #1
 801941e:	464a      	mov	r2, r9
 8019420:	4631      	mov	r1, r6
 8019422:	4628      	mov	r0, r5
 8019424:	47b8      	blx	r7
 8019426:	3001      	adds	r0, #1
 8019428:	f43f af27 	beq.w	801927a <_printf_float+0xc2>
 801942c:	f108 0801 	add.w	r8, r8, #1
 8019430:	e7e6      	b.n	8019400 <_printf_float+0x248>
 8019432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019434:	2b00      	cmp	r3, #0
 8019436:	dc39      	bgt.n	80194ac <_printf_float+0x2f4>
 8019438:	4a1b      	ldr	r2, [pc, #108]	; (80194a8 <_printf_float+0x2f0>)
 801943a:	2301      	movs	r3, #1
 801943c:	4631      	mov	r1, r6
 801943e:	4628      	mov	r0, r5
 8019440:	47b8      	blx	r7
 8019442:	3001      	adds	r0, #1
 8019444:	f43f af19 	beq.w	801927a <_printf_float+0xc2>
 8019448:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801944c:	4313      	orrs	r3, r2
 801944e:	d102      	bne.n	8019456 <_printf_float+0x29e>
 8019450:	6823      	ldr	r3, [r4, #0]
 8019452:	07d9      	lsls	r1, r3, #31
 8019454:	d5d8      	bpl.n	8019408 <_printf_float+0x250>
 8019456:	ee18 3a10 	vmov	r3, s16
 801945a:	4652      	mov	r2, sl
 801945c:	4631      	mov	r1, r6
 801945e:	4628      	mov	r0, r5
 8019460:	47b8      	blx	r7
 8019462:	3001      	adds	r0, #1
 8019464:	f43f af09 	beq.w	801927a <_printf_float+0xc2>
 8019468:	f04f 0900 	mov.w	r9, #0
 801946c:	f104 0a1a 	add.w	sl, r4, #26
 8019470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019472:	425b      	negs	r3, r3
 8019474:	454b      	cmp	r3, r9
 8019476:	dc01      	bgt.n	801947c <_printf_float+0x2c4>
 8019478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801947a:	e792      	b.n	80193a2 <_printf_float+0x1ea>
 801947c:	2301      	movs	r3, #1
 801947e:	4652      	mov	r2, sl
 8019480:	4631      	mov	r1, r6
 8019482:	4628      	mov	r0, r5
 8019484:	47b8      	blx	r7
 8019486:	3001      	adds	r0, #1
 8019488:	f43f aef7 	beq.w	801927a <_printf_float+0xc2>
 801948c:	f109 0901 	add.w	r9, r9, #1
 8019490:	e7ee      	b.n	8019470 <_printf_float+0x2b8>
 8019492:	bf00      	nop
 8019494:	7fefffff 	.word	0x7fefffff
 8019498:	0801c218 	.word	0x0801c218
 801949c:	0801c21c 	.word	0x0801c21c
 80194a0:	0801c224 	.word	0x0801c224
 80194a4:	0801c220 	.word	0x0801c220
 80194a8:	0801c228 	.word	0x0801c228
 80194ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80194ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80194b0:	429a      	cmp	r2, r3
 80194b2:	bfa8      	it	ge
 80194b4:	461a      	movge	r2, r3
 80194b6:	2a00      	cmp	r2, #0
 80194b8:	4691      	mov	r9, r2
 80194ba:	dc37      	bgt.n	801952c <_printf_float+0x374>
 80194bc:	f04f 0b00 	mov.w	fp, #0
 80194c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80194c4:	f104 021a 	add.w	r2, r4, #26
 80194c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80194ca:	9305      	str	r3, [sp, #20]
 80194cc:	eba3 0309 	sub.w	r3, r3, r9
 80194d0:	455b      	cmp	r3, fp
 80194d2:	dc33      	bgt.n	801953c <_printf_float+0x384>
 80194d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80194d8:	429a      	cmp	r2, r3
 80194da:	db3b      	blt.n	8019554 <_printf_float+0x39c>
 80194dc:	6823      	ldr	r3, [r4, #0]
 80194de:	07da      	lsls	r2, r3, #31
 80194e0:	d438      	bmi.n	8019554 <_printf_float+0x39c>
 80194e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80194e4:	9a05      	ldr	r2, [sp, #20]
 80194e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80194e8:	1a9a      	subs	r2, r3, r2
 80194ea:	eba3 0901 	sub.w	r9, r3, r1
 80194ee:	4591      	cmp	r9, r2
 80194f0:	bfa8      	it	ge
 80194f2:	4691      	movge	r9, r2
 80194f4:	f1b9 0f00 	cmp.w	r9, #0
 80194f8:	dc35      	bgt.n	8019566 <_printf_float+0x3ae>
 80194fa:	f04f 0800 	mov.w	r8, #0
 80194fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019502:	f104 0a1a 	add.w	sl, r4, #26
 8019506:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801950a:	1a9b      	subs	r3, r3, r2
 801950c:	eba3 0309 	sub.w	r3, r3, r9
 8019510:	4543      	cmp	r3, r8
 8019512:	f77f af79 	ble.w	8019408 <_printf_float+0x250>
 8019516:	2301      	movs	r3, #1
 8019518:	4652      	mov	r2, sl
 801951a:	4631      	mov	r1, r6
 801951c:	4628      	mov	r0, r5
 801951e:	47b8      	blx	r7
 8019520:	3001      	adds	r0, #1
 8019522:	f43f aeaa 	beq.w	801927a <_printf_float+0xc2>
 8019526:	f108 0801 	add.w	r8, r8, #1
 801952a:	e7ec      	b.n	8019506 <_printf_float+0x34e>
 801952c:	4613      	mov	r3, r2
 801952e:	4631      	mov	r1, r6
 8019530:	4642      	mov	r2, r8
 8019532:	4628      	mov	r0, r5
 8019534:	47b8      	blx	r7
 8019536:	3001      	adds	r0, #1
 8019538:	d1c0      	bne.n	80194bc <_printf_float+0x304>
 801953a:	e69e      	b.n	801927a <_printf_float+0xc2>
 801953c:	2301      	movs	r3, #1
 801953e:	4631      	mov	r1, r6
 8019540:	4628      	mov	r0, r5
 8019542:	9205      	str	r2, [sp, #20]
 8019544:	47b8      	blx	r7
 8019546:	3001      	adds	r0, #1
 8019548:	f43f ae97 	beq.w	801927a <_printf_float+0xc2>
 801954c:	9a05      	ldr	r2, [sp, #20]
 801954e:	f10b 0b01 	add.w	fp, fp, #1
 8019552:	e7b9      	b.n	80194c8 <_printf_float+0x310>
 8019554:	ee18 3a10 	vmov	r3, s16
 8019558:	4652      	mov	r2, sl
 801955a:	4631      	mov	r1, r6
 801955c:	4628      	mov	r0, r5
 801955e:	47b8      	blx	r7
 8019560:	3001      	adds	r0, #1
 8019562:	d1be      	bne.n	80194e2 <_printf_float+0x32a>
 8019564:	e689      	b.n	801927a <_printf_float+0xc2>
 8019566:	9a05      	ldr	r2, [sp, #20]
 8019568:	464b      	mov	r3, r9
 801956a:	4442      	add	r2, r8
 801956c:	4631      	mov	r1, r6
 801956e:	4628      	mov	r0, r5
 8019570:	47b8      	blx	r7
 8019572:	3001      	adds	r0, #1
 8019574:	d1c1      	bne.n	80194fa <_printf_float+0x342>
 8019576:	e680      	b.n	801927a <_printf_float+0xc2>
 8019578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801957a:	2a01      	cmp	r2, #1
 801957c:	dc01      	bgt.n	8019582 <_printf_float+0x3ca>
 801957e:	07db      	lsls	r3, r3, #31
 8019580:	d538      	bpl.n	80195f4 <_printf_float+0x43c>
 8019582:	2301      	movs	r3, #1
 8019584:	4642      	mov	r2, r8
 8019586:	4631      	mov	r1, r6
 8019588:	4628      	mov	r0, r5
 801958a:	47b8      	blx	r7
 801958c:	3001      	adds	r0, #1
 801958e:	f43f ae74 	beq.w	801927a <_printf_float+0xc2>
 8019592:	ee18 3a10 	vmov	r3, s16
 8019596:	4652      	mov	r2, sl
 8019598:	4631      	mov	r1, r6
 801959a:	4628      	mov	r0, r5
 801959c:	47b8      	blx	r7
 801959e:	3001      	adds	r0, #1
 80195a0:	f43f ae6b 	beq.w	801927a <_printf_float+0xc2>
 80195a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80195a8:	2200      	movs	r2, #0
 80195aa:	2300      	movs	r3, #0
 80195ac:	f7e7 faa4 	bl	8000af8 <__aeabi_dcmpeq>
 80195b0:	b9d8      	cbnz	r0, 80195ea <_printf_float+0x432>
 80195b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80195b4:	f108 0201 	add.w	r2, r8, #1
 80195b8:	3b01      	subs	r3, #1
 80195ba:	4631      	mov	r1, r6
 80195bc:	4628      	mov	r0, r5
 80195be:	47b8      	blx	r7
 80195c0:	3001      	adds	r0, #1
 80195c2:	d10e      	bne.n	80195e2 <_printf_float+0x42a>
 80195c4:	e659      	b.n	801927a <_printf_float+0xc2>
 80195c6:	2301      	movs	r3, #1
 80195c8:	4652      	mov	r2, sl
 80195ca:	4631      	mov	r1, r6
 80195cc:	4628      	mov	r0, r5
 80195ce:	47b8      	blx	r7
 80195d0:	3001      	adds	r0, #1
 80195d2:	f43f ae52 	beq.w	801927a <_printf_float+0xc2>
 80195d6:	f108 0801 	add.w	r8, r8, #1
 80195da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80195dc:	3b01      	subs	r3, #1
 80195de:	4543      	cmp	r3, r8
 80195e0:	dcf1      	bgt.n	80195c6 <_printf_float+0x40e>
 80195e2:	464b      	mov	r3, r9
 80195e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80195e8:	e6dc      	b.n	80193a4 <_printf_float+0x1ec>
 80195ea:	f04f 0800 	mov.w	r8, #0
 80195ee:	f104 0a1a 	add.w	sl, r4, #26
 80195f2:	e7f2      	b.n	80195da <_printf_float+0x422>
 80195f4:	2301      	movs	r3, #1
 80195f6:	4642      	mov	r2, r8
 80195f8:	e7df      	b.n	80195ba <_printf_float+0x402>
 80195fa:	2301      	movs	r3, #1
 80195fc:	464a      	mov	r2, r9
 80195fe:	4631      	mov	r1, r6
 8019600:	4628      	mov	r0, r5
 8019602:	47b8      	blx	r7
 8019604:	3001      	adds	r0, #1
 8019606:	f43f ae38 	beq.w	801927a <_printf_float+0xc2>
 801960a:	f108 0801 	add.w	r8, r8, #1
 801960e:	68e3      	ldr	r3, [r4, #12]
 8019610:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8019612:	1a5b      	subs	r3, r3, r1
 8019614:	4543      	cmp	r3, r8
 8019616:	dcf0      	bgt.n	80195fa <_printf_float+0x442>
 8019618:	e6fa      	b.n	8019410 <_printf_float+0x258>
 801961a:	f04f 0800 	mov.w	r8, #0
 801961e:	f104 0919 	add.w	r9, r4, #25
 8019622:	e7f4      	b.n	801960e <_printf_float+0x456>

08019624 <_printf_common>:
 8019624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019628:	4616      	mov	r6, r2
 801962a:	4699      	mov	r9, r3
 801962c:	688a      	ldr	r2, [r1, #8]
 801962e:	690b      	ldr	r3, [r1, #16]
 8019630:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019634:	4293      	cmp	r3, r2
 8019636:	bfb8      	it	lt
 8019638:	4613      	movlt	r3, r2
 801963a:	6033      	str	r3, [r6, #0]
 801963c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019640:	4607      	mov	r7, r0
 8019642:	460c      	mov	r4, r1
 8019644:	b10a      	cbz	r2, 801964a <_printf_common+0x26>
 8019646:	3301      	adds	r3, #1
 8019648:	6033      	str	r3, [r6, #0]
 801964a:	6823      	ldr	r3, [r4, #0]
 801964c:	0699      	lsls	r1, r3, #26
 801964e:	bf42      	ittt	mi
 8019650:	6833      	ldrmi	r3, [r6, #0]
 8019652:	3302      	addmi	r3, #2
 8019654:	6033      	strmi	r3, [r6, #0]
 8019656:	6825      	ldr	r5, [r4, #0]
 8019658:	f015 0506 	ands.w	r5, r5, #6
 801965c:	d106      	bne.n	801966c <_printf_common+0x48>
 801965e:	f104 0a19 	add.w	sl, r4, #25
 8019662:	68e3      	ldr	r3, [r4, #12]
 8019664:	6832      	ldr	r2, [r6, #0]
 8019666:	1a9b      	subs	r3, r3, r2
 8019668:	42ab      	cmp	r3, r5
 801966a:	dc26      	bgt.n	80196ba <_printf_common+0x96>
 801966c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8019670:	1e13      	subs	r3, r2, #0
 8019672:	6822      	ldr	r2, [r4, #0]
 8019674:	bf18      	it	ne
 8019676:	2301      	movne	r3, #1
 8019678:	0692      	lsls	r2, r2, #26
 801967a:	d42b      	bmi.n	80196d4 <_printf_common+0xb0>
 801967c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019680:	4649      	mov	r1, r9
 8019682:	4638      	mov	r0, r7
 8019684:	47c0      	blx	r8
 8019686:	3001      	adds	r0, #1
 8019688:	d01e      	beq.n	80196c8 <_printf_common+0xa4>
 801968a:	6823      	ldr	r3, [r4, #0]
 801968c:	68e5      	ldr	r5, [r4, #12]
 801968e:	6832      	ldr	r2, [r6, #0]
 8019690:	f003 0306 	and.w	r3, r3, #6
 8019694:	2b04      	cmp	r3, #4
 8019696:	bf08      	it	eq
 8019698:	1aad      	subeq	r5, r5, r2
 801969a:	68a3      	ldr	r3, [r4, #8]
 801969c:	6922      	ldr	r2, [r4, #16]
 801969e:	bf0c      	ite	eq
 80196a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80196a4:	2500      	movne	r5, #0
 80196a6:	4293      	cmp	r3, r2
 80196a8:	bfc4      	itt	gt
 80196aa:	1a9b      	subgt	r3, r3, r2
 80196ac:	18ed      	addgt	r5, r5, r3
 80196ae:	2600      	movs	r6, #0
 80196b0:	341a      	adds	r4, #26
 80196b2:	42b5      	cmp	r5, r6
 80196b4:	d11a      	bne.n	80196ec <_printf_common+0xc8>
 80196b6:	2000      	movs	r0, #0
 80196b8:	e008      	b.n	80196cc <_printf_common+0xa8>
 80196ba:	2301      	movs	r3, #1
 80196bc:	4652      	mov	r2, sl
 80196be:	4649      	mov	r1, r9
 80196c0:	4638      	mov	r0, r7
 80196c2:	47c0      	blx	r8
 80196c4:	3001      	adds	r0, #1
 80196c6:	d103      	bne.n	80196d0 <_printf_common+0xac>
 80196c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80196cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196d0:	3501      	adds	r5, #1
 80196d2:	e7c6      	b.n	8019662 <_printf_common+0x3e>
 80196d4:	18e1      	adds	r1, r4, r3
 80196d6:	1c5a      	adds	r2, r3, #1
 80196d8:	2030      	movs	r0, #48	; 0x30
 80196da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80196de:	4422      	add	r2, r4
 80196e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80196e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80196e8:	3302      	adds	r3, #2
 80196ea:	e7c7      	b.n	801967c <_printf_common+0x58>
 80196ec:	2301      	movs	r3, #1
 80196ee:	4622      	mov	r2, r4
 80196f0:	4649      	mov	r1, r9
 80196f2:	4638      	mov	r0, r7
 80196f4:	47c0      	blx	r8
 80196f6:	3001      	adds	r0, #1
 80196f8:	d0e6      	beq.n	80196c8 <_printf_common+0xa4>
 80196fa:	3601      	adds	r6, #1
 80196fc:	e7d9      	b.n	80196b2 <_printf_common+0x8e>
	...

08019700 <_printf_i>:
 8019700:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019704:	7e0f      	ldrb	r7, [r1, #24]
 8019706:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019708:	2f78      	cmp	r7, #120	; 0x78
 801970a:	4691      	mov	r9, r2
 801970c:	4680      	mov	r8, r0
 801970e:	460c      	mov	r4, r1
 8019710:	469a      	mov	sl, r3
 8019712:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8019716:	d807      	bhi.n	8019728 <_printf_i+0x28>
 8019718:	2f62      	cmp	r7, #98	; 0x62
 801971a:	d80a      	bhi.n	8019732 <_printf_i+0x32>
 801971c:	2f00      	cmp	r7, #0
 801971e:	f000 80d8 	beq.w	80198d2 <_printf_i+0x1d2>
 8019722:	2f58      	cmp	r7, #88	; 0x58
 8019724:	f000 80a3 	beq.w	801986e <_printf_i+0x16e>
 8019728:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801972c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019730:	e03a      	b.n	80197a8 <_printf_i+0xa8>
 8019732:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8019736:	2b15      	cmp	r3, #21
 8019738:	d8f6      	bhi.n	8019728 <_printf_i+0x28>
 801973a:	a101      	add	r1, pc, #4	; (adr r1, 8019740 <_printf_i+0x40>)
 801973c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019740:	08019799 	.word	0x08019799
 8019744:	080197ad 	.word	0x080197ad
 8019748:	08019729 	.word	0x08019729
 801974c:	08019729 	.word	0x08019729
 8019750:	08019729 	.word	0x08019729
 8019754:	08019729 	.word	0x08019729
 8019758:	080197ad 	.word	0x080197ad
 801975c:	08019729 	.word	0x08019729
 8019760:	08019729 	.word	0x08019729
 8019764:	08019729 	.word	0x08019729
 8019768:	08019729 	.word	0x08019729
 801976c:	080198b9 	.word	0x080198b9
 8019770:	080197dd 	.word	0x080197dd
 8019774:	0801989b 	.word	0x0801989b
 8019778:	08019729 	.word	0x08019729
 801977c:	08019729 	.word	0x08019729
 8019780:	080198db 	.word	0x080198db
 8019784:	08019729 	.word	0x08019729
 8019788:	080197dd 	.word	0x080197dd
 801978c:	08019729 	.word	0x08019729
 8019790:	08019729 	.word	0x08019729
 8019794:	080198a3 	.word	0x080198a3
 8019798:	682b      	ldr	r3, [r5, #0]
 801979a:	1d1a      	adds	r2, r3, #4
 801979c:	681b      	ldr	r3, [r3, #0]
 801979e:	602a      	str	r2, [r5, #0]
 80197a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80197a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80197a8:	2301      	movs	r3, #1
 80197aa:	e0a3      	b.n	80198f4 <_printf_i+0x1f4>
 80197ac:	6820      	ldr	r0, [r4, #0]
 80197ae:	6829      	ldr	r1, [r5, #0]
 80197b0:	0606      	lsls	r6, r0, #24
 80197b2:	f101 0304 	add.w	r3, r1, #4
 80197b6:	d50a      	bpl.n	80197ce <_printf_i+0xce>
 80197b8:	680e      	ldr	r6, [r1, #0]
 80197ba:	602b      	str	r3, [r5, #0]
 80197bc:	2e00      	cmp	r6, #0
 80197be:	da03      	bge.n	80197c8 <_printf_i+0xc8>
 80197c0:	232d      	movs	r3, #45	; 0x2d
 80197c2:	4276      	negs	r6, r6
 80197c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80197c8:	485e      	ldr	r0, [pc, #376]	; (8019944 <_printf_i+0x244>)
 80197ca:	230a      	movs	r3, #10
 80197cc:	e019      	b.n	8019802 <_printf_i+0x102>
 80197ce:	680e      	ldr	r6, [r1, #0]
 80197d0:	602b      	str	r3, [r5, #0]
 80197d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80197d6:	bf18      	it	ne
 80197d8:	b236      	sxthne	r6, r6
 80197da:	e7ef      	b.n	80197bc <_printf_i+0xbc>
 80197dc:	682b      	ldr	r3, [r5, #0]
 80197de:	6820      	ldr	r0, [r4, #0]
 80197e0:	1d19      	adds	r1, r3, #4
 80197e2:	6029      	str	r1, [r5, #0]
 80197e4:	0601      	lsls	r1, r0, #24
 80197e6:	d501      	bpl.n	80197ec <_printf_i+0xec>
 80197e8:	681e      	ldr	r6, [r3, #0]
 80197ea:	e002      	b.n	80197f2 <_printf_i+0xf2>
 80197ec:	0646      	lsls	r6, r0, #25
 80197ee:	d5fb      	bpl.n	80197e8 <_printf_i+0xe8>
 80197f0:	881e      	ldrh	r6, [r3, #0]
 80197f2:	4854      	ldr	r0, [pc, #336]	; (8019944 <_printf_i+0x244>)
 80197f4:	2f6f      	cmp	r7, #111	; 0x6f
 80197f6:	bf0c      	ite	eq
 80197f8:	2308      	moveq	r3, #8
 80197fa:	230a      	movne	r3, #10
 80197fc:	2100      	movs	r1, #0
 80197fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019802:	6865      	ldr	r5, [r4, #4]
 8019804:	60a5      	str	r5, [r4, #8]
 8019806:	2d00      	cmp	r5, #0
 8019808:	bfa2      	ittt	ge
 801980a:	6821      	ldrge	r1, [r4, #0]
 801980c:	f021 0104 	bicge.w	r1, r1, #4
 8019810:	6021      	strge	r1, [r4, #0]
 8019812:	b90e      	cbnz	r6, 8019818 <_printf_i+0x118>
 8019814:	2d00      	cmp	r5, #0
 8019816:	d04d      	beq.n	80198b4 <_printf_i+0x1b4>
 8019818:	4615      	mov	r5, r2
 801981a:	fbb6 f1f3 	udiv	r1, r6, r3
 801981e:	fb03 6711 	mls	r7, r3, r1, r6
 8019822:	5dc7      	ldrb	r7, [r0, r7]
 8019824:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8019828:	4637      	mov	r7, r6
 801982a:	42bb      	cmp	r3, r7
 801982c:	460e      	mov	r6, r1
 801982e:	d9f4      	bls.n	801981a <_printf_i+0x11a>
 8019830:	2b08      	cmp	r3, #8
 8019832:	d10b      	bne.n	801984c <_printf_i+0x14c>
 8019834:	6823      	ldr	r3, [r4, #0]
 8019836:	07de      	lsls	r6, r3, #31
 8019838:	d508      	bpl.n	801984c <_printf_i+0x14c>
 801983a:	6923      	ldr	r3, [r4, #16]
 801983c:	6861      	ldr	r1, [r4, #4]
 801983e:	4299      	cmp	r1, r3
 8019840:	bfde      	ittt	le
 8019842:	2330      	movle	r3, #48	; 0x30
 8019844:	f805 3c01 	strble.w	r3, [r5, #-1]
 8019848:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801984c:	1b52      	subs	r2, r2, r5
 801984e:	6122      	str	r2, [r4, #16]
 8019850:	f8cd a000 	str.w	sl, [sp]
 8019854:	464b      	mov	r3, r9
 8019856:	aa03      	add	r2, sp, #12
 8019858:	4621      	mov	r1, r4
 801985a:	4640      	mov	r0, r8
 801985c:	f7ff fee2 	bl	8019624 <_printf_common>
 8019860:	3001      	adds	r0, #1
 8019862:	d14c      	bne.n	80198fe <_printf_i+0x1fe>
 8019864:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019868:	b004      	add	sp, #16
 801986a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801986e:	4835      	ldr	r0, [pc, #212]	; (8019944 <_printf_i+0x244>)
 8019870:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8019874:	6829      	ldr	r1, [r5, #0]
 8019876:	6823      	ldr	r3, [r4, #0]
 8019878:	f851 6b04 	ldr.w	r6, [r1], #4
 801987c:	6029      	str	r1, [r5, #0]
 801987e:	061d      	lsls	r5, r3, #24
 8019880:	d514      	bpl.n	80198ac <_printf_i+0x1ac>
 8019882:	07df      	lsls	r7, r3, #31
 8019884:	bf44      	itt	mi
 8019886:	f043 0320 	orrmi.w	r3, r3, #32
 801988a:	6023      	strmi	r3, [r4, #0]
 801988c:	b91e      	cbnz	r6, 8019896 <_printf_i+0x196>
 801988e:	6823      	ldr	r3, [r4, #0]
 8019890:	f023 0320 	bic.w	r3, r3, #32
 8019894:	6023      	str	r3, [r4, #0]
 8019896:	2310      	movs	r3, #16
 8019898:	e7b0      	b.n	80197fc <_printf_i+0xfc>
 801989a:	6823      	ldr	r3, [r4, #0]
 801989c:	f043 0320 	orr.w	r3, r3, #32
 80198a0:	6023      	str	r3, [r4, #0]
 80198a2:	2378      	movs	r3, #120	; 0x78
 80198a4:	4828      	ldr	r0, [pc, #160]	; (8019948 <_printf_i+0x248>)
 80198a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80198aa:	e7e3      	b.n	8019874 <_printf_i+0x174>
 80198ac:	0659      	lsls	r1, r3, #25
 80198ae:	bf48      	it	mi
 80198b0:	b2b6      	uxthmi	r6, r6
 80198b2:	e7e6      	b.n	8019882 <_printf_i+0x182>
 80198b4:	4615      	mov	r5, r2
 80198b6:	e7bb      	b.n	8019830 <_printf_i+0x130>
 80198b8:	682b      	ldr	r3, [r5, #0]
 80198ba:	6826      	ldr	r6, [r4, #0]
 80198bc:	6961      	ldr	r1, [r4, #20]
 80198be:	1d18      	adds	r0, r3, #4
 80198c0:	6028      	str	r0, [r5, #0]
 80198c2:	0635      	lsls	r5, r6, #24
 80198c4:	681b      	ldr	r3, [r3, #0]
 80198c6:	d501      	bpl.n	80198cc <_printf_i+0x1cc>
 80198c8:	6019      	str	r1, [r3, #0]
 80198ca:	e002      	b.n	80198d2 <_printf_i+0x1d2>
 80198cc:	0670      	lsls	r0, r6, #25
 80198ce:	d5fb      	bpl.n	80198c8 <_printf_i+0x1c8>
 80198d0:	8019      	strh	r1, [r3, #0]
 80198d2:	2300      	movs	r3, #0
 80198d4:	6123      	str	r3, [r4, #16]
 80198d6:	4615      	mov	r5, r2
 80198d8:	e7ba      	b.n	8019850 <_printf_i+0x150>
 80198da:	682b      	ldr	r3, [r5, #0]
 80198dc:	1d1a      	adds	r2, r3, #4
 80198de:	602a      	str	r2, [r5, #0]
 80198e0:	681d      	ldr	r5, [r3, #0]
 80198e2:	6862      	ldr	r2, [r4, #4]
 80198e4:	2100      	movs	r1, #0
 80198e6:	4628      	mov	r0, r5
 80198e8:	f7e6 fc92 	bl	8000210 <memchr>
 80198ec:	b108      	cbz	r0, 80198f2 <_printf_i+0x1f2>
 80198ee:	1b40      	subs	r0, r0, r5
 80198f0:	6060      	str	r0, [r4, #4]
 80198f2:	6863      	ldr	r3, [r4, #4]
 80198f4:	6123      	str	r3, [r4, #16]
 80198f6:	2300      	movs	r3, #0
 80198f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80198fc:	e7a8      	b.n	8019850 <_printf_i+0x150>
 80198fe:	6923      	ldr	r3, [r4, #16]
 8019900:	462a      	mov	r2, r5
 8019902:	4649      	mov	r1, r9
 8019904:	4640      	mov	r0, r8
 8019906:	47d0      	blx	sl
 8019908:	3001      	adds	r0, #1
 801990a:	d0ab      	beq.n	8019864 <_printf_i+0x164>
 801990c:	6823      	ldr	r3, [r4, #0]
 801990e:	079b      	lsls	r3, r3, #30
 8019910:	d413      	bmi.n	801993a <_printf_i+0x23a>
 8019912:	68e0      	ldr	r0, [r4, #12]
 8019914:	9b03      	ldr	r3, [sp, #12]
 8019916:	4298      	cmp	r0, r3
 8019918:	bfb8      	it	lt
 801991a:	4618      	movlt	r0, r3
 801991c:	e7a4      	b.n	8019868 <_printf_i+0x168>
 801991e:	2301      	movs	r3, #1
 8019920:	4632      	mov	r2, r6
 8019922:	4649      	mov	r1, r9
 8019924:	4640      	mov	r0, r8
 8019926:	47d0      	blx	sl
 8019928:	3001      	adds	r0, #1
 801992a:	d09b      	beq.n	8019864 <_printf_i+0x164>
 801992c:	3501      	adds	r5, #1
 801992e:	68e3      	ldr	r3, [r4, #12]
 8019930:	9903      	ldr	r1, [sp, #12]
 8019932:	1a5b      	subs	r3, r3, r1
 8019934:	42ab      	cmp	r3, r5
 8019936:	dcf2      	bgt.n	801991e <_printf_i+0x21e>
 8019938:	e7eb      	b.n	8019912 <_printf_i+0x212>
 801993a:	2500      	movs	r5, #0
 801993c:	f104 0619 	add.w	r6, r4, #25
 8019940:	e7f5      	b.n	801992e <_printf_i+0x22e>
 8019942:	bf00      	nop
 8019944:	0801c22a 	.word	0x0801c22a
 8019948:	0801c23b 	.word	0x0801c23b

0801994c <iprintf>:
 801994c:	b40f      	push	{r0, r1, r2, r3}
 801994e:	4b0a      	ldr	r3, [pc, #40]	; (8019978 <iprintf+0x2c>)
 8019950:	b513      	push	{r0, r1, r4, lr}
 8019952:	681c      	ldr	r4, [r3, #0]
 8019954:	b124      	cbz	r4, 8019960 <iprintf+0x14>
 8019956:	69a3      	ldr	r3, [r4, #24]
 8019958:	b913      	cbnz	r3, 8019960 <iprintf+0x14>
 801995a:	4620      	mov	r0, r4
 801995c:	f000 ff2e 	bl	801a7bc <__sinit>
 8019960:	ab05      	add	r3, sp, #20
 8019962:	9a04      	ldr	r2, [sp, #16]
 8019964:	68a1      	ldr	r1, [r4, #8]
 8019966:	9301      	str	r3, [sp, #4]
 8019968:	4620      	mov	r0, r4
 801996a:	f001 fd1d 	bl	801b3a8 <_vfiprintf_r>
 801996e:	b002      	add	sp, #8
 8019970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019974:	b004      	add	sp, #16
 8019976:	4770      	bx	lr
 8019978:	20000190 	.word	0x20000190

0801997c <_sbrk_r>:
 801997c:	b538      	push	{r3, r4, r5, lr}
 801997e:	4d06      	ldr	r5, [pc, #24]	; (8019998 <_sbrk_r+0x1c>)
 8019980:	2300      	movs	r3, #0
 8019982:	4604      	mov	r4, r0
 8019984:	4608      	mov	r0, r1
 8019986:	602b      	str	r3, [r5, #0]
 8019988:	f002 f9b6 	bl	801bcf8 <_sbrk>
 801998c:	1c43      	adds	r3, r0, #1
 801998e:	d102      	bne.n	8019996 <_sbrk_r+0x1a>
 8019990:	682b      	ldr	r3, [r5, #0]
 8019992:	b103      	cbz	r3, 8019996 <_sbrk_r+0x1a>
 8019994:	6023      	str	r3, [r4, #0]
 8019996:	bd38      	pop	{r3, r4, r5, pc}
 8019998:	2000303c 	.word	0x2000303c

0801999c <siprintf>:
 801999c:	b40e      	push	{r1, r2, r3}
 801999e:	b500      	push	{lr}
 80199a0:	b09c      	sub	sp, #112	; 0x70
 80199a2:	ab1d      	add	r3, sp, #116	; 0x74
 80199a4:	9002      	str	r0, [sp, #8]
 80199a6:	9006      	str	r0, [sp, #24]
 80199a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80199ac:	4809      	ldr	r0, [pc, #36]	; (80199d4 <siprintf+0x38>)
 80199ae:	9107      	str	r1, [sp, #28]
 80199b0:	9104      	str	r1, [sp, #16]
 80199b2:	4909      	ldr	r1, [pc, #36]	; (80199d8 <siprintf+0x3c>)
 80199b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80199b8:	9105      	str	r1, [sp, #20]
 80199ba:	6800      	ldr	r0, [r0, #0]
 80199bc:	9301      	str	r3, [sp, #4]
 80199be:	a902      	add	r1, sp, #8
 80199c0:	f001 fbc8 	bl	801b154 <_svfiprintf_r>
 80199c4:	9b02      	ldr	r3, [sp, #8]
 80199c6:	2200      	movs	r2, #0
 80199c8:	701a      	strb	r2, [r3, #0]
 80199ca:	b01c      	add	sp, #112	; 0x70
 80199cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80199d0:	b003      	add	sp, #12
 80199d2:	4770      	bx	lr
 80199d4:	20000190 	.word	0x20000190
 80199d8:	ffff0208 	.word	0xffff0208

080199dc <__assert_func>:
 80199dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80199de:	4614      	mov	r4, r2
 80199e0:	461a      	mov	r2, r3
 80199e2:	4b09      	ldr	r3, [pc, #36]	; (8019a08 <__assert_func+0x2c>)
 80199e4:	681b      	ldr	r3, [r3, #0]
 80199e6:	4605      	mov	r5, r0
 80199e8:	68d8      	ldr	r0, [r3, #12]
 80199ea:	b14c      	cbz	r4, 8019a00 <__assert_func+0x24>
 80199ec:	4b07      	ldr	r3, [pc, #28]	; (8019a0c <__assert_func+0x30>)
 80199ee:	9100      	str	r1, [sp, #0]
 80199f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80199f4:	4906      	ldr	r1, [pc, #24]	; (8019a10 <__assert_func+0x34>)
 80199f6:	462b      	mov	r3, r5
 80199f8:	f000 ff5e 	bl	801a8b8 <fiprintf>
 80199fc:	f001 ff28 	bl	801b850 <abort>
 8019a00:	4b04      	ldr	r3, [pc, #16]	; (8019a14 <__assert_func+0x38>)
 8019a02:	461c      	mov	r4, r3
 8019a04:	e7f3      	b.n	80199ee <__assert_func+0x12>
 8019a06:	bf00      	nop
 8019a08:	20000190 	.word	0x20000190
 8019a0c:	0801c24c 	.word	0x0801c24c
 8019a10:	0801c259 	.word	0x0801c259
 8019a14:	0801c287 	.word	0x0801c287

08019a18 <quorem>:
 8019a18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a1c:	6903      	ldr	r3, [r0, #16]
 8019a1e:	690c      	ldr	r4, [r1, #16]
 8019a20:	42a3      	cmp	r3, r4
 8019a22:	4607      	mov	r7, r0
 8019a24:	f2c0 8081 	blt.w	8019b2a <quorem+0x112>
 8019a28:	3c01      	subs	r4, #1
 8019a2a:	f101 0814 	add.w	r8, r1, #20
 8019a2e:	f100 0514 	add.w	r5, r0, #20
 8019a32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019a36:	9301      	str	r3, [sp, #4]
 8019a38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019a3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019a40:	3301      	adds	r3, #1
 8019a42:	429a      	cmp	r2, r3
 8019a44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019a48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019a4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8019a50:	d331      	bcc.n	8019ab6 <quorem+0x9e>
 8019a52:	f04f 0e00 	mov.w	lr, #0
 8019a56:	4640      	mov	r0, r8
 8019a58:	46ac      	mov	ip, r5
 8019a5a:	46f2      	mov	sl, lr
 8019a5c:	f850 2b04 	ldr.w	r2, [r0], #4
 8019a60:	b293      	uxth	r3, r2
 8019a62:	fb06 e303 	mla	r3, r6, r3, lr
 8019a66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8019a6a:	b29b      	uxth	r3, r3
 8019a6c:	ebaa 0303 	sub.w	r3, sl, r3
 8019a70:	f8dc a000 	ldr.w	sl, [ip]
 8019a74:	0c12      	lsrs	r2, r2, #16
 8019a76:	fa13 f38a 	uxtah	r3, r3, sl
 8019a7a:	fb06 e202 	mla	r2, r6, r2, lr
 8019a7e:	9300      	str	r3, [sp, #0]
 8019a80:	9b00      	ldr	r3, [sp, #0]
 8019a82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019a86:	b292      	uxth	r2, r2
 8019a88:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8019a8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019a90:	f8bd 3000 	ldrh.w	r3, [sp]
 8019a94:	4581      	cmp	r9, r0
 8019a96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019a9a:	f84c 3b04 	str.w	r3, [ip], #4
 8019a9e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019aa2:	d2db      	bcs.n	8019a5c <quorem+0x44>
 8019aa4:	f855 300b 	ldr.w	r3, [r5, fp]
 8019aa8:	b92b      	cbnz	r3, 8019ab6 <quorem+0x9e>
 8019aaa:	9b01      	ldr	r3, [sp, #4]
 8019aac:	3b04      	subs	r3, #4
 8019aae:	429d      	cmp	r5, r3
 8019ab0:	461a      	mov	r2, r3
 8019ab2:	d32e      	bcc.n	8019b12 <quorem+0xfa>
 8019ab4:	613c      	str	r4, [r7, #16]
 8019ab6:	4638      	mov	r0, r7
 8019ab8:	f001 f9d8 	bl	801ae6c <__mcmp>
 8019abc:	2800      	cmp	r0, #0
 8019abe:	db24      	blt.n	8019b0a <quorem+0xf2>
 8019ac0:	3601      	adds	r6, #1
 8019ac2:	4628      	mov	r0, r5
 8019ac4:	f04f 0c00 	mov.w	ip, #0
 8019ac8:	f858 2b04 	ldr.w	r2, [r8], #4
 8019acc:	f8d0 e000 	ldr.w	lr, [r0]
 8019ad0:	b293      	uxth	r3, r2
 8019ad2:	ebac 0303 	sub.w	r3, ip, r3
 8019ad6:	0c12      	lsrs	r2, r2, #16
 8019ad8:	fa13 f38e 	uxtah	r3, r3, lr
 8019adc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8019ae0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019ae4:	b29b      	uxth	r3, r3
 8019ae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019aea:	45c1      	cmp	r9, r8
 8019aec:	f840 3b04 	str.w	r3, [r0], #4
 8019af0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8019af4:	d2e8      	bcs.n	8019ac8 <quorem+0xb0>
 8019af6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019afa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019afe:	b922      	cbnz	r2, 8019b0a <quorem+0xf2>
 8019b00:	3b04      	subs	r3, #4
 8019b02:	429d      	cmp	r5, r3
 8019b04:	461a      	mov	r2, r3
 8019b06:	d30a      	bcc.n	8019b1e <quorem+0x106>
 8019b08:	613c      	str	r4, [r7, #16]
 8019b0a:	4630      	mov	r0, r6
 8019b0c:	b003      	add	sp, #12
 8019b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b12:	6812      	ldr	r2, [r2, #0]
 8019b14:	3b04      	subs	r3, #4
 8019b16:	2a00      	cmp	r2, #0
 8019b18:	d1cc      	bne.n	8019ab4 <quorem+0x9c>
 8019b1a:	3c01      	subs	r4, #1
 8019b1c:	e7c7      	b.n	8019aae <quorem+0x96>
 8019b1e:	6812      	ldr	r2, [r2, #0]
 8019b20:	3b04      	subs	r3, #4
 8019b22:	2a00      	cmp	r2, #0
 8019b24:	d1f0      	bne.n	8019b08 <quorem+0xf0>
 8019b26:	3c01      	subs	r4, #1
 8019b28:	e7eb      	b.n	8019b02 <quorem+0xea>
 8019b2a:	2000      	movs	r0, #0
 8019b2c:	e7ee      	b.n	8019b0c <quorem+0xf4>
	...

08019b30 <_dtoa_r>:
 8019b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b34:	ed2d 8b04 	vpush	{d8-d9}
 8019b38:	ec57 6b10 	vmov	r6, r7, d0
 8019b3c:	b093      	sub	sp, #76	; 0x4c
 8019b3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8019b40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8019b44:	9106      	str	r1, [sp, #24]
 8019b46:	ee10 aa10 	vmov	sl, s0
 8019b4a:	4604      	mov	r4, r0
 8019b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8019b4e:	930c      	str	r3, [sp, #48]	; 0x30
 8019b50:	46bb      	mov	fp, r7
 8019b52:	b975      	cbnz	r5, 8019b72 <_dtoa_r+0x42>
 8019b54:	2010      	movs	r0, #16
 8019b56:	f7ff f991 	bl	8018e7c <malloc>
 8019b5a:	4602      	mov	r2, r0
 8019b5c:	6260      	str	r0, [r4, #36]	; 0x24
 8019b5e:	b920      	cbnz	r0, 8019b6a <_dtoa_r+0x3a>
 8019b60:	4ba7      	ldr	r3, [pc, #668]	; (8019e00 <_dtoa_r+0x2d0>)
 8019b62:	21ea      	movs	r1, #234	; 0xea
 8019b64:	48a7      	ldr	r0, [pc, #668]	; (8019e04 <_dtoa_r+0x2d4>)
 8019b66:	f7ff ff39 	bl	80199dc <__assert_func>
 8019b6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8019b6e:	6005      	str	r5, [r0, #0]
 8019b70:	60c5      	str	r5, [r0, #12]
 8019b72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019b74:	6819      	ldr	r1, [r3, #0]
 8019b76:	b151      	cbz	r1, 8019b8e <_dtoa_r+0x5e>
 8019b78:	685a      	ldr	r2, [r3, #4]
 8019b7a:	604a      	str	r2, [r1, #4]
 8019b7c:	2301      	movs	r3, #1
 8019b7e:	4093      	lsls	r3, r2
 8019b80:	608b      	str	r3, [r1, #8]
 8019b82:	4620      	mov	r0, r4
 8019b84:	f000 ff30 	bl	801a9e8 <_Bfree>
 8019b88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019b8a:	2200      	movs	r2, #0
 8019b8c:	601a      	str	r2, [r3, #0]
 8019b8e:	1e3b      	subs	r3, r7, #0
 8019b90:	bfaa      	itet	ge
 8019b92:	2300      	movge	r3, #0
 8019b94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8019b98:	f8c8 3000 	strge.w	r3, [r8]
 8019b9c:	4b9a      	ldr	r3, [pc, #616]	; (8019e08 <_dtoa_r+0x2d8>)
 8019b9e:	bfbc      	itt	lt
 8019ba0:	2201      	movlt	r2, #1
 8019ba2:	f8c8 2000 	strlt.w	r2, [r8]
 8019ba6:	ea33 030b 	bics.w	r3, r3, fp
 8019baa:	d11b      	bne.n	8019be4 <_dtoa_r+0xb4>
 8019bac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019bae:	f242 730f 	movw	r3, #9999	; 0x270f
 8019bb2:	6013      	str	r3, [r2, #0]
 8019bb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019bb8:	4333      	orrs	r3, r6
 8019bba:	f000 8592 	beq.w	801a6e2 <_dtoa_r+0xbb2>
 8019bbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019bc0:	b963      	cbnz	r3, 8019bdc <_dtoa_r+0xac>
 8019bc2:	4b92      	ldr	r3, [pc, #584]	; (8019e0c <_dtoa_r+0x2dc>)
 8019bc4:	e022      	b.n	8019c0c <_dtoa_r+0xdc>
 8019bc6:	4b92      	ldr	r3, [pc, #584]	; (8019e10 <_dtoa_r+0x2e0>)
 8019bc8:	9301      	str	r3, [sp, #4]
 8019bca:	3308      	adds	r3, #8
 8019bcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019bce:	6013      	str	r3, [r2, #0]
 8019bd0:	9801      	ldr	r0, [sp, #4]
 8019bd2:	b013      	add	sp, #76	; 0x4c
 8019bd4:	ecbd 8b04 	vpop	{d8-d9}
 8019bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019bdc:	4b8b      	ldr	r3, [pc, #556]	; (8019e0c <_dtoa_r+0x2dc>)
 8019bde:	9301      	str	r3, [sp, #4]
 8019be0:	3303      	adds	r3, #3
 8019be2:	e7f3      	b.n	8019bcc <_dtoa_r+0x9c>
 8019be4:	2200      	movs	r2, #0
 8019be6:	2300      	movs	r3, #0
 8019be8:	4650      	mov	r0, sl
 8019bea:	4659      	mov	r1, fp
 8019bec:	f7e6 ff84 	bl	8000af8 <__aeabi_dcmpeq>
 8019bf0:	ec4b ab19 	vmov	d9, sl, fp
 8019bf4:	4680      	mov	r8, r0
 8019bf6:	b158      	cbz	r0, 8019c10 <_dtoa_r+0xe0>
 8019bf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019bfa:	2301      	movs	r3, #1
 8019bfc:	6013      	str	r3, [r2, #0]
 8019bfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019c00:	2b00      	cmp	r3, #0
 8019c02:	f000 856b 	beq.w	801a6dc <_dtoa_r+0xbac>
 8019c06:	4883      	ldr	r0, [pc, #524]	; (8019e14 <_dtoa_r+0x2e4>)
 8019c08:	6018      	str	r0, [r3, #0]
 8019c0a:	1e43      	subs	r3, r0, #1
 8019c0c:	9301      	str	r3, [sp, #4]
 8019c0e:	e7df      	b.n	8019bd0 <_dtoa_r+0xa0>
 8019c10:	ec4b ab10 	vmov	d0, sl, fp
 8019c14:	aa10      	add	r2, sp, #64	; 0x40
 8019c16:	a911      	add	r1, sp, #68	; 0x44
 8019c18:	4620      	mov	r0, r4
 8019c1a:	f001 f9cd 	bl	801afb8 <__d2b>
 8019c1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8019c22:	ee08 0a10 	vmov	s16, r0
 8019c26:	2d00      	cmp	r5, #0
 8019c28:	f000 8084 	beq.w	8019d34 <_dtoa_r+0x204>
 8019c2c:	ee19 3a90 	vmov	r3, s19
 8019c30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019c34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8019c38:	4656      	mov	r6, sl
 8019c3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8019c3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8019c42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8019c46:	4b74      	ldr	r3, [pc, #464]	; (8019e18 <_dtoa_r+0x2e8>)
 8019c48:	2200      	movs	r2, #0
 8019c4a:	4630      	mov	r0, r6
 8019c4c:	4639      	mov	r1, r7
 8019c4e:	f7e6 fb33 	bl	80002b8 <__aeabi_dsub>
 8019c52:	a365      	add	r3, pc, #404	; (adr r3, 8019de8 <_dtoa_r+0x2b8>)
 8019c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c58:	f7e6 fce6 	bl	8000628 <__aeabi_dmul>
 8019c5c:	a364      	add	r3, pc, #400	; (adr r3, 8019df0 <_dtoa_r+0x2c0>)
 8019c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c62:	f7e6 fb2b 	bl	80002bc <__adddf3>
 8019c66:	4606      	mov	r6, r0
 8019c68:	4628      	mov	r0, r5
 8019c6a:	460f      	mov	r7, r1
 8019c6c:	f7e6 fc72 	bl	8000554 <__aeabi_i2d>
 8019c70:	a361      	add	r3, pc, #388	; (adr r3, 8019df8 <_dtoa_r+0x2c8>)
 8019c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c76:	f7e6 fcd7 	bl	8000628 <__aeabi_dmul>
 8019c7a:	4602      	mov	r2, r0
 8019c7c:	460b      	mov	r3, r1
 8019c7e:	4630      	mov	r0, r6
 8019c80:	4639      	mov	r1, r7
 8019c82:	f7e6 fb1b 	bl	80002bc <__adddf3>
 8019c86:	4606      	mov	r6, r0
 8019c88:	460f      	mov	r7, r1
 8019c8a:	f7e6 ff7d 	bl	8000b88 <__aeabi_d2iz>
 8019c8e:	2200      	movs	r2, #0
 8019c90:	9000      	str	r0, [sp, #0]
 8019c92:	2300      	movs	r3, #0
 8019c94:	4630      	mov	r0, r6
 8019c96:	4639      	mov	r1, r7
 8019c98:	f7e6 ff38 	bl	8000b0c <__aeabi_dcmplt>
 8019c9c:	b150      	cbz	r0, 8019cb4 <_dtoa_r+0x184>
 8019c9e:	9800      	ldr	r0, [sp, #0]
 8019ca0:	f7e6 fc58 	bl	8000554 <__aeabi_i2d>
 8019ca4:	4632      	mov	r2, r6
 8019ca6:	463b      	mov	r3, r7
 8019ca8:	f7e6 ff26 	bl	8000af8 <__aeabi_dcmpeq>
 8019cac:	b910      	cbnz	r0, 8019cb4 <_dtoa_r+0x184>
 8019cae:	9b00      	ldr	r3, [sp, #0]
 8019cb0:	3b01      	subs	r3, #1
 8019cb2:	9300      	str	r3, [sp, #0]
 8019cb4:	9b00      	ldr	r3, [sp, #0]
 8019cb6:	2b16      	cmp	r3, #22
 8019cb8:	d85a      	bhi.n	8019d70 <_dtoa_r+0x240>
 8019cba:	9a00      	ldr	r2, [sp, #0]
 8019cbc:	4b57      	ldr	r3, [pc, #348]	; (8019e1c <_dtoa_r+0x2ec>)
 8019cbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cc6:	ec51 0b19 	vmov	r0, r1, d9
 8019cca:	f7e6 ff1f 	bl	8000b0c <__aeabi_dcmplt>
 8019cce:	2800      	cmp	r0, #0
 8019cd0:	d050      	beq.n	8019d74 <_dtoa_r+0x244>
 8019cd2:	9b00      	ldr	r3, [sp, #0]
 8019cd4:	3b01      	subs	r3, #1
 8019cd6:	9300      	str	r3, [sp, #0]
 8019cd8:	2300      	movs	r3, #0
 8019cda:	930b      	str	r3, [sp, #44]	; 0x2c
 8019cdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019cde:	1b5d      	subs	r5, r3, r5
 8019ce0:	1e6b      	subs	r3, r5, #1
 8019ce2:	9305      	str	r3, [sp, #20]
 8019ce4:	bf45      	ittet	mi
 8019ce6:	f1c5 0301 	rsbmi	r3, r5, #1
 8019cea:	9304      	strmi	r3, [sp, #16]
 8019cec:	2300      	movpl	r3, #0
 8019cee:	2300      	movmi	r3, #0
 8019cf0:	bf4c      	ite	mi
 8019cf2:	9305      	strmi	r3, [sp, #20]
 8019cf4:	9304      	strpl	r3, [sp, #16]
 8019cf6:	9b00      	ldr	r3, [sp, #0]
 8019cf8:	2b00      	cmp	r3, #0
 8019cfa:	db3d      	blt.n	8019d78 <_dtoa_r+0x248>
 8019cfc:	9b05      	ldr	r3, [sp, #20]
 8019cfe:	9a00      	ldr	r2, [sp, #0]
 8019d00:	920a      	str	r2, [sp, #40]	; 0x28
 8019d02:	4413      	add	r3, r2
 8019d04:	9305      	str	r3, [sp, #20]
 8019d06:	2300      	movs	r3, #0
 8019d08:	9307      	str	r3, [sp, #28]
 8019d0a:	9b06      	ldr	r3, [sp, #24]
 8019d0c:	2b09      	cmp	r3, #9
 8019d0e:	f200 8089 	bhi.w	8019e24 <_dtoa_r+0x2f4>
 8019d12:	2b05      	cmp	r3, #5
 8019d14:	bfc4      	itt	gt
 8019d16:	3b04      	subgt	r3, #4
 8019d18:	9306      	strgt	r3, [sp, #24]
 8019d1a:	9b06      	ldr	r3, [sp, #24]
 8019d1c:	f1a3 0302 	sub.w	r3, r3, #2
 8019d20:	bfcc      	ite	gt
 8019d22:	2500      	movgt	r5, #0
 8019d24:	2501      	movle	r5, #1
 8019d26:	2b03      	cmp	r3, #3
 8019d28:	f200 8087 	bhi.w	8019e3a <_dtoa_r+0x30a>
 8019d2c:	e8df f003 	tbb	[pc, r3]
 8019d30:	59383a2d 	.word	0x59383a2d
 8019d34:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8019d38:	441d      	add	r5, r3
 8019d3a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8019d3e:	2b20      	cmp	r3, #32
 8019d40:	bfc1      	itttt	gt
 8019d42:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8019d46:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8019d4a:	fa0b f303 	lslgt.w	r3, fp, r3
 8019d4e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8019d52:	bfda      	itte	le
 8019d54:	f1c3 0320 	rsble	r3, r3, #32
 8019d58:	fa06 f003 	lslle.w	r0, r6, r3
 8019d5c:	4318      	orrgt	r0, r3
 8019d5e:	f7e6 fbe9 	bl	8000534 <__aeabi_ui2d>
 8019d62:	2301      	movs	r3, #1
 8019d64:	4606      	mov	r6, r0
 8019d66:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019d6a:	3d01      	subs	r5, #1
 8019d6c:	930e      	str	r3, [sp, #56]	; 0x38
 8019d6e:	e76a      	b.n	8019c46 <_dtoa_r+0x116>
 8019d70:	2301      	movs	r3, #1
 8019d72:	e7b2      	b.n	8019cda <_dtoa_r+0x1aa>
 8019d74:	900b      	str	r0, [sp, #44]	; 0x2c
 8019d76:	e7b1      	b.n	8019cdc <_dtoa_r+0x1ac>
 8019d78:	9b04      	ldr	r3, [sp, #16]
 8019d7a:	9a00      	ldr	r2, [sp, #0]
 8019d7c:	1a9b      	subs	r3, r3, r2
 8019d7e:	9304      	str	r3, [sp, #16]
 8019d80:	4253      	negs	r3, r2
 8019d82:	9307      	str	r3, [sp, #28]
 8019d84:	2300      	movs	r3, #0
 8019d86:	930a      	str	r3, [sp, #40]	; 0x28
 8019d88:	e7bf      	b.n	8019d0a <_dtoa_r+0x1da>
 8019d8a:	2300      	movs	r3, #0
 8019d8c:	9308      	str	r3, [sp, #32]
 8019d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019d90:	2b00      	cmp	r3, #0
 8019d92:	dc55      	bgt.n	8019e40 <_dtoa_r+0x310>
 8019d94:	2301      	movs	r3, #1
 8019d96:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019d9a:	461a      	mov	r2, r3
 8019d9c:	9209      	str	r2, [sp, #36]	; 0x24
 8019d9e:	e00c      	b.n	8019dba <_dtoa_r+0x28a>
 8019da0:	2301      	movs	r3, #1
 8019da2:	e7f3      	b.n	8019d8c <_dtoa_r+0x25c>
 8019da4:	2300      	movs	r3, #0
 8019da6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019da8:	9308      	str	r3, [sp, #32]
 8019daa:	9b00      	ldr	r3, [sp, #0]
 8019dac:	4413      	add	r3, r2
 8019dae:	9302      	str	r3, [sp, #8]
 8019db0:	3301      	adds	r3, #1
 8019db2:	2b01      	cmp	r3, #1
 8019db4:	9303      	str	r3, [sp, #12]
 8019db6:	bfb8      	it	lt
 8019db8:	2301      	movlt	r3, #1
 8019dba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8019dbc:	2200      	movs	r2, #0
 8019dbe:	6042      	str	r2, [r0, #4]
 8019dc0:	2204      	movs	r2, #4
 8019dc2:	f102 0614 	add.w	r6, r2, #20
 8019dc6:	429e      	cmp	r6, r3
 8019dc8:	6841      	ldr	r1, [r0, #4]
 8019dca:	d93d      	bls.n	8019e48 <_dtoa_r+0x318>
 8019dcc:	4620      	mov	r0, r4
 8019dce:	f000 fdcb 	bl	801a968 <_Balloc>
 8019dd2:	9001      	str	r0, [sp, #4]
 8019dd4:	2800      	cmp	r0, #0
 8019dd6:	d13b      	bne.n	8019e50 <_dtoa_r+0x320>
 8019dd8:	4b11      	ldr	r3, [pc, #68]	; (8019e20 <_dtoa_r+0x2f0>)
 8019dda:	4602      	mov	r2, r0
 8019ddc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8019de0:	e6c0      	b.n	8019b64 <_dtoa_r+0x34>
 8019de2:	2301      	movs	r3, #1
 8019de4:	e7df      	b.n	8019da6 <_dtoa_r+0x276>
 8019de6:	bf00      	nop
 8019de8:	636f4361 	.word	0x636f4361
 8019dec:	3fd287a7 	.word	0x3fd287a7
 8019df0:	8b60c8b3 	.word	0x8b60c8b3
 8019df4:	3fc68a28 	.word	0x3fc68a28
 8019df8:	509f79fb 	.word	0x509f79fb
 8019dfc:	3fd34413 	.word	0x3fd34413
 8019e00:	0801c396 	.word	0x0801c396
 8019e04:	0801c3ad 	.word	0x0801c3ad
 8019e08:	7ff00000 	.word	0x7ff00000
 8019e0c:	0801c392 	.word	0x0801c392
 8019e10:	0801c389 	.word	0x0801c389
 8019e14:	0801c229 	.word	0x0801c229
 8019e18:	3ff80000 	.word	0x3ff80000
 8019e1c:	0801c510 	.word	0x0801c510
 8019e20:	0801c408 	.word	0x0801c408
 8019e24:	2501      	movs	r5, #1
 8019e26:	2300      	movs	r3, #0
 8019e28:	9306      	str	r3, [sp, #24]
 8019e2a:	9508      	str	r5, [sp, #32]
 8019e2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019e30:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019e34:	2200      	movs	r2, #0
 8019e36:	2312      	movs	r3, #18
 8019e38:	e7b0      	b.n	8019d9c <_dtoa_r+0x26c>
 8019e3a:	2301      	movs	r3, #1
 8019e3c:	9308      	str	r3, [sp, #32]
 8019e3e:	e7f5      	b.n	8019e2c <_dtoa_r+0x2fc>
 8019e40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019e42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019e46:	e7b8      	b.n	8019dba <_dtoa_r+0x28a>
 8019e48:	3101      	adds	r1, #1
 8019e4a:	6041      	str	r1, [r0, #4]
 8019e4c:	0052      	lsls	r2, r2, #1
 8019e4e:	e7b8      	b.n	8019dc2 <_dtoa_r+0x292>
 8019e50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019e52:	9a01      	ldr	r2, [sp, #4]
 8019e54:	601a      	str	r2, [r3, #0]
 8019e56:	9b03      	ldr	r3, [sp, #12]
 8019e58:	2b0e      	cmp	r3, #14
 8019e5a:	f200 809d 	bhi.w	8019f98 <_dtoa_r+0x468>
 8019e5e:	2d00      	cmp	r5, #0
 8019e60:	f000 809a 	beq.w	8019f98 <_dtoa_r+0x468>
 8019e64:	9b00      	ldr	r3, [sp, #0]
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	dd32      	ble.n	8019ed0 <_dtoa_r+0x3a0>
 8019e6a:	4ab7      	ldr	r2, [pc, #732]	; (801a148 <_dtoa_r+0x618>)
 8019e6c:	f003 030f 	and.w	r3, r3, #15
 8019e70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019e74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019e78:	9b00      	ldr	r3, [sp, #0]
 8019e7a:	05d8      	lsls	r0, r3, #23
 8019e7c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8019e80:	d516      	bpl.n	8019eb0 <_dtoa_r+0x380>
 8019e82:	4bb2      	ldr	r3, [pc, #712]	; (801a14c <_dtoa_r+0x61c>)
 8019e84:	ec51 0b19 	vmov	r0, r1, d9
 8019e88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019e8c:	f7e6 fcf6 	bl	800087c <__aeabi_ddiv>
 8019e90:	f007 070f 	and.w	r7, r7, #15
 8019e94:	4682      	mov	sl, r0
 8019e96:	468b      	mov	fp, r1
 8019e98:	2503      	movs	r5, #3
 8019e9a:	4eac      	ldr	r6, [pc, #688]	; (801a14c <_dtoa_r+0x61c>)
 8019e9c:	b957      	cbnz	r7, 8019eb4 <_dtoa_r+0x384>
 8019e9e:	4642      	mov	r2, r8
 8019ea0:	464b      	mov	r3, r9
 8019ea2:	4650      	mov	r0, sl
 8019ea4:	4659      	mov	r1, fp
 8019ea6:	f7e6 fce9 	bl	800087c <__aeabi_ddiv>
 8019eaa:	4682      	mov	sl, r0
 8019eac:	468b      	mov	fp, r1
 8019eae:	e028      	b.n	8019f02 <_dtoa_r+0x3d2>
 8019eb0:	2502      	movs	r5, #2
 8019eb2:	e7f2      	b.n	8019e9a <_dtoa_r+0x36a>
 8019eb4:	07f9      	lsls	r1, r7, #31
 8019eb6:	d508      	bpl.n	8019eca <_dtoa_r+0x39a>
 8019eb8:	4640      	mov	r0, r8
 8019eba:	4649      	mov	r1, r9
 8019ebc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019ec0:	f7e6 fbb2 	bl	8000628 <__aeabi_dmul>
 8019ec4:	3501      	adds	r5, #1
 8019ec6:	4680      	mov	r8, r0
 8019ec8:	4689      	mov	r9, r1
 8019eca:	107f      	asrs	r7, r7, #1
 8019ecc:	3608      	adds	r6, #8
 8019ece:	e7e5      	b.n	8019e9c <_dtoa_r+0x36c>
 8019ed0:	f000 809b 	beq.w	801a00a <_dtoa_r+0x4da>
 8019ed4:	9b00      	ldr	r3, [sp, #0]
 8019ed6:	4f9d      	ldr	r7, [pc, #628]	; (801a14c <_dtoa_r+0x61c>)
 8019ed8:	425e      	negs	r6, r3
 8019eda:	4b9b      	ldr	r3, [pc, #620]	; (801a148 <_dtoa_r+0x618>)
 8019edc:	f006 020f 	and.w	r2, r6, #15
 8019ee0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ee8:	ec51 0b19 	vmov	r0, r1, d9
 8019eec:	f7e6 fb9c 	bl	8000628 <__aeabi_dmul>
 8019ef0:	1136      	asrs	r6, r6, #4
 8019ef2:	4682      	mov	sl, r0
 8019ef4:	468b      	mov	fp, r1
 8019ef6:	2300      	movs	r3, #0
 8019ef8:	2502      	movs	r5, #2
 8019efa:	2e00      	cmp	r6, #0
 8019efc:	d17a      	bne.n	8019ff4 <_dtoa_r+0x4c4>
 8019efe:	2b00      	cmp	r3, #0
 8019f00:	d1d3      	bne.n	8019eaa <_dtoa_r+0x37a>
 8019f02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	f000 8082 	beq.w	801a00e <_dtoa_r+0x4de>
 8019f0a:	4b91      	ldr	r3, [pc, #580]	; (801a150 <_dtoa_r+0x620>)
 8019f0c:	2200      	movs	r2, #0
 8019f0e:	4650      	mov	r0, sl
 8019f10:	4659      	mov	r1, fp
 8019f12:	f7e6 fdfb 	bl	8000b0c <__aeabi_dcmplt>
 8019f16:	2800      	cmp	r0, #0
 8019f18:	d079      	beq.n	801a00e <_dtoa_r+0x4de>
 8019f1a:	9b03      	ldr	r3, [sp, #12]
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d076      	beq.n	801a00e <_dtoa_r+0x4de>
 8019f20:	9b02      	ldr	r3, [sp, #8]
 8019f22:	2b00      	cmp	r3, #0
 8019f24:	dd36      	ble.n	8019f94 <_dtoa_r+0x464>
 8019f26:	9b00      	ldr	r3, [sp, #0]
 8019f28:	4650      	mov	r0, sl
 8019f2a:	4659      	mov	r1, fp
 8019f2c:	1e5f      	subs	r7, r3, #1
 8019f2e:	2200      	movs	r2, #0
 8019f30:	4b88      	ldr	r3, [pc, #544]	; (801a154 <_dtoa_r+0x624>)
 8019f32:	f7e6 fb79 	bl	8000628 <__aeabi_dmul>
 8019f36:	9e02      	ldr	r6, [sp, #8]
 8019f38:	4682      	mov	sl, r0
 8019f3a:	468b      	mov	fp, r1
 8019f3c:	3501      	adds	r5, #1
 8019f3e:	4628      	mov	r0, r5
 8019f40:	f7e6 fb08 	bl	8000554 <__aeabi_i2d>
 8019f44:	4652      	mov	r2, sl
 8019f46:	465b      	mov	r3, fp
 8019f48:	f7e6 fb6e 	bl	8000628 <__aeabi_dmul>
 8019f4c:	4b82      	ldr	r3, [pc, #520]	; (801a158 <_dtoa_r+0x628>)
 8019f4e:	2200      	movs	r2, #0
 8019f50:	f7e6 f9b4 	bl	80002bc <__adddf3>
 8019f54:	46d0      	mov	r8, sl
 8019f56:	46d9      	mov	r9, fp
 8019f58:	4682      	mov	sl, r0
 8019f5a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8019f5e:	2e00      	cmp	r6, #0
 8019f60:	d158      	bne.n	801a014 <_dtoa_r+0x4e4>
 8019f62:	4b7e      	ldr	r3, [pc, #504]	; (801a15c <_dtoa_r+0x62c>)
 8019f64:	2200      	movs	r2, #0
 8019f66:	4640      	mov	r0, r8
 8019f68:	4649      	mov	r1, r9
 8019f6a:	f7e6 f9a5 	bl	80002b8 <__aeabi_dsub>
 8019f6e:	4652      	mov	r2, sl
 8019f70:	465b      	mov	r3, fp
 8019f72:	4680      	mov	r8, r0
 8019f74:	4689      	mov	r9, r1
 8019f76:	f7e6 fde7 	bl	8000b48 <__aeabi_dcmpgt>
 8019f7a:	2800      	cmp	r0, #0
 8019f7c:	f040 8295 	bne.w	801a4aa <_dtoa_r+0x97a>
 8019f80:	4652      	mov	r2, sl
 8019f82:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8019f86:	4640      	mov	r0, r8
 8019f88:	4649      	mov	r1, r9
 8019f8a:	f7e6 fdbf 	bl	8000b0c <__aeabi_dcmplt>
 8019f8e:	2800      	cmp	r0, #0
 8019f90:	f040 8289 	bne.w	801a4a6 <_dtoa_r+0x976>
 8019f94:	ec5b ab19 	vmov	sl, fp, d9
 8019f98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019f9a:	2b00      	cmp	r3, #0
 8019f9c:	f2c0 8148 	blt.w	801a230 <_dtoa_r+0x700>
 8019fa0:	9a00      	ldr	r2, [sp, #0]
 8019fa2:	2a0e      	cmp	r2, #14
 8019fa4:	f300 8144 	bgt.w	801a230 <_dtoa_r+0x700>
 8019fa8:	4b67      	ldr	r3, [pc, #412]	; (801a148 <_dtoa_r+0x618>)
 8019faa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019fae:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019fb4:	2b00      	cmp	r3, #0
 8019fb6:	f280 80d5 	bge.w	801a164 <_dtoa_r+0x634>
 8019fba:	9b03      	ldr	r3, [sp, #12]
 8019fbc:	2b00      	cmp	r3, #0
 8019fbe:	f300 80d1 	bgt.w	801a164 <_dtoa_r+0x634>
 8019fc2:	f040 826f 	bne.w	801a4a4 <_dtoa_r+0x974>
 8019fc6:	4b65      	ldr	r3, [pc, #404]	; (801a15c <_dtoa_r+0x62c>)
 8019fc8:	2200      	movs	r2, #0
 8019fca:	4640      	mov	r0, r8
 8019fcc:	4649      	mov	r1, r9
 8019fce:	f7e6 fb2b 	bl	8000628 <__aeabi_dmul>
 8019fd2:	4652      	mov	r2, sl
 8019fd4:	465b      	mov	r3, fp
 8019fd6:	f7e6 fdad 	bl	8000b34 <__aeabi_dcmpge>
 8019fda:	9e03      	ldr	r6, [sp, #12]
 8019fdc:	4637      	mov	r7, r6
 8019fde:	2800      	cmp	r0, #0
 8019fe0:	f040 8245 	bne.w	801a46e <_dtoa_r+0x93e>
 8019fe4:	9d01      	ldr	r5, [sp, #4]
 8019fe6:	2331      	movs	r3, #49	; 0x31
 8019fe8:	f805 3b01 	strb.w	r3, [r5], #1
 8019fec:	9b00      	ldr	r3, [sp, #0]
 8019fee:	3301      	adds	r3, #1
 8019ff0:	9300      	str	r3, [sp, #0]
 8019ff2:	e240      	b.n	801a476 <_dtoa_r+0x946>
 8019ff4:	07f2      	lsls	r2, r6, #31
 8019ff6:	d505      	bpl.n	801a004 <_dtoa_r+0x4d4>
 8019ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019ffc:	f7e6 fb14 	bl	8000628 <__aeabi_dmul>
 801a000:	3501      	adds	r5, #1
 801a002:	2301      	movs	r3, #1
 801a004:	1076      	asrs	r6, r6, #1
 801a006:	3708      	adds	r7, #8
 801a008:	e777      	b.n	8019efa <_dtoa_r+0x3ca>
 801a00a:	2502      	movs	r5, #2
 801a00c:	e779      	b.n	8019f02 <_dtoa_r+0x3d2>
 801a00e:	9f00      	ldr	r7, [sp, #0]
 801a010:	9e03      	ldr	r6, [sp, #12]
 801a012:	e794      	b.n	8019f3e <_dtoa_r+0x40e>
 801a014:	9901      	ldr	r1, [sp, #4]
 801a016:	4b4c      	ldr	r3, [pc, #304]	; (801a148 <_dtoa_r+0x618>)
 801a018:	4431      	add	r1, r6
 801a01a:	910d      	str	r1, [sp, #52]	; 0x34
 801a01c:	9908      	ldr	r1, [sp, #32]
 801a01e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801a022:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a026:	2900      	cmp	r1, #0
 801a028:	d043      	beq.n	801a0b2 <_dtoa_r+0x582>
 801a02a:	494d      	ldr	r1, [pc, #308]	; (801a160 <_dtoa_r+0x630>)
 801a02c:	2000      	movs	r0, #0
 801a02e:	f7e6 fc25 	bl	800087c <__aeabi_ddiv>
 801a032:	4652      	mov	r2, sl
 801a034:	465b      	mov	r3, fp
 801a036:	f7e6 f93f 	bl	80002b8 <__aeabi_dsub>
 801a03a:	9d01      	ldr	r5, [sp, #4]
 801a03c:	4682      	mov	sl, r0
 801a03e:	468b      	mov	fp, r1
 801a040:	4649      	mov	r1, r9
 801a042:	4640      	mov	r0, r8
 801a044:	f7e6 fda0 	bl	8000b88 <__aeabi_d2iz>
 801a048:	4606      	mov	r6, r0
 801a04a:	f7e6 fa83 	bl	8000554 <__aeabi_i2d>
 801a04e:	4602      	mov	r2, r0
 801a050:	460b      	mov	r3, r1
 801a052:	4640      	mov	r0, r8
 801a054:	4649      	mov	r1, r9
 801a056:	f7e6 f92f 	bl	80002b8 <__aeabi_dsub>
 801a05a:	3630      	adds	r6, #48	; 0x30
 801a05c:	f805 6b01 	strb.w	r6, [r5], #1
 801a060:	4652      	mov	r2, sl
 801a062:	465b      	mov	r3, fp
 801a064:	4680      	mov	r8, r0
 801a066:	4689      	mov	r9, r1
 801a068:	f7e6 fd50 	bl	8000b0c <__aeabi_dcmplt>
 801a06c:	2800      	cmp	r0, #0
 801a06e:	d163      	bne.n	801a138 <_dtoa_r+0x608>
 801a070:	4642      	mov	r2, r8
 801a072:	464b      	mov	r3, r9
 801a074:	4936      	ldr	r1, [pc, #216]	; (801a150 <_dtoa_r+0x620>)
 801a076:	2000      	movs	r0, #0
 801a078:	f7e6 f91e 	bl	80002b8 <__aeabi_dsub>
 801a07c:	4652      	mov	r2, sl
 801a07e:	465b      	mov	r3, fp
 801a080:	f7e6 fd44 	bl	8000b0c <__aeabi_dcmplt>
 801a084:	2800      	cmp	r0, #0
 801a086:	f040 80b5 	bne.w	801a1f4 <_dtoa_r+0x6c4>
 801a08a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a08c:	429d      	cmp	r5, r3
 801a08e:	d081      	beq.n	8019f94 <_dtoa_r+0x464>
 801a090:	4b30      	ldr	r3, [pc, #192]	; (801a154 <_dtoa_r+0x624>)
 801a092:	2200      	movs	r2, #0
 801a094:	4650      	mov	r0, sl
 801a096:	4659      	mov	r1, fp
 801a098:	f7e6 fac6 	bl	8000628 <__aeabi_dmul>
 801a09c:	4b2d      	ldr	r3, [pc, #180]	; (801a154 <_dtoa_r+0x624>)
 801a09e:	4682      	mov	sl, r0
 801a0a0:	468b      	mov	fp, r1
 801a0a2:	4640      	mov	r0, r8
 801a0a4:	4649      	mov	r1, r9
 801a0a6:	2200      	movs	r2, #0
 801a0a8:	f7e6 fabe 	bl	8000628 <__aeabi_dmul>
 801a0ac:	4680      	mov	r8, r0
 801a0ae:	4689      	mov	r9, r1
 801a0b0:	e7c6      	b.n	801a040 <_dtoa_r+0x510>
 801a0b2:	4650      	mov	r0, sl
 801a0b4:	4659      	mov	r1, fp
 801a0b6:	f7e6 fab7 	bl	8000628 <__aeabi_dmul>
 801a0ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a0bc:	9d01      	ldr	r5, [sp, #4]
 801a0be:	930f      	str	r3, [sp, #60]	; 0x3c
 801a0c0:	4682      	mov	sl, r0
 801a0c2:	468b      	mov	fp, r1
 801a0c4:	4649      	mov	r1, r9
 801a0c6:	4640      	mov	r0, r8
 801a0c8:	f7e6 fd5e 	bl	8000b88 <__aeabi_d2iz>
 801a0cc:	4606      	mov	r6, r0
 801a0ce:	f7e6 fa41 	bl	8000554 <__aeabi_i2d>
 801a0d2:	3630      	adds	r6, #48	; 0x30
 801a0d4:	4602      	mov	r2, r0
 801a0d6:	460b      	mov	r3, r1
 801a0d8:	4640      	mov	r0, r8
 801a0da:	4649      	mov	r1, r9
 801a0dc:	f7e6 f8ec 	bl	80002b8 <__aeabi_dsub>
 801a0e0:	f805 6b01 	strb.w	r6, [r5], #1
 801a0e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a0e6:	429d      	cmp	r5, r3
 801a0e8:	4680      	mov	r8, r0
 801a0ea:	4689      	mov	r9, r1
 801a0ec:	f04f 0200 	mov.w	r2, #0
 801a0f0:	d124      	bne.n	801a13c <_dtoa_r+0x60c>
 801a0f2:	4b1b      	ldr	r3, [pc, #108]	; (801a160 <_dtoa_r+0x630>)
 801a0f4:	4650      	mov	r0, sl
 801a0f6:	4659      	mov	r1, fp
 801a0f8:	f7e6 f8e0 	bl	80002bc <__adddf3>
 801a0fc:	4602      	mov	r2, r0
 801a0fe:	460b      	mov	r3, r1
 801a100:	4640      	mov	r0, r8
 801a102:	4649      	mov	r1, r9
 801a104:	f7e6 fd20 	bl	8000b48 <__aeabi_dcmpgt>
 801a108:	2800      	cmp	r0, #0
 801a10a:	d173      	bne.n	801a1f4 <_dtoa_r+0x6c4>
 801a10c:	4652      	mov	r2, sl
 801a10e:	465b      	mov	r3, fp
 801a110:	4913      	ldr	r1, [pc, #76]	; (801a160 <_dtoa_r+0x630>)
 801a112:	2000      	movs	r0, #0
 801a114:	f7e6 f8d0 	bl	80002b8 <__aeabi_dsub>
 801a118:	4602      	mov	r2, r0
 801a11a:	460b      	mov	r3, r1
 801a11c:	4640      	mov	r0, r8
 801a11e:	4649      	mov	r1, r9
 801a120:	f7e6 fcf4 	bl	8000b0c <__aeabi_dcmplt>
 801a124:	2800      	cmp	r0, #0
 801a126:	f43f af35 	beq.w	8019f94 <_dtoa_r+0x464>
 801a12a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801a12c:	1e6b      	subs	r3, r5, #1
 801a12e:	930f      	str	r3, [sp, #60]	; 0x3c
 801a130:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801a134:	2b30      	cmp	r3, #48	; 0x30
 801a136:	d0f8      	beq.n	801a12a <_dtoa_r+0x5fa>
 801a138:	9700      	str	r7, [sp, #0]
 801a13a:	e049      	b.n	801a1d0 <_dtoa_r+0x6a0>
 801a13c:	4b05      	ldr	r3, [pc, #20]	; (801a154 <_dtoa_r+0x624>)
 801a13e:	f7e6 fa73 	bl	8000628 <__aeabi_dmul>
 801a142:	4680      	mov	r8, r0
 801a144:	4689      	mov	r9, r1
 801a146:	e7bd      	b.n	801a0c4 <_dtoa_r+0x594>
 801a148:	0801c510 	.word	0x0801c510
 801a14c:	0801c4e8 	.word	0x0801c4e8
 801a150:	3ff00000 	.word	0x3ff00000
 801a154:	40240000 	.word	0x40240000
 801a158:	401c0000 	.word	0x401c0000
 801a15c:	40140000 	.word	0x40140000
 801a160:	3fe00000 	.word	0x3fe00000
 801a164:	9d01      	ldr	r5, [sp, #4]
 801a166:	4656      	mov	r6, sl
 801a168:	465f      	mov	r7, fp
 801a16a:	4642      	mov	r2, r8
 801a16c:	464b      	mov	r3, r9
 801a16e:	4630      	mov	r0, r6
 801a170:	4639      	mov	r1, r7
 801a172:	f7e6 fb83 	bl	800087c <__aeabi_ddiv>
 801a176:	f7e6 fd07 	bl	8000b88 <__aeabi_d2iz>
 801a17a:	4682      	mov	sl, r0
 801a17c:	f7e6 f9ea 	bl	8000554 <__aeabi_i2d>
 801a180:	4642      	mov	r2, r8
 801a182:	464b      	mov	r3, r9
 801a184:	f7e6 fa50 	bl	8000628 <__aeabi_dmul>
 801a188:	4602      	mov	r2, r0
 801a18a:	460b      	mov	r3, r1
 801a18c:	4630      	mov	r0, r6
 801a18e:	4639      	mov	r1, r7
 801a190:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801a194:	f7e6 f890 	bl	80002b8 <__aeabi_dsub>
 801a198:	f805 6b01 	strb.w	r6, [r5], #1
 801a19c:	9e01      	ldr	r6, [sp, #4]
 801a19e:	9f03      	ldr	r7, [sp, #12]
 801a1a0:	1bae      	subs	r6, r5, r6
 801a1a2:	42b7      	cmp	r7, r6
 801a1a4:	4602      	mov	r2, r0
 801a1a6:	460b      	mov	r3, r1
 801a1a8:	d135      	bne.n	801a216 <_dtoa_r+0x6e6>
 801a1aa:	f7e6 f887 	bl	80002bc <__adddf3>
 801a1ae:	4642      	mov	r2, r8
 801a1b0:	464b      	mov	r3, r9
 801a1b2:	4606      	mov	r6, r0
 801a1b4:	460f      	mov	r7, r1
 801a1b6:	f7e6 fcc7 	bl	8000b48 <__aeabi_dcmpgt>
 801a1ba:	b9d0      	cbnz	r0, 801a1f2 <_dtoa_r+0x6c2>
 801a1bc:	4642      	mov	r2, r8
 801a1be:	464b      	mov	r3, r9
 801a1c0:	4630      	mov	r0, r6
 801a1c2:	4639      	mov	r1, r7
 801a1c4:	f7e6 fc98 	bl	8000af8 <__aeabi_dcmpeq>
 801a1c8:	b110      	cbz	r0, 801a1d0 <_dtoa_r+0x6a0>
 801a1ca:	f01a 0f01 	tst.w	sl, #1
 801a1ce:	d110      	bne.n	801a1f2 <_dtoa_r+0x6c2>
 801a1d0:	4620      	mov	r0, r4
 801a1d2:	ee18 1a10 	vmov	r1, s16
 801a1d6:	f000 fc07 	bl	801a9e8 <_Bfree>
 801a1da:	2300      	movs	r3, #0
 801a1dc:	9800      	ldr	r0, [sp, #0]
 801a1de:	702b      	strb	r3, [r5, #0]
 801a1e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a1e2:	3001      	adds	r0, #1
 801a1e4:	6018      	str	r0, [r3, #0]
 801a1e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a1e8:	2b00      	cmp	r3, #0
 801a1ea:	f43f acf1 	beq.w	8019bd0 <_dtoa_r+0xa0>
 801a1ee:	601d      	str	r5, [r3, #0]
 801a1f0:	e4ee      	b.n	8019bd0 <_dtoa_r+0xa0>
 801a1f2:	9f00      	ldr	r7, [sp, #0]
 801a1f4:	462b      	mov	r3, r5
 801a1f6:	461d      	mov	r5, r3
 801a1f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a1fc:	2a39      	cmp	r2, #57	; 0x39
 801a1fe:	d106      	bne.n	801a20e <_dtoa_r+0x6de>
 801a200:	9a01      	ldr	r2, [sp, #4]
 801a202:	429a      	cmp	r2, r3
 801a204:	d1f7      	bne.n	801a1f6 <_dtoa_r+0x6c6>
 801a206:	9901      	ldr	r1, [sp, #4]
 801a208:	2230      	movs	r2, #48	; 0x30
 801a20a:	3701      	adds	r7, #1
 801a20c:	700a      	strb	r2, [r1, #0]
 801a20e:	781a      	ldrb	r2, [r3, #0]
 801a210:	3201      	adds	r2, #1
 801a212:	701a      	strb	r2, [r3, #0]
 801a214:	e790      	b.n	801a138 <_dtoa_r+0x608>
 801a216:	4ba6      	ldr	r3, [pc, #664]	; (801a4b0 <_dtoa_r+0x980>)
 801a218:	2200      	movs	r2, #0
 801a21a:	f7e6 fa05 	bl	8000628 <__aeabi_dmul>
 801a21e:	2200      	movs	r2, #0
 801a220:	2300      	movs	r3, #0
 801a222:	4606      	mov	r6, r0
 801a224:	460f      	mov	r7, r1
 801a226:	f7e6 fc67 	bl	8000af8 <__aeabi_dcmpeq>
 801a22a:	2800      	cmp	r0, #0
 801a22c:	d09d      	beq.n	801a16a <_dtoa_r+0x63a>
 801a22e:	e7cf      	b.n	801a1d0 <_dtoa_r+0x6a0>
 801a230:	9a08      	ldr	r2, [sp, #32]
 801a232:	2a00      	cmp	r2, #0
 801a234:	f000 80d7 	beq.w	801a3e6 <_dtoa_r+0x8b6>
 801a238:	9a06      	ldr	r2, [sp, #24]
 801a23a:	2a01      	cmp	r2, #1
 801a23c:	f300 80ba 	bgt.w	801a3b4 <_dtoa_r+0x884>
 801a240:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a242:	2a00      	cmp	r2, #0
 801a244:	f000 80b2 	beq.w	801a3ac <_dtoa_r+0x87c>
 801a248:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801a24c:	9e07      	ldr	r6, [sp, #28]
 801a24e:	9d04      	ldr	r5, [sp, #16]
 801a250:	9a04      	ldr	r2, [sp, #16]
 801a252:	441a      	add	r2, r3
 801a254:	9204      	str	r2, [sp, #16]
 801a256:	9a05      	ldr	r2, [sp, #20]
 801a258:	2101      	movs	r1, #1
 801a25a:	441a      	add	r2, r3
 801a25c:	4620      	mov	r0, r4
 801a25e:	9205      	str	r2, [sp, #20]
 801a260:	f000 fc7a 	bl	801ab58 <__i2b>
 801a264:	4607      	mov	r7, r0
 801a266:	2d00      	cmp	r5, #0
 801a268:	dd0c      	ble.n	801a284 <_dtoa_r+0x754>
 801a26a:	9b05      	ldr	r3, [sp, #20]
 801a26c:	2b00      	cmp	r3, #0
 801a26e:	dd09      	ble.n	801a284 <_dtoa_r+0x754>
 801a270:	42ab      	cmp	r3, r5
 801a272:	9a04      	ldr	r2, [sp, #16]
 801a274:	bfa8      	it	ge
 801a276:	462b      	movge	r3, r5
 801a278:	1ad2      	subs	r2, r2, r3
 801a27a:	9204      	str	r2, [sp, #16]
 801a27c:	9a05      	ldr	r2, [sp, #20]
 801a27e:	1aed      	subs	r5, r5, r3
 801a280:	1ad3      	subs	r3, r2, r3
 801a282:	9305      	str	r3, [sp, #20]
 801a284:	9b07      	ldr	r3, [sp, #28]
 801a286:	b31b      	cbz	r3, 801a2d0 <_dtoa_r+0x7a0>
 801a288:	9b08      	ldr	r3, [sp, #32]
 801a28a:	2b00      	cmp	r3, #0
 801a28c:	f000 80af 	beq.w	801a3ee <_dtoa_r+0x8be>
 801a290:	2e00      	cmp	r6, #0
 801a292:	dd13      	ble.n	801a2bc <_dtoa_r+0x78c>
 801a294:	4639      	mov	r1, r7
 801a296:	4632      	mov	r2, r6
 801a298:	4620      	mov	r0, r4
 801a29a:	f000 fd1d 	bl	801acd8 <__pow5mult>
 801a29e:	ee18 2a10 	vmov	r2, s16
 801a2a2:	4601      	mov	r1, r0
 801a2a4:	4607      	mov	r7, r0
 801a2a6:	4620      	mov	r0, r4
 801a2a8:	f000 fc6c 	bl	801ab84 <__multiply>
 801a2ac:	ee18 1a10 	vmov	r1, s16
 801a2b0:	4680      	mov	r8, r0
 801a2b2:	4620      	mov	r0, r4
 801a2b4:	f000 fb98 	bl	801a9e8 <_Bfree>
 801a2b8:	ee08 8a10 	vmov	s16, r8
 801a2bc:	9b07      	ldr	r3, [sp, #28]
 801a2be:	1b9a      	subs	r2, r3, r6
 801a2c0:	d006      	beq.n	801a2d0 <_dtoa_r+0x7a0>
 801a2c2:	ee18 1a10 	vmov	r1, s16
 801a2c6:	4620      	mov	r0, r4
 801a2c8:	f000 fd06 	bl	801acd8 <__pow5mult>
 801a2cc:	ee08 0a10 	vmov	s16, r0
 801a2d0:	2101      	movs	r1, #1
 801a2d2:	4620      	mov	r0, r4
 801a2d4:	f000 fc40 	bl	801ab58 <__i2b>
 801a2d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a2da:	2b00      	cmp	r3, #0
 801a2dc:	4606      	mov	r6, r0
 801a2de:	f340 8088 	ble.w	801a3f2 <_dtoa_r+0x8c2>
 801a2e2:	461a      	mov	r2, r3
 801a2e4:	4601      	mov	r1, r0
 801a2e6:	4620      	mov	r0, r4
 801a2e8:	f000 fcf6 	bl	801acd8 <__pow5mult>
 801a2ec:	9b06      	ldr	r3, [sp, #24]
 801a2ee:	2b01      	cmp	r3, #1
 801a2f0:	4606      	mov	r6, r0
 801a2f2:	f340 8081 	ble.w	801a3f8 <_dtoa_r+0x8c8>
 801a2f6:	f04f 0800 	mov.w	r8, #0
 801a2fa:	6933      	ldr	r3, [r6, #16]
 801a2fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801a300:	6918      	ldr	r0, [r3, #16]
 801a302:	f000 fbd9 	bl	801aab8 <__hi0bits>
 801a306:	f1c0 0020 	rsb	r0, r0, #32
 801a30a:	9b05      	ldr	r3, [sp, #20]
 801a30c:	4418      	add	r0, r3
 801a30e:	f010 001f 	ands.w	r0, r0, #31
 801a312:	f000 8092 	beq.w	801a43a <_dtoa_r+0x90a>
 801a316:	f1c0 0320 	rsb	r3, r0, #32
 801a31a:	2b04      	cmp	r3, #4
 801a31c:	f340 808a 	ble.w	801a434 <_dtoa_r+0x904>
 801a320:	f1c0 001c 	rsb	r0, r0, #28
 801a324:	9b04      	ldr	r3, [sp, #16]
 801a326:	4403      	add	r3, r0
 801a328:	9304      	str	r3, [sp, #16]
 801a32a:	9b05      	ldr	r3, [sp, #20]
 801a32c:	4403      	add	r3, r0
 801a32e:	4405      	add	r5, r0
 801a330:	9305      	str	r3, [sp, #20]
 801a332:	9b04      	ldr	r3, [sp, #16]
 801a334:	2b00      	cmp	r3, #0
 801a336:	dd07      	ble.n	801a348 <_dtoa_r+0x818>
 801a338:	ee18 1a10 	vmov	r1, s16
 801a33c:	461a      	mov	r2, r3
 801a33e:	4620      	mov	r0, r4
 801a340:	f000 fd24 	bl	801ad8c <__lshift>
 801a344:	ee08 0a10 	vmov	s16, r0
 801a348:	9b05      	ldr	r3, [sp, #20]
 801a34a:	2b00      	cmp	r3, #0
 801a34c:	dd05      	ble.n	801a35a <_dtoa_r+0x82a>
 801a34e:	4631      	mov	r1, r6
 801a350:	461a      	mov	r2, r3
 801a352:	4620      	mov	r0, r4
 801a354:	f000 fd1a 	bl	801ad8c <__lshift>
 801a358:	4606      	mov	r6, r0
 801a35a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a35c:	2b00      	cmp	r3, #0
 801a35e:	d06e      	beq.n	801a43e <_dtoa_r+0x90e>
 801a360:	ee18 0a10 	vmov	r0, s16
 801a364:	4631      	mov	r1, r6
 801a366:	f000 fd81 	bl	801ae6c <__mcmp>
 801a36a:	2800      	cmp	r0, #0
 801a36c:	da67      	bge.n	801a43e <_dtoa_r+0x90e>
 801a36e:	9b00      	ldr	r3, [sp, #0]
 801a370:	3b01      	subs	r3, #1
 801a372:	ee18 1a10 	vmov	r1, s16
 801a376:	9300      	str	r3, [sp, #0]
 801a378:	220a      	movs	r2, #10
 801a37a:	2300      	movs	r3, #0
 801a37c:	4620      	mov	r0, r4
 801a37e:	f000 fb55 	bl	801aa2c <__multadd>
 801a382:	9b08      	ldr	r3, [sp, #32]
 801a384:	ee08 0a10 	vmov	s16, r0
 801a388:	2b00      	cmp	r3, #0
 801a38a:	f000 81b1 	beq.w	801a6f0 <_dtoa_r+0xbc0>
 801a38e:	2300      	movs	r3, #0
 801a390:	4639      	mov	r1, r7
 801a392:	220a      	movs	r2, #10
 801a394:	4620      	mov	r0, r4
 801a396:	f000 fb49 	bl	801aa2c <__multadd>
 801a39a:	9b02      	ldr	r3, [sp, #8]
 801a39c:	2b00      	cmp	r3, #0
 801a39e:	4607      	mov	r7, r0
 801a3a0:	f300 808e 	bgt.w	801a4c0 <_dtoa_r+0x990>
 801a3a4:	9b06      	ldr	r3, [sp, #24]
 801a3a6:	2b02      	cmp	r3, #2
 801a3a8:	dc51      	bgt.n	801a44e <_dtoa_r+0x91e>
 801a3aa:	e089      	b.n	801a4c0 <_dtoa_r+0x990>
 801a3ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a3ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801a3b2:	e74b      	b.n	801a24c <_dtoa_r+0x71c>
 801a3b4:	9b03      	ldr	r3, [sp, #12]
 801a3b6:	1e5e      	subs	r6, r3, #1
 801a3b8:	9b07      	ldr	r3, [sp, #28]
 801a3ba:	42b3      	cmp	r3, r6
 801a3bc:	bfbf      	itttt	lt
 801a3be:	9b07      	ldrlt	r3, [sp, #28]
 801a3c0:	9607      	strlt	r6, [sp, #28]
 801a3c2:	1af2      	sublt	r2, r6, r3
 801a3c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801a3c6:	bfb6      	itet	lt
 801a3c8:	189b      	addlt	r3, r3, r2
 801a3ca:	1b9e      	subge	r6, r3, r6
 801a3cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 801a3ce:	9b03      	ldr	r3, [sp, #12]
 801a3d0:	bfb8      	it	lt
 801a3d2:	2600      	movlt	r6, #0
 801a3d4:	2b00      	cmp	r3, #0
 801a3d6:	bfb7      	itett	lt
 801a3d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801a3dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 801a3e0:	1a9d      	sublt	r5, r3, r2
 801a3e2:	2300      	movlt	r3, #0
 801a3e4:	e734      	b.n	801a250 <_dtoa_r+0x720>
 801a3e6:	9e07      	ldr	r6, [sp, #28]
 801a3e8:	9d04      	ldr	r5, [sp, #16]
 801a3ea:	9f08      	ldr	r7, [sp, #32]
 801a3ec:	e73b      	b.n	801a266 <_dtoa_r+0x736>
 801a3ee:	9a07      	ldr	r2, [sp, #28]
 801a3f0:	e767      	b.n	801a2c2 <_dtoa_r+0x792>
 801a3f2:	9b06      	ldr	r3, [sp, #24]
 801a3f4:	2b01      	cmp	r3, #1
 801a3f6:	dc18      	bgt.n	801a42a <_dtoa_r+0x8fa>
 801a3f8:	f1ba 0f00 	cmp.w	sl, #0
 801a3fc:	d115      	bne.n	801a42a <_dtoa_r+0x8fa>
 801a3fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a402:	b993      	cbnz	r3, 801a42a <_dtoa_r+0x8fa>
 801a404:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a408:	0d1b      	lsrs	r3, r3, #20
 801a40a:	051b      	lsls	r3, r3, #20
 801a40c:	b183      	cbz	r3, 801a430 <_dtoa_r+0x900>
 801a40e:	9b04      	ldr	r3, [sp, #16]
 801a410:	3301      	adds	r3, #1
 801a412:	9304      	str	r3, [sp, #16]
 801a414:	9b05      	ldr	r3, [sp, #20]
 801a416:	3301      	adds	r3, #1
 801a418:	9305      	str	r3, [sp, #20]
 801a41a:	f04f 0801 	mov.w	r8, #1
 801a41e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a420:	2b00      	cmp	r3, #0
 801a422:	f47f af6a 	bne.w	801a2fa <_dtoa_r+0x7ca>
 801a426:	2001      	movs	r0, #1
 801a428:	e76f      	b.n	801a30a <_dtoa_r+0x7da>
 801a42a:	f04f 0800 	mov.w	r8, #0
 801a42e:	e7f6      	b.n	801a41e <_dtoa_r+0x8ee>
 801a430:	4698      	mov	r8, r3
 801a432:	e7f4      	b.n	801a41e <_dtoa_r+0x8ee>
 801a434:	f43f af7d 	beq.w	801a332 <_dtoa_r+0x802>
 801a438:	4618      	mov	r0, r3
 801a43a:	301c      	adds	r0, #28
 801a43c:	e772      	b.n	801a324 <_dtoa_r+0x7f4>
 801a43e:	9b03      	ldr	r3, [sp, #12]
 801a440:	2b00      	cmp	r3, #0
 801a442:	dc37      	bgt.n	801a4b4 <_dtoa_r+0x984>
 801a444:	9b06      	ldr	r3, [sp, #24]
 801a446:	2b02      	cmp	r3, #2
 801a448:	dd34      	ble.n	801a4b4 <_dtoa_r+0x984>
 801a44a:	9b03      	ldr	r3, [sp, #12]
 801a44c:	9302      	str	r3, [sp, #8]
 801a44e:	9b02      	ldr	r3, [sp, #8]
 801a450:	b96b      	cbnz	r3, 801a46e <_dtoa_r+0x93e>
 801a452:	4631      	mov	r1, r6
 801a454:	2205      	movs	r2, #5
 801a456:	4620      	mov	r0, r4
 801a458:	f000 fae8 	bl	801aa2c <__multadd>
 801a45c:	4601      	mov	r1, r0
 801a45e:	4606      	mov	r6, r0
 801a460:	ee18 0a10 	vmov	r0, s16
 801a464:	f000 fd02 	bl	801ae6c <__mcmp>
 801a468:	2800      	cmp	r0, #0
 801a46a:	f73f adbb 	bgt.w	8019fe4 <_dtoa_r+0x4b4>
 801a46e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a470:	9d01      	ldr	r5, [sp, #4]
 801a472:	43db      	mvns	r3, r3
 801a474:	9300      	str	r3, [sp, #0]
 801a476:	f04f 0800 	mov.w	r8, #0
 801a47a:	4631      	mov	r1, r6
 801a47c:	4620      	mov	r0, r4
 801a47e:	f000 fab3 	bl	801a9e8 <_Bfree>
 801a482:	2f00      	cmp	r7, #0
 801a484:	f43f aea4 	beq.w	801a1d0 <_dtoa_r+0x6a0>
 801a488:	f1b8 0f00 	cmp.w	r8, #0
 801a48c:	d005      	beq.n	801a49a <_dtoa_r+0x96a>
 801a48e:	45b8      	cmp	r8, r7
 801a490:	d003      	beq.n	801a49a <_dtoa_r+0x96a>
 801a492:	4641      	mov	r1, r8
 801a494:	4620      	mov	r0, r4
 801a496:	f000 faa7 	bl	801a9e8 <_Bfree>
 801a49a:	4639      	mov	r1, r7
 801a49c:	4620      	mov	r0, r4
 801a49e:	f000 faa3 	bl	801a9e8 <_Bfree>
 801a4a2:	e695      	b.n	801a1d0 <_dtoa_r+0x6a0>
 801a4a4:	2600      	movs	r6, #0
 801a4a6:	4637      	mov	r7, r6
 801a4a8:	e7e1      	b.n	801a46e <_dtoa_r+0x93e>
 801a4aa:	9700      	str	r7, [sp, #0]
 801a4ac:	4637      	mov	r7, r6
 801a4ae:	e599      	b.n	8019fe4 <_dtoa_r+0x4b4>
 801a4b0:	40240000 	.word	0x40240000
 801a4b4:	9b08      	ldr	r3, [sp, #32]
 801a4b6:	2b00      	cmp	r3, #0
 801a4b8:	f000 80ca 	beq.w	801a650 <_dtoa_r+0xb20>
 801a4bc:	9b03      	ldr	r3, [sp, #12]
 801a4be:	9302      	str	r3, [sp, #8]
 801a4c0:	2d00      	cmp	r5, #0
 801a4c2:	dd05      	ble.n	801a4d0 <_dtoa_r+0x9a0>
 801a4c4:	4639      	mov	r1, r7
 801a4c6:	462a      	mov	r2, r5
 801a4c8:	4620      	mov	r0, r4
 801a4ca:	f000 fc5f 	bl	801ad8c <__lshift>
 801a4ce:	4607      	mov	r7, r0
 801a4d0:	f1b8 0f00 	cmp.w	r8, #0
 801a4d4:	d05b      	beq.n	801a58e <_dtoa_r+0xa5e>
 801a4d6:	6879      	ldr	r1, [r7, #4]
 801a4d8:	4620      	mov	r0, r4
 801a4da:	f000 fa45 	bl	801a968 <_Balloc>
 801a4de:	4605      	mov	r5, r0
 801a4e0:	b928      	cbnz	r0, 801a4ee <_dtoa_r+0x9be>
 801a4e2:	4b87      	ldr	r3, [pc, #540]	; (801a700 <_dtoa_r+0xbd0>)
 801a4e4:	4602      	mov	r2, r0
 801a4e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 801a4ea:	f7ff bb3b 	b.w	8019b64 <_dtoa_r+0x34>
 801a4ee:	693a      	ldr	r2, [r7, #16]
 801a4f0:	3202      	adds	r2, #2
 801a4f2:	0092      	lsls	r2, r2, #2
 801a4f4:	f107 010c 	add.w	r1, r7, #12
 801a4f8:	300c      	adds	r0, #12
 801a4fa:	f7fe fcc7 	bl	8018e8c <memcpy>
 801a4fe:	2201      	movs	r2, #1
 801a500:	4629      	mov	r1, r5
 801a502:	4620      	mov	r0, r4
 801a504:	f000 fc42 	bl	801ad8c <__lshift>
 801a508:	9b01      	ldr	r3, [sp, #4]
 801a50a:	f103 0901 	add.w	r9, r3, #1
 801a50e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801a512:	4413      	add	r3, r2
 801a514:	9305      	str	r3, [sp, #20]
 801a516:	f00a 0301 	and.w	r3, sl, #1
 801a51a:	46b8      	mov	r8, r7
 801a51c:	9304      	str	r3, [sp, #16]
 801a51e:	4607      	mov	r7, r0
 801a520:	4631      	mov	r1, r6
 801a522:	ee18 0a10 	vmov	r0, s16
 801a526:	f7ff fa77 	bl	8019a18 <quorem>
 801a52a:	4641      	mov	r1, r8
 801a52c:	9002      	str	r0, [sp, #8]
 801a52e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a532:	ee18 0a10 	vmov	r0, s16
 801a536:	f000 fc99 	bl	801ae6c <__mcmp>
 801a53a:	463a      	mov	r2, r7
 801a53c:	9003      	str	r0, [sp, #12]
 801a53e:	4631      	mov	r1, r6
 801a540:	4620      	mov	r0, r4
 801a542:	f000 fcaf 	bl	801aea4 <__mdiff>
 801a546:	68c2      	ldr	r2, [r0, #12]
 801a548:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 801a54c:	4605      	mov	r5, r0
 801a54e:	bb02      	cbnz	r2, 801a592 <_dtoa_r+0xa62>
 801a550:	4601      	mov	r1, r0
 801a552:	ee18 0a10 	vmov	r0, s16
 801a556:	f000 fc89 	bl	801ae6c <__mcmp>
 801a55a:	4602      	mov	r2, r0
 801a55c:	4629      	mov	r1, r5
 801a55e:	4620      	mov	r0, r4
 801a560:	9207      	str	r2, [sp, #28]
 801a562:	f000 fa41 	bl	801a9e8 <_Bfree>
 801a566:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801a56a:	ea43 0102 	orr.w	r1, r3, r2
 801a56e:	9b04      	ldr	r3, [sp, #16]
 801a570:	430b      	orrs	r3, r1
 801a572:	464d      	mov	r5, r9
 801a574:	d10f      	bne.n	801a596 <_dtoa_r+0xa66>
 801a576:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a57a:	d02a      	beq.n	801a5d2 <_dtoa_r+0xaa2>
 801a57c:	9b03      	ldr	r3, [sp, #12]
 801a57e:	2b00      	cmp	r3, #0
 801a580:	dd02      	ble.n	801a588 <_dtoa_r+0xa58>
 801a582:	9b02      	ldr	r3, [sp, #8]
 801a584:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 801a588:	f88b a000 	strb.w	sl, [fp]
 801a58c:	e775      	b.n	801a47a <_dtoa_r+0x94a>
 801a58e:	4638      	mov	r0, r7
 801a590:	e7ba      	b.n	801a508 <_dtoa_r+0x9d8>
 801a592:	2201      	movs	r2, #1
 801a594:	e7e2      	b.n	801a55c <_dtoa_r+0xa2c>
 801a596:	9b03      	ldr	r3, [sp, #12]
 801a598:	2b00      	cmp	r3, #0
 801a59a:	db04      	blt.n	801a5a6 <_dtoa_r+0xa76>
 801a59c:	9906      	ldr	r1, [sp, #24]
 801a59e:	430b      	orrs	r3, r1
 801a5a0:	9904      	ldr	r1, [sp, #16]
 801a5a2:	430b      	orrs	r3, r1
 801a5a4:	d122      	bne.n	801a5ec <_dtoa_r+0xabc>
 801a5a6:	2a00      	cmp	r2, #0
 801a5a8:	ddee      	ble.n	801a588 <_dtoa_r+0xa58>
 801a5aa:	ee18 1a10 	vmov	r1, s16
 801a5ae:	2201      	movs	r2, #1
 801a5b0:	4620      	mov	r0, r4
 801a5b2:	f000 fbeb 	bl	801ad8c <__lshift>
 801a5b6:	4631      	mov	r1, r6
 801a5b8:	ee08 0a10 	vmov	s16, r0
 801a5bc:	f000 fc56 	bl	801ae6c <__mcmp>
 801a5c0:	2800      	cmp	r0, #0
 801a5c2:	dc03      	bgt.n	801a5cc <_dtoa_r+0xa9c>
 801a5c4:	d1e0      	bne.n	801a588 <_dtoa_r+0xa58>
 801a5c6:	f01a 0f01 	tst.w	sl, #1
 801a5ca:	d0dd      	beq.n	801a588 <_dtoa_r+0xa58>
 801a5cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a5d0:	d1d7      	bne.n	801a582 <_dtoa_r+0xa52>
 801a5d2:	2339      	movs	r3, #57	; 0x39
 801a5d4:	f88b 3000 	strb.w	r3, [fp]
 801a5d8:	462b      	mov	r3, r5
 801a5da:	461d      	mov	r5, r3
 801a5dc:	3b01      	subs	r3, #1
 801a5de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a5e2:	2a39      	cmp	r2, #57	; 0x39
 801a5e4:	d071      	beq.n	801a6ca <_dtoa_r+0xb9a>
 801a5e6:	3201      	adds	r2, #1
 801a5e8:	701a      	strb	r2, [r3, #0]
 801a5ea:	e746      	b.n	801a47a <_dtoa_r+0x94a>
 801a5ec:	2a00      	cmp	r2, #0
 801a5ee:	dd07      	ble.n	801a600 <_dtoa_r+0xad0>
 801a5f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a5f4:	d0ed      	beq.n	801a5d2 <_dtoa_r+0xaa2>
 801a5f6:	f10a 0301 	add.w	r3, sl, #1
 801a5fa:	f88b 3000 	strb.w	r3, [fp]
 801a5fe:	e73c      	b.n	801a47a <_dtoa_r+0x94a>
 801a600:	9b05      	ldr	r3, [sp, #20]
 801a602:	f809 ac01 	strb.w	sl, [r9, #-1]
 801a606:	4599      	cmp	r9, r3
 801a608:	d047      	beq.n	801a69a <_dtoa_r+0xb6a>
 801a60a:	ee18 1a10 	vmov	r1, s16
 801a60e:	2300      	movs	r3, #0
 801a610:	220a      	movs	r2, #10
 801a612:	4620      	mov	r0, r4
 801a614:	f000 fa0a 	bl	801aa2c <__multadd>
 801a618:	45b8      	cmp	r8, r7
 801a61a:	ee08 0a10 	vmov	s16, r0
 801a61e:	f04f 0300 	mov.w	r3, #0
 801a622:	f04f 020a 	mov.w	r2, #10
 801a626:	4641      	mov	r1, r8
 801a628:	4620      	mov	r0, r4
 801a62a:	d106      	bne.n	801a63a <_dtoa_r+0xb0a>
 801a62c:	f000 f9fe 	bl	801aa2c <__multadd>
 801a630:	4680      	mov	r8, r0
 801a632:	4607      	mov	r7, r0
 801a634:	f109 0901 	add.w	r9, r9, #1
 801a638:	e772      	b.n	801a520 <_dtoa_r+0x9f0>
 801a63a:	f000 f9f7 	bl	801aa2c <__multadd>
 801a63e:	4639      	mov	r1, r7
 801a640:	4680      	mov	r8, r0
 801a642:	2300      	movs	r3, #0
 801a644:	220a      	movs	r2, #10
 801a646:	4620      	mov	r0, r4
 801a648:	f000 f9f0 	bl	801aa2c <__multadd>
 801a64c:	4607      	mov	r7, r0
 801a64e:	e7f1      	b.n	801a634 <_dtoa_r+0xb04>
 801a650:	9b03      	ldr	r3, [sp, #12]
 801a652:	9302      	str	r3, [sp, #8]
 801a654:	9d01      	ldr	r5, [sp, #4]
 801a656:	ee18 0a10 	vmov	r0, s16
 801a65a:	4631      	mov	r1, r6
 801a65c:	f7ff f9dc 	bl	8019a18 <quorem>
 801a660:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a664:	9b01      	ldr	r3, [sp, #4]
 801a666:	f805 ab01 	strb.w	sl, [r5], #1
 801a66a:	1aea      	subs	r2, r5, r3
 801a66c:	9b02      	ldr	r3, [sp, #8]
 801a66e:	4293      	cmp	r3, r2
 801a670:	dd09      	ble.n	801a686 <_dtoa_r+0xb56>
 801a672:	ee18 1a10 	vmov	r1, s16
 801a676:	2300      	movs	r3, #0
 801a678:	220a      	movs	r2, #10
 801a67a:	4620      	mov	r0, r4
 801a67c:	f000 f9d6 	bl	801aa2c <__multadd>
 801a680:	ee08 0a10 	vmov	s16, r0
 801a684:	e7e7      	b.n	801a656 <_dtoa_r+0xb26>
 801a686:	9b02      	ldr	r3, [sp, #8]
 801a688:	2b00      	cmp	r3, #0
 801a68a:	bfc8      	it	gt
 801a68c:	461d      	movgt	r5, r3
 801a68e:	9b01      	ldr	r3, [sp, #4]
 801a690:	bfd8      	it	le
 801a692:	2501      	movle	r5, #1
 801a694:	441d      	add	r5, r3
 801a696:	f04f 0800 	mov.w	r8, #0
 801a69a:	ee18 1a10 	vmov	r1, s16
 801a69e:	2201      	movs	r2, #1
 801a6a0:	4620      	mov	r0, r4
 801a6a2:	f000 fb73 	bl	801ad8c <__lshift>
 801a6a6:	4631      	mov	r1, r6
 801a6a8:	ee08 0a10 	vmov	s16, r0
 801a6ac:	f000 fbde 	bl	801ae6c <__mcmp>
 801a6b0:	2800      	cmp	r0, #0
 801a6b2:	dc91      	bgt.n	801a5d8 <_dtoa_r+0xaa8>
 801a6b4:	d102      	bne.n	801a6bc <_dtoa_r+0xb8c>
 801a6b6:	f01a 0f01 	tst.w	sl, #1
 801a6ba:	d18d      	bne.n	801a5d8 <_dtoa_r+0xaa8>
 801a6bc:	462b      	mov	r3, r5
 801a6be:	461d      	mov	r5, r3
 801a6c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a6c4:	2a30      	cmp	r2, #48	; 0x30
 801a6c6:	d0fa      	beq.n	801a6be <_dtoa_r+0xb8e>
 801a6c8:	e6d7      	b.n	801a47a <_dtoa_r+0x94a>
 801a6ca:	9a01      	ldr	r2, [sp, #4]
 801a6cc:	429a      	cmp	r2, r3
 801a6ce:	d184      	bne.n	801a5da <_dtoa_r+0xaaa>
 801a6d0:	9b00      	ldr	r3, [sp, #0]
 801a6d2:	3301      	adds	r3, #1
 801a6d4:	9300      	str	r3, [sp, #0]
 801a6d6:	2331      	movs	r3, #49	; 0x31
 801a6d8:	7013      	strb	r3, [r2, #0]
 801a6da:	e6ce      	b.n	801a47a <_dtoa_r+0x94a>
 801a6dc:	4b09      	ldr	r3, [pc, #36]	; (801a704 <_dtoa_r+0xbd4>)
 801a6de:	f7ff ba95 	b.w	8019c0c <_dtoa_r+0xdc>
 801a6e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a6e4:	2b00      	cmp	r3, #0
 801a6e6:	f47f aa6e 	bne.w	8019bc6 <_dtoa_r+0x96>
 801a6ea:	4b07      	ldr	r3, [pc, #28]	; (801a708 <_dtoa_r+0xbd8>)
 801a6ec:	f7ff ba8e 	b.w	8019c0c <_dtoa_r+0xdc>
 801a6f0:	9b02      	ldr	r3, [sp, #8]
 801a6f2:	2b00      	cmp	r3, #0
 801a6f4:	dcae      	bgt.n	801a654 <_dtoa_r+0xb24>
 801a6f6:	9b06      	ldr	r3, [sp, #24]
 801a6f8:	2b02      	cmp	r3, #2
 801a6fa:	f73f aea8 	bgt.w	801a44e <_dtoa_r+0x91e>
 801a6fe:	e7a9      	b.n	801a654 <_dtoa_r+0xb24>
 801a700:	0801c408 	.word	0x0801c408
 801a704:	0801c228 	.word	0x0801c228
 801a708:	0801c389 	.word	0x0801c389

0801a70c <std>:
 801a70c:	2300      	movs	r3, #0
 801a70e:	b510      	push	{r4, lr}
 801a710:	4604      	mov	r4, r0
 801a712:	e9c0 3300 	strd	r3, r3, [r0]
 801a716:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a71a:	6083      	str	r3, [r0, #8]
 801a71c:	8181      	strh	r1, [r0, #12]
 801a71e:	6643      	str	r3, [r0, #100]	; 0x64
 801a720:	81c2      	strh	r2, [r0, #14]
 801a722:	6183      	str	r3, [r0, #24]
 801a724:	4619      	mov	r1, r3
 801a726:	2208      	movs	r2, #8
 801a728:	305c      	adds	r0, #92	; 0x5c
 801a72a:	f7fe fbbd 	bl	8018ea8 <memset>
 801a72e:	4b05      	ldr	r3, [pc, #20]	; (801a744 <std+0x38>)
 801a730:	6263      	str	r3, [r4, #36]	; 0x24
 801a732:	4b05      	ldr	r3, [pc, #20]	; (801a748 <std+0x3c>)
 801a734:	62a3      	str	r3, [r4, #40]	; 0x28
 801a736:	4b05      	ldr	r3, [pc, #20]	; (801a74c <std+0x40>)
 801a738:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a73a:	4b05      	ldr	r3, [pc, #20]	; (801a750 <std+0x44>)
 801a73c:	6224      	str	r4, [r4, #32]
 801a73e:	6323      	str	r3, [r4, #48]	; 0x30
 801a740:	bd10      	pop	{r4, pc}
 801a742:	bf00      	nop
 801a744:	0801b609 	.word	0x0801b609
 801a748:	0801b62b 	.word	0x0801b62b
 801a74c:	0801b663 	.word	0x0801b663
 801a750:	0801b687 	.word	0x0801b687

0801a754 <_cleanup_r>:
 801a754:	4901      	ldr	r1, [pc, #4]	; (801a75c <_cleanup_r+0x8>)
 801a756:	f000 b8c1 	b.w	801a8dc <_fwalk_reent>
 801a75a:	bf00      	nop
 801a75c:	0801b98d 	.word	0x0801b98d

0801a760 <__sfmoreglue>:
 801a760:	b570      	push	{r4, r5, r6, lr}
 801a762:	2268      	movs	r2, #104	; 0x68
 801a764:	1e4d      	subs	r5, r1, #1
 801a766:	4355      	muls	r5, r2
 801a768:	460e      	mov	r6, r1
 801a76a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a76e:	f7fe fc0f 	bl	8018f90 <_malloc_r>
 801a772:	4604      	mov	r4, r0
 801a774:	b140      	cbz	r0, 801a788 <__sfmoreglue+0x28>
 801a776:	2100      	movs	r1, #0
 801a778:	e9c0 1600 	strd	r1, r6, [r0]
 801a77c:	300c      	adds	r0, #12
 801a77e:	60a0      	str	r0, [r4, #8]
 801a780:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a784:	f7fe fb90 	bl	8018ea8 <memset>
 801a788:	4620      	mov	r0, r4
 801a78a:	bd70      	pop	{r4, r5, r6, pc}

0801a78c <__sfp_lock_acquire>:
 801a78c:	4801      	ldr	r0, [pc, #4]	; (801a794 <__sfp_lock_acquire+0x8>)
 801a78e:	f000 b8ca 	b.w	801a926 <__retarget_lock_acquire_recursive>
 801a792:	bf00      	nop
 801a794:	20003039 	.word	0x20003039

0801a798 <__sfp_lock_release>:
 801a798:	4801      	ldr	r0, [pc, #4]	; (801a7a0 <__sfp_lock_release+0x8>)
 801a79a:	f000 b8c5 	b.w	801a928 <__retarget_lock_release_recursive>
 801a79e:	bf00      	nop
 801a7a0:	20003039 	.word	0x20003039

0801a7a4 <__sinit_lock_acquire>:
 801a7a4:	4801      	ldr	r0, [pc, #4]	; (801a7ac <__sinit_lock_acquire+0x8>)
 801a7a6:	f000 b8be 	b.w	801a926 <__retarget_lock_acquire_recursive>
 801a7aa:	bf00      	nop
 801a7ac:	2000303a 	.word	0x2000303a

0801a7b0 <__sinit_lock_release>:
 801a7b0:	4801      	ldr	r0, [pc, #4]	; (801a7b8 <__sinit_lock_release+0x8>)
 801a7b2:	f000 b8b9 	b.w	801a928 <__retarget_lock_release_recursive>
 801a7b6:	bf00      	nop
 801a7b8:	2000303a 	.word	0x2000303a

0801a7bc <__sinit>:
 801a7bc:	b510      	push	{r4, lr}
 801a7be:	4604      	mov	r4, r0
 801a7c0:	f7ff fff0 	bl	801a7a4 <__sinit_lock_acquire>
 801a7c4:	69a3      	ldr	r3, [r4, #24]
 801a7c6:	b11b      	cbz	r3, 801a7d0 <__sinit+0x14>
 801a7c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a7cc:	f7ff bff0 	b.w	801a7b0 <__sinit_lock_release>
 801a7d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a7d4:	6523      	str	r3, [r4, #80]	; 0x50
 801a7d6:	4b13      	ldr	r3, [pc, #76]	; (801a824 <__sinit+0x68>)
 801a7d8:	4a13      	ldr	r2, [pc, #76]	; (801a828 <__sinit+0x6c>)
 801a7da:	681b      	ldr	r3, [r3, #0]
 801a7dc:	62a2      	str	r2, [r4, #40]	; 0x28
 801a7de:	42a3      	cmp	r3, r4
 801a7e0:	bf04      	itt	eq
 801a7e2:	2301      	moveq	r3, #1
 801a7e4:	61a3      	streq	r3, [r4, #24]
 801a7e6:	4620      	mov	r0, r4
 801a7e8:	f000 f820 	bl	801a82c <__sfp>
 801a7ec:	6060      	str	r0, [r4, #4]
 801a7ee:	4620      	mov	r0, r4
 801a7f0:	f000 f81c 	bl	801a82c <__sfp>
 801a7f4:	60a0      	str	r0, [r4, #8]
 801a7f6:	4620      	mov	r0, r4
 801a7f8:	f000 f818 	bl	801a82c <__sfp>
 801a7fc:	2200      	movs	r2, #0
 801a7fe:	60e0      	str	r0, [r4, #12]
 801a800:	2104      	movs	r1, #4
 801a802:	6860      	ldr	r0, [r4, #4]
 801a804:	f7ff ff82 	bl	801a70c <std>
 801a808:	68a0      	ldr	r0, [r4, #8]
 801a80a:	2201      	movs	r2, #1
 801a80c:	2109      	movs	r1, #9
 801a80e:	f7ff ff7d 	bl	801a70c <std>
 801a812:	68e0      	ldr	r0, [r4, #12]
 801a814:	2202      	movs	r2, #2
 801a816:	2112      	movs	r1, #18
 801a818:	f7ff ff78 	bl	801a70c <std>
 801a81c:	2301      	movs	r3, #1
 801a81e:	61a3      	str	r3, [r4, #24]
 801a820:	e7d2      	b.n	801a7c8 <__sinit+0xc>
 801a822:	bf00      	nop
 801a824:	0801c214 	.word	0x0801c214
 801a828:	0801a755 	.word	0x0801a755

0801a82c <__sfp>:
 801a82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a82e:	4607      	mov	r7, r0
 801a830:	f7ff ffac 	bl	801a78c <__sfp_lock_acquire>
 801a834:	4b1e      	ldr	r3, [pc, #120]	; (801a8b0 <__sfp+0x84>)
 801a836:	681e      	ldr	r6, [r3, #0]
 801a838:	69b3      	ldr	r3, [r6, #24]
 801a83a:	b913      	cbnz	r3, 801a842 <__sfp+0x16>
 801a83c:	4630      	mov	r0, r6
 801a83e:	f7ff ffbd 	bl	801a7bc <__sinit>
 801a842:	3648      	adds	r6, #72	; 0x48
 801a844:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a848:	3b01      	subs	r3, #1
 801a84a:	d503      	bpl.n	801a854 <__sfp+0x28>
 801a84c:	6833      	ldr	r3, [r6, #0]
 801a84e:	b30b      	cbz	r3, 801a894 <__sfp+0x68>
 801a850:	6836      	ldr	r6, [r6, #0]
 801a852:	e7f7      	b.n	801a844 <__sfp+0x18>
 801a854:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a858:	b9d5      	cbnz	r5, 801a890 <__sfp+0x64>
 801a85a:	4b16      	ldr	r3, [pc, #88]	; (801a8b4 <__sfp+0x88>)
 801a85c:	60e3      	str	r3, [r4, #12]
 801a85e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a862:	6665      	str	r5, [r4, #100]	; 0x64
 801a864:	f000 f85e 	bl	801a924 <__retarget_lock_init_recursive>
 801a868:	f7ff ff96 	bl	801a798 <__sfp_lock_release>
 801a86c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a870:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a874:	6025      	str	r5, [r4, #0]
 801a876:	61a5      	str	r5, [r4, #24]
 801a878:	2208      	movs	r2, #8
 801a87a:	4629      	mov	r1, r5
 801a87c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a880:	f7fe fb12 	bl	8018ea8 <memset>
 801a884:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a888:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a88c:	4620      	mov	r0, r4
 801a88e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a890:	3468      	adds	r4, #104	; 0x68
 801a892:	e7d9      	b.n	801a848 <__sfp+0x1c>
 801a894:	2104      	movs	r1, #4
 801a896:	4638      	mov	r0, r7
 801a898:	f7ff ff62 	bl	801a760 <__sfmoreglue>
 801a89c:	4604      	mov	r4, r0
 801a89e:	6030      	str	r0, [r6, #0]
 801a8a0:	2800      	cmp	r0, #0
 801a8a2:	d1d5      	bne.n	801a850 <__sfp+0x24>
 801a8a4:	f7ff ff78 	bl	801a798 <__sfp_lock_release>
 801a8a8:	230c      	movs	r3, #12
 801a8aa:	603b      	str	r3, [r7, #0]
 801a8ac:	e7ee      	b.n	801a88c <__sfp+0x60>
 801a8ae:	bf00      	nop
 801a8b0:	0801c214 	.word	0x0801c214
 801a8b4:	ffff0001 	.word	0xffff0001

0801a8b8 <fiprintf>:
 801a8b8:	b40e      	push	{r1, r2, r3}
 801a8ba:	b503      	push	{r0, r1, lr}
 801a8bc:	4601      	mov	r1, r0
 801a8be:	ab03      	add	r3, sp, #12
 801a8c0:	4805      	ldr	r0, [pc, #20]	; (801a8d8 <fiprintf+0x20>)
 801a8c2:	f853 2b04 	ldr.w	r2, [r3], #4
 801a8c6:	6800      	ldr	r0, [r0, #0]
 801a8c8:	9301      	str	r3, [sp, #4]
 801a8ca:	f000 fd6d 	bl	801b3a8 <_vfiprintf_r>
 801a8ce:	b002      	add	sp, #8
 801a8d0:	f85d eb04 	ldr.w	lr, [sp], #4
 801a8d4:	b003      	add	sp, #12
 801a8d6:	4770      	bx	lr
 801a8d8:	20000190 	.word	0x20000190

0801a8dc <_fwalk_reent>:
 801a8dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a8e0:	4606      	mov	r6, r0
 801a8e2:	4688      	mov	r8, r1
 801a8e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a8e8:	2700      	movs	r7, #0
 801a8ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a8ee:	f1b9 0901 	subs.w	r9, r9, #1
 801a8f2:	d505      	bpl.n	801a900 <_fwalk_reent+0x24>
 801a8f4:	6824      	ldr	r4, [r4, #0]
 801a8f6:	2c00      	cmp	r4, #0
 801a8f8:	d1f7      	bne.n	801a8ea <_fwalk_reent+0xe>
 801a8fa:	4638      	mov	r0, r7
 801a8fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a900:	89ab      	ldrh	r3, [r5, #12]
 801a902:	2b01      	cmp	r3, #1
 801a904:	d907      	bls.n	801a916 <_fwalk_reent+0x3a>
 801a906:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a90a:	3301      	adds	r3, #1
 801a90c:	d003      	beq.n	801a916 <_fwalk_reent+0x3a>
 801a90e:	4629      	mov	r1, r5
 801a910:	4630      	mov	r0, r6
 801a912:	47c0      	blx	r8
 801a914:	4307      	orrs	r7, r0
 801a916:	3568      	adds	r5, #104	; 0x68
 801a918:	e7e9      	b.n	801a8ee <_fwalk_reent+0x12>
	...

0801a91c <_localeconv_r>:
 801a91c:	4800      	ldr	r0, [pc, #0]	; (801a920 <_localeconv_r+0x4>)
 801a91e:	4770      	bx	lr
 801a920:	200002e4 	.word	0x200002e4

0801a924 <__retarget_lock_init_recursive>:
 801a924:	4770      	bx	lr

0801a926 <__retarget_lock_acquire_recursive>:
 801a926:	4770      	bx	lr

0801a928 <__retarget_lock_release_recursive>:
 801a928:	4770      	bx	lr

0801a92a <__ascii_mbtowc>:
 801a92a:	b082      	sub	sp, #8
 801a92c:	b901      	cbnz	r1, 801a930 <__ascii_mbtowc+0x6>
 801a92e:	a901      	add	r1, sp, #4
 801a930:	b142      	cbz	r2, 801a944 <__ascii_mbtowc+0x1a>
 801a932:	b14b      	cbz	r3, 801a948 <__ascii_mbtowc+0x1e>
 801a934:	7813      	ldrb	r3, [r2, #0]
 801a936:	600b      	str	r3, [r1, #0]
 801a938:	7812      	ldrb	r2, [r2, #0]
 801a93a:	1e10      	subs	r0, r2, #0
 801a93c:	bf18      	it	ne
 801a93e:	2001      	movne	r0, #1
 801a940:	b002      	add	sp, #8
 801a942:	4770      	bx	lr
 801a944:	4610      	mov	r0, r2
 801a946:	e7fb      	b.n	801a940 <__ascii_mbtowc+0x16>
 801a948:	f06f 0001 	mvn.w	r0, #1
 801a94c:	e7f8      	b.n	801a940 <__ascii_mbtowc+0x16>
	...

0801a950 <__malloc_lock>:
 801a950:	4801      	ldr	r0, [pc, #4]	; (801a958 <__malloc_lock+0x8>)
 801a952:	f7ff bfe8 	b.w	801a926 <__retarget_lock_acquire_recursive>
 801a956:	bf00      	nop
 801a958:	20003038 	.word	0x20003038

0801a95c <__malloc_unlock>:
 801a95c:	4801      	ldr	r0, [pc, #4]	; (801a964 <__malloc_unlock+0x8>)
 801a95e:	f7ff bfe3 	b.w	801a928 <__retarget_lock_release_recursive>
 801a962:	bf00      	nop
 801a964:	20003038 	.word	0x20003038

0801a968 <_Balloc>:
 801a968:	b570      	push	{r4, r5, r6, lr}
 801a96a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801a96c:	4604      	mov	r4, r0
 801a96e:	460d      	mov	r5, r1
 801a970:	b976      	cbnz	r6, 801a990 <_Balloc+0x28>
 801a972:	2010      	movs	r0, #16
 801a974:	f7fe fa82 	bl	8018e7c <malloc>
 801a978:	4602      	mov	r2, r0
 801a97a:	6260      	str	r0, [r4, #36]	; 0x24
 801a97c:	b920      	cbnz	r0, 801a988 <_Balloc+0x20>
 801a97e:	4b18      	ldr	r3, [pc, #96]	; (801a9e0 <_Balloc+0x78>)
 801a980:	4818      	ldr	r0, [pc, #96]	; (801a9e4 <_Balloc+0x7c>)
 801a982:	2166      	movs	r1, #102	; 0x66
 801a984:	f7ff f82a 	bl	80199dc <__assert_func>
 801a988:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a98c:	6006      	str	r6, [r0, #0]
 801a98e:	60c6      	str	r6, [r0, #12]
 801a990:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801a992:	68f3      	ldr	r3, [r6, #12]
 801a994:	b183      	cbz	r3, 801a9b8 <_Balloc+0x50>
 801a996:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a998:	68db      	ldr	r3, [r3, #12]
 801a99a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a99e:	b9b8      	cbnz	r0, 801a9d0 <_Balloc+0x68>
 801a9a0:	2101      	movs	r1, #1
 801a9a2:	fa01 f605 	lsl.w	r6, r1, r5
 801a9a6:	1d72      	adds	r2, r6, #5
 801a9a8:	0092      	lsls	r2, r2, #2
 801a9aa:	4620      	mov	r0, r4
 801a9ac:	f000 fb60 	bl	801b070 <_calloc_r>
 801a9b0:	b160      	cbz	r0, 801a9cc <_Balloc+0x64>
 801a9b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a9b6:	e00e      	b.n	801a9d6 <_Balloc+0x6e>
 801a9b8:	2221      	movs	r2, #33	; 0x21
 801a9ba:	2104      	movs	r1, #4
 801a9bc:	4620      	mov	r0, r4
 801a9be:	f000 fb57 	bl	801b070 <_calloc_r>
 801a9c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a9c4:	60f0      	str	r0, [r6, #12]
 801a9c6:	68db      	ldr	r3, [r3, #12]
 801a9c8:	2b00      	cmp	r3, #0
 801a9ca:	d1e4      	bne.n	801a996 <_Balloc+0x2e>
 801a9cc:	2000      	movs	r0, #0
 801a9ce:	bd70      	pop	{r4, r5, r6, pc}
 801a9d0:	6802      	ldr	r2, [r0, #0]
 801a9d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a9d6:	2300      	movs	r3, #0
 801a9d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a9dc:	e7f7      	b.n	801a9ce <_Balloc+0x66>
 801a9de:	bf00      	nop
 801a9e0:	0801c396 	.word	0x0801c396
 801a9e4:	0801c486 	.word	0x0801c486

0801a9e8 <_Bfree>:
 801a9e8:	b570      	push	{r4, r5, r6, lr}
 801a9ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801a9ec:	4605      	mov	r5, r0
 801a9ee:	460c      	mov	r4, r1
 801a9f0:	b976      	cbnz	r6, 801aa10 <_Bfree+0x28>
 801a9f2:	2010      	movs	r0, #16
 801a9f4:	f7fe fa42 	bl	8018e7c <malloc>
 801a9f8:	4602      	mov	r2, r0
 801a9fa:	6268      	str	r0, [r5, #36]	; 0x24
 801a9fc:	b920      	cbnz	r0, 801aa08 <_Bfree+0x20>
 801a9fe:	4b09      	ldr	r3, [pc, #36]	; (801aa24 <_Bfree+0x3c>)
 801aa00:	4809      	ldr	r0, [pc, #36]	; (801aa28 <_Bfree+0x40>)
 801aa02:	218a      	movs	r1, #138	; 0x8a
 801aa04:	f7fe ffea 	bl	80199dc <__assert_func>
 801aa08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aa0c:	6006      	str	r6, [r0, #0]
 801aa0e:	60c6      	str	r6, [r0, #12]
 801aa10:	b13c      	cbz	r4, 801aa22 <_Bfree+0x3a>
 801aa12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801aa14:	6862      	ldr	r2, [r4, #4]
 801aa16:	68db      	ldr	r3, [r3, #12]
 801aa18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801aa1c:	6021      	str	r1, [r4, #0]
 801aa1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801aa22:	bd70      	pop	{r4, r5, r6, pc}
 801aa24:	0801c396 	.word	0x0801c396
 801aa28:	0801c486 	.word	0x0801c486

0801aa2c <__multadd>:
 801aa2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aa30:	690d      	ldr	r5, [r1, #16]
 801aa32:	4607      	mov	r7, r0
 801aa34:	460c      	mov	r4, r1
 801aa36:	461e      	mov	r6, r3
 801aa38:	f101 0c14 	add.w	ip, r1, #20
 801aa3c:	2000      	movs	r0, #0
 801aa3e:	f8dc 3000 	ldr.w	r3, [ip]
 801aa42:	b299      	uxth	r1, r3
 801aa44:	fb02 6101 	mla	r1, r2, r1, r6
 801aa48:	0c1e      	lsrs	r6, r3, #16
 801aa4a:	0c0b      	lsrs	r3, r1, #16
 801aa4c:	fb02 3306 	mla	r3, r2, r6, r3
 801aa50:	b289      	uxth	r1, r1
 801aa52:	3001      	adds	r0, #1
 801aa54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801aa58:	4285      	cmp	r5, r0
 801aa5a:	f84c 1b04 	str.w	r1, [ip], #4
 801aa5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801aa62:	dcec      	bgt.n	801aa3e <__multadd+0x12>
 801aa64:	b30e      	cbz	r6, 801aaaa <__multadd+0x7e>
 801aa66:	68a3      	ldr	r3, [r4, #8]
 801aa68:	42ab      	cmp	r3, r5
 801aa6a:	dc19      	bgt.n	801aaa0 <__multadd+0x74>
 801aa6c:	6861      	ldr	r1, [r4, #4]
 801aa6e:	4638      	mov	r0, r7
 801aa70:	3101      	adds	r1, #1
 801aa72:	f7ff ff79 	bl	801a968 <_Balloc>
 801aa76:	4680      	mov	r8, r0
 801aa78:	b928      	cbnz	r0, 801aa86 <__multadd+0x5a>
 801aa7a:	4602      	mov	r2, r0
 801aa7c:	4b0c      	ldr	r3, [pc, #48]	; (801aab0 <__multadd+0x84>)
 801aa7e:	480d      	ldr	r0, [pc, #52]	; (801aab4 <__multadd+0x88>)
 801aa80:	21b5      	movs	r1, #181	; 0xb5
 801aa82:	f7fe ffab 	bl	80199dc <__assert_func>
 801aa86:	6922      	ldr	r2, [r4, #16]
 801aa88:	3202      	adds	r2, #2
 801aa8a:	f104 010c 	add.w	r1, r4, #12
 801aa8e:	0092      	lsls	r2, r2, #2
 801aa90:	300c      	adds	r0, #12
 801aa92:	f7fe f9fb 	bl	8018e8c <memcpy>
 801aa96:	4621      	mov	r1, r4
 801aa98:	4638      	mov	r0, r7
 801aa9a:	f7ff ffa5 	bl	801a9e8 <_Bfree>
 801aa9e:	4644      	mov	r4, r8
 801aaa0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801aaa4:	3501      	adds	r5, #1
 801aaa6:	615e      	str	r6, [r3, #20]
 801aaa8:	6125      	str	r5, [r4, #16]
 801aaaa:	4620      	mov	r0, r4
 801aaac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aab0:	0801c408 	.word	0x0801c408
 801aab4:	0801c486 	.word	0x0801c486

0801aab8 <__hi0bits>:
 801aab8:	0c03      	lsrs	r3, r0, #16
 801aaba:	041b      	lsls	r3, r3, #16
 801aabc:	b9d3      	cbnz	r3, 801aaf4 <__hi0bits+0x3c>
 801aabe:	0400      	lsls	r0, r0, #16
 801aac0:	2310      	movs	r3, #16
 801aac2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801aac6:	bf04      	itt	eq
 801aac8:	0200      	lsleq	r0, r0, #8
 801aaca:	3308      	addeq	r3, #8
 801aacc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801aad0:	bf04      	itt	eq
 801aad2:	0100      	lsleq	r0, r0, #4
 801aad4:	3304      	addeq	r3, #4
 801aad6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801aada:	bf04      	itt	eq
 801aadc:	0080      	lsleq	r0, r0, #2
 801aade:	3302      	addeq	r3, #2
 801aae0:	2800      	cmp	r0, #0
 801aae2:	db05      	blt.n	801aaf0 <__hi0bits+0x38>
 801aae4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801aae8:	f103 0301 	add.w	r3, r3, #1
 801aaec:	bf08      	it	eq
 801aaee:	2320      	moveq	r3, #32
 801aaf0:	4618      	mov	r0, r3
 801aaf2:	4770      	bx	lr
 801aaf4:	2300      	movs	r3, #0
 801aaf6:	e7e4      	b.n	801aac2 <__hi0bits+0xa>

0801aaf8 <__lo0bits>:
 801aaf8:	6803      	ldr	r3, [r0, #0]
 801aafa:	f013 0207 	ands.w	r2, r3, #7
 801aafe:	4601      	mov	r1, r0
 801ab00:	d00b      	beq.n	801ab1a <__lo0bits+0x22>
 801ab02:	07da      	lsls	r2, r3, #31
 801ab04:	d423      	bmi.n	801ab4e <__lo0bits+0x56>
 801ab06:	0798      	lsls	r0, r3, #30
 801ab08:	bf49      	itett	mi
 801ab0a:	085b      	lsrmi	r3, r3, #1
 801ab0c:	089b      	lsrpl	r3, r3, #2
 801ab0e:	2001      	movmi	r0, #1
 801ab10:	600b      	strmi	r3, [r1, #0]
 801ab12:	bf5c      	itt	pl
 801ab14:	600b      	strpl	r3, [r1, #0]
 801ab16:	2002      	movpl	r0, #2
 801ab18:	4770      	bx	lr
 801ab1a:	b298      	uxth	r0, r3
 801ab1c:	b9a8      	cbnz	r0, 801ab4a <__lo0bits+0x52>
 801ab1e:	0c1b      	lsrs	r3, r3, #16
 801ab20:	2010      	movs	r0, #16
 801ab22:	b2da      	uxtb	r2, r3
 801ab24:	b90a      	cbnz	r2, 801ab2a <__lo0bits+0x32>
 801ab26:	3008      	adds	r0, #8
 801ab28:	0a1b      	lsrs	r3, r3, #8
 801ab2a:	071a      	lsls	r2, r3, #28
 801ab2c:	bf04      	itt	eq
 801ab2e:	091b      	lsreq	r3, r3, #4
 801ab30:	3004      	addeq	r0, #4
 801ab32:	079a      	lsls	r2, r3, #30
 801ab34:	bf04      	itt	eq
 801ab36:	089b      	lsreq	r3, r3, #2
 801ab38:	3002      	addeq	r0, #2
 801ab3a:	07da      	lsls	r2, r3, #31
 801ab3c:	d403      	bmi.n	801ab46 <__lo0bits+0x4e>
 801ab3e:	085b      	lsrs	r3, r3, #1
 801ab40:	f100 0001 	add.w	r0, r0, #1
 801ab44:	d005      	beq.n	801ab52 <__lo0bits+0x5a>
 801ab46:	600b      	str	r3, [r1, #0]
 801ab48:	4770      	bx	lr
 801ab4a:	4610      	mov	r0, r2
 801ab4c:	e7e9      	b.n	801ab22 <__lo0bits+0x2a>
 801ab4e:	2000      	movs	r0, #0
 801ab50:	4770      	bx	lr
 801ab52:	2020      	movs	r0, #32
 801ab54:	4770      	bx	lr
	...

0801ab58 <__i2b>:
 801ab58:	b510      	push	{r4, lr}
 801ab5a:	460c      	mov	r4, r1
 801ab5c:	2101      	movs	r1, #1
 801ab5e:	f7ff ff03 	bl	801a968 <_Balloc>
 801ab62:	4602      	mov	r2, r0
 801ab64:	b928      	cbnz	r0, 801ab72 <__i2b+0x1a>
 801ab66:	4b05      	ldr	r3, [pc, #20]	; (801ab7c <__i2b+0x24>)
 801ab68:	4805      	ldr	r0, [pc, #20]	; (801ab80 <__i2b+0x28>)
 801ab6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801ab6e:	f7fe ff35 	bl	80199dc <__assert_func>
 801ab72:	2301      	movs	r3, #1
 801ab74:	6144      	str	r4, [r0, #20]
 801ab76:	6103      	str	r3, [r0, #16]
 801ab78:	bd10      	pop	{r4, pc}
 801ab7a:	bf00      	nop
 801ab7c:	0801c408 	.word	0x0801c408
 801ab80:	0801c486 	.word	0x0801c486

0801ab84 <__multiply>:
 801ab84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab88:	4691      	mov	r9, r2
 801ab8a:	690a      	ldr	r2, [r1, #16]
 801ab8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801ab90:	429a      	cmp	r2, r3
 801ab92:	bfb8      	it	lt
 801ab94:	460b      	movlt	r3, r1
 801ab96:	460c      	mov	r4, r1
 801ab98:	bfbc      	itt	lt
 801ab9a:	464c      	movlt	r4, r9
 801ab9c:	4699      	movlt	r9, r3
 801ab9e:	6927      	ldr	r7, [r4, #16]
 801aba0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801aba4:	68a3      	ldr	r3, [r4, #8]
 801aba6:	6861      	ldr	r1, [r4, #4]
 801aba8:	eb07 060a 	add.w	r6, r7, sl
 801abac:	42b3      	cmp	r3, r6
 801abae:	b085      	sub	sp, #20
 801abb0:	bfb8      	it	lt
 801abb2:	3101      	addlt	r1, #1
 801abb4:	f7ff fed8 	bl	801a968 <_Balloc>
 801abb8:	b930      	cbnz	r0, 801abc8 <__multiply+0x44>
 801abba:	4602      	mov	r2, r0
 801abbc:	4b44      	ldr	r3, [pc, #272]	; (801acd0 <__multiply+0x14c>)
 801abbe:	4845      	ldr	r0, [pc, #276]	; (801acd4 <__multiply+0x150>)
 801abc0:	f240 115d 	movw	r1, #349	; 0x15d
 801abc4:	f7fe ff0a 	bl	80199dc <__assert_func>
 801abc8:	f100 0514 	add.w	r5, r0, #20
 801abcc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801abd0:	462b      	mov	r3, r5
 801abd2:	2200      	movs	r2, #0
 801abd4:	4543      	cmp	r3, r8
 801abd6:	d321      	bcc.n	801ac1c <__multiply+0x98>
 801abd8:	f104 0314 	add.w	r3, r4, #20
 801abdc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801abe0:	f109 0314 	add.w	r3, r9, #20
 801abe4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801abe8:	9202      	str	r2, [sp, #8]
 801abea:	1b3a      	subs	r2, r7, r4
 801abec:	3a15      	subs	r2, #21
 801abee:	f022 0203 	bic.w	r2, r2, #3
 801abf2:	3204      	adds	r2, #4
 801abf4:	f104 0115 	add.w	r1, r4, #21
 801abf8:	428f      	cmp	r7, r1
 801abfa:	bf38      	it	cc
 801abfc:	2204      	movcc	r2, #4
 801abfe:	9201      	str	r2, [sp, #4]
 801ac00:	9a02      	ldr	r2, [sp, #8]
 801ac02:	9303      	str	r3, [sp, #12]
 801ac04:	429a      	cmp	r2, r3
 801ac06:	d80c      	bhi.n	801ac22 <__multiply+0x9e>
 801ac08:	2e00      	cmp	r6, #0
 801ac0a:	dd03      	ble.n	801ac14 <__multiply+0x90>
 801ac0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ac10:	2b00      	cmp	r3, #0
 801ac12:	d05a      	beq.n	801acca <__multiply+0x146>
 801ac14:	6106      	str	r6, [r0, #16]
 801ac16:	b005      	add	sp, #20
 801ac18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac1c:	f843 2b04 	str.w	r2, [r3], #4
 801ac20:	e7d8      	b.n	801abd4 <__multiply+0x50>
 801ac22:	f8b3 a000 	ldrh.w	sl, [r3]
 801ac26:	f1ba 0f00 	cmp.w	sl, #0
 801ac2a:	d024      	beq.n	801ac76 <__multiply+0xf2>
 801ac2c:	f104 0e14 	add.w	lr, r4, #20
 801ac30:	46a9      	mov	r9, r5
 801ac32:	f04f 0c00 	mov.w	ip, #0
 801ac36:	f85e 2b04 	ldr.w	r2, [lr], #4
 801ac3a:	f8d9 1000 	ldr.w	r1, [r9]
 801ac3e:	fa1f fb82 	uxth.w	fp, r2
 801ac42:	b289      	uxth	r1, r1
 801ac44:	fb0a 110b 	mla	r1, sl, fp, r1
 801ac48:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801ac4c:	f8d9 2000 	ldr.w	r2, [r9]
 801ac50:	4461      	add	r1, ip
 801ac52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801ac56:	fb0a c20b 	mla	r2, sl, fp, ip
 801ac5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801ac5e:	b289      	uxth	r1, r1
 801ac60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801ac64:	4577      	cmp	r7, lr
 801ac66:	f849 1b04 	str.w	r1, [r9], #4
 801ac6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801ac6e:	d8e2      	bhi.n	801ac36 <__multiply+0xb2>
 801ac70:	9a01      	ldr	r2, [sp, #4]
 801ac72:	f845 c002 	str.w	ip, [r5, r2]
 801ac76:	9a03      	ldr	r2, [sp, #12]
 801ac78:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801ac7c:	3304      	adds	r3, #4
 801ac7e:	f1b9 0f00 	cmp.w	r9, #0
 801ac82:	d020      	beq.n	801acc6 <__multiply+0x142>
 801ac84:	6829      	ldr	r1, [r5, #0]
 801ac86:	f104 0c14 	add.w	ip, r4, #20
 801ac8a:	46ae      	mov	lr, r5
 801ac8c:	f04f 0a00 	mov.w	sl, #0
 801ac90:	f8bc b000 	ldrh.w	fp, [ip]
 801ac94:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801ac98:	fb09 220b 	mla	r2, r9, fp, r2
 801ac9c:	4492      	add	sl, r2
 801ac9e:	b289      	uxth	r1, r1
 801aca0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801aca4:	f84e 1b04 	str.w	r1, [lr], #4
 801aca8:	f85c 2b04 	ldr.w	r2, [ip], #4
 801acac:	f8be 1000 	ldrh.w	r1, [lr]
 801acb0:	0c12      	lsrs	r2, r2, #16
 801acb2:	fb09 1102 	mla	r1, r9, r2, r1
 801acb6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801acba:	4567      	cmp	r7, ip
 801acbc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801acc0:	d8e6      	bhi.n	801ac90 <__multiply+0x10c>
 801acc2:	9a01      	ldr	r2, [sp, #4]
 801acc4:	50a9      	str	r1, [r5, r2]
 801acc6:	3504      	adds	r5, #4
 801acc8:	e79a      	b.n	801ac00 <__multiply+0x7c>
 801acca:	3e01      	subs	r6, #1
 801accc:	e79c      	b.n	801ac08 <__multiply+0x84>
 801acce:	bf00      	nop
 801acd0:	0801c408 	.word	0x0801c408
 801acd4:	0801c486 	.word	0x0801c486

0801acd8 <__pow5mult>:
 801acd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801acdc:	4615      	mov	r5, r2
 801acde:	f012 0203 	ands.w	r2, r2, #3
 801ace2:	4606      	mov	r6, r0
 801ace4:	460f      	mov	r7, r1
 801ace6:	d007      	beq.n	801acf8 <__pow5mult+0x20>
 801ace8:	4c25      	ldr	r4, [pc, #148]	; (801ad80 <__pow5mult+0xa8>)
 801acea:	3a01      	subs	r2, #1
 801acec:	2300      	movs	r3, #0
 801acee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801acf2:	f7ff fe9b 	bl	801aa2c <__multadd>
 801acf6:	4607      	mov	r7, r0
 801acf8:	10ad      	asrs	r5, r5, #2
 801acfa:	d03d      	beq.n	801ad78 <__pow5mult+0xa0>
 801acfc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801acfe:	b97c      	cbnz	r4, 801ad20 <__pow5mult+0x48>
 801ad00:	2010      	movs	r0, #16
 801ad02:	f7fe f8bb 	bl	8018e7c <malloc>
 801ad06:	4602      	mov	r2, r0
 801ad08:	6270      	str	r0, [r6, #36]	; 0x24
 801ad0a:	b928      	cbnz	r0, 801ad18 <__pow5mult+0x40>
 801ad0c:	4b1d      	ldr	r3, [pc, #116]	; (801ad84 <__pow5mult+0xac>)
 801ad0e:	481e      	ldr	r0, [pc, #120]	; (801ad88 <__pow5mult+0xb0>)
 801ad10:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801ad14:	f7fe fe62 	bl	80199dc <__assert_func>
 801ad18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ad1c:	6004      	str	r4, [r0, #0]
 801ad1e:	60c4      	str	r4, [r0, #12]
 801ad20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801ad24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ad28:	b94c      	cbnz	r4, 801ad3e <__pow5mult+0x66>
 801ad2a:	f240 2171 	movw	r1, #625	; 0x271
 801ad2e:	4630      	mov	r0, r6
 801ad30:	f7ff ff12 	bl	801ab58 <__i2b>
 801ad34:	2300      	movs	r3, #0
 801ad36:	f8c8 0008 	str.w	r0, [r8, #8]
 801ad3a:	4604      	mov	r4, r0
 801ad3c:	6003      	str	r3, [r0, #0]
 801ad3e:	f04f 0900 	mov.w	r9, #0
 801ad42:	07eb      	lsls	r3, r5, #31
 801ad44:	d50a      	bpl.n	801ad5c <__pow5mult+0x84>
 801ad46:	4639      	mov	r1, r7
 801ad48:	4622      	mov	r2, r4
 801ad4a:	4630      	mov	r0, r6
 801ad4c:	f7ff ff1a 	bl	801ab84 <__multiply>
 801ad50:	4639      	mov	r1, r7
 801ad52:	4680      	mov	r8, r0
 801ad54:	4630      	mov	r0, r6
 801ad56:	f7ff fe47 	bl	801a9e8 <_Bfree>
 801ad5a:	4647      	mov	r7, r8
 801ad5c:	106d      	asrs	r5, r5, #1
 801ad5e:	d00b      	beq.n	801ad78 <__pow5mult+0xa0>
 801ad60:	6820      	ldr	r0, [r4, #0]
 801ad62:	b938      	cbnz	r0, 801ad74 <__pow5mult+0x9c>
 801ad64:	4622      	mov	r2, r4
 801ad66:	4621      	mov	r1, r4
 801ad68:	4630      	mov	r0, r6
 801ad6a:	f7ff ff0b 	bl	801ab84 <__multiply>
 801ad6e:	6020      	str	r0, [r4, #0]
 801ad70:	f8c0 9000 	str.w	r9, [r0]
 801ad74:	4604      	mov	r4, r0
 801ad76:	e7e4      	b.n	801ad42 <__pow5mult+0x6a>
 801ad78:	4638      	mov	r0, r7
 801ad7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ad7e:	bf00      	nop
 801ad80:	0801c5d8 	.word	0x0801c5d8
 801ad84:	0801c396 	.word	0x0801c396
 801ad88:	0801c486 	.word	0x0801c486

0801ad8c <__lshift>:
 801ad8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ad90:	460c      	mov	r4, r1
 801ad92:	6849      	ldr	r1, [r1, #4]
 801ad94:	6923      	ldr	r3, [r4, #16]
 801ad96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ad9a:	68a3      	ldr	r3, [r4, #8]
 801ad9c:	4607      	mov	r7, r0
 801ad9e:	4691      	mov	r9, r2
 801ada0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ada4:	f108 0601 	add.w	r6, r8, #1
 801ada8:	42b3      	cmp	r3, r6
 801adaa:	db0b      	blt.n	801adc4 <__lshift+0x38>
 801adac:	4638      	mov	r0, r7
 801adae:	f7ff fddb 	bl	801a968 <_Balloc>
 801adb2:	4605      	mov	r5, r0
 801adb4:	b948      	cbnz	r0, 801adca <__lshift+0x3e>
 801adb6:	4602      	mov	r2, r0
 801adb8:	4b2a      	ldr	r3, [pc, #168]	; (801ae64 <__lshift+0xd8>)
 801adba:	482b      	ldr	r0, [pc, #172]	; (801ae68 <__lshift+0xdc>)
 801adbc:	f240 11d9 	movw	r1, #473	; 0x1d9
 801adc0:	f7fe fe0c 	bl	80199dc <__assert_func>
 801adc4:	3101      	adds	r1, #1
 801adc6:	005b      	lsls	r3, r3, #1
 801adc8:	e7ee      	b.n	801ada8 <__lshift+0x1c>
 801adca:	2300      	movs	r3, #0
 801adcc:	f100 0114 	add.w	r1, r0, #20
 801add0:	f100 0210 	add.w	r2, r0, #16
 801add4:	4618      	mov	r0, r3
 801add6:	4553      	cmp	r3, sl
 801add8:	db37      	blt.n	801ae4a <__lshift+0xbe>
 801adda:	6920      	ldr	r0, [r4, #16]
 801addc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ade0:	f104 0314 	add.w	r3, r4, #20
 801ade4:	f019 091f 	ands.w	r9, r9, #31
 801ade8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801adec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801adf0:	d02f      	beq.n	801ae52 <__lshift+0xc6>
 801adf2:	f1c9 0e20 	rsb	lr, r9, #32
 801adf6:	468a      	mov	sl, r1
 801adf8:	f04f 0c00 	mov.w	ip, #0
 801adfc:	681a      	ldr	r2, [r3, #0]
 801adfe:	fa02 f209 	lsl.w	r2, r2, r9
 801ae02:	ea42 020c 	orr.w	r2, r2, ip
 801ae06:	f84a 2b04 	str.w	r2, [sl], #4
 801ae0a:	f853 2b04 	ldr.w	r2, [r3], #4
 801ae0e:	4298      	cmp	r0, r3
 801ae10:	fa22 fc0e 	lsr.w	ip, r2, lr
 801ae14:	d8f2      	bhi.n	801adfc <__lshift+0x70>
 801ae16:	1b03      	subs	r3, r0, r4
 801ae18:	3b15      	subs	r3, #21
 801ae1a:	f023 0303 	bic.w	r3, r3, #3
 801ae1e:	3304      	adds	r3, #4
 801ae20:	f104 0215 	add.w	r2, r4, #21
 801ae24:	4290      	cmp	r0, r2
 801ae26:	bf38      	it	cc
 801ae28:	2304      	movcc	r3, #4
 801ae2a:	f841 c003 	str.w	ip, [r1, r3]
 801ae2e:	f1bc 0f00 	cmp.w	ip, #0
 801ae32:	d001      	beq.n	801ae38 <__lshift+0xac>
 801ae34:	f108 0602 	add.w	r6, r8, #2
 801ae38:	3e01      	subs	r6, #1
 801ae3a:	4638      	mov	r0, r7
 801ae3c:	612e      	str	r6, [r5, #16]
 801ae3e:	4621      	mov	r1, r4
 801ae40:	f7ff fdd2 	bl	801a9e8 <_Bfree>
 801ae44:	4628      	mov	r0, r5
 801ae46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ae4a:	f842 0f04 	str.w	r0, [r2, #4]!
 801ae4e:	3301      	adds	r3, #1
 801ae50:	e7c1      	b.n	801add6 <__lshift+0x4a>
 801ae52:	3904      	subs	r1, #4
 801ae54:	f853 2b04 	ldr.w	r2, [r3], #4
 801ae58:	f841 2f04 	str.w	r2, [r1, #4]!
 801ae5c:	4298      	cmp	r0, r3
 801ae5e:	d8f9      	bhi.n	801ae54 <__lshift+0xc8>
 801ae60:	e7ea      	b.n	801ae38 <__lshift+0xac>
 801ae62:	bf00      	nop
 801ae64:	0801c408 	.word	0x0801c408
 801ae68:	0801c486 	.word	0x0801c486

0801ae6c <__mcmp>:
 801ae6c:	b530      	push	{r4, r5, lr}
 801ae6e:	6902      	ldr	r2, [r0, #16]
 801ae70:	690c      	ldr	r4, [r1, #16]
 801ae72:	1b12      	subs	r2, r2, r4
 801ae74:	d10e      	bne.n	801ae94 <__mcmp+0x28>
 801ae76:	f100 0314 	add.w	r3, r0, #20
 801ae7a:	3114      	adds	r1, #20
 801ae7c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801ae80:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801ae84:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801ae88:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801ae8c:	42a5      	cmp	r5, r4
 801ae8e:	d003      	beq.n	801ae98 <__mcmp+0x2c>
 801ae90:	d305      	bcc.n	801ae9e <__mcmp+0x32>
 801ae92:	2201      	movs	r2, #1
 801ae94:	4610      	mov	r0, r2
 801ae96:	bd30      	pop	{r4, r5, pc}
 801ae98:	4283      	cmp	r3, r0
 801ae9a:	d3f3      	bcc.n	801ae84 <__mcmp+0x18>
 801ae9c:	e7fa      	b.n	801ae94 <__mcmp+0x28>
 801ae9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801aea2:	e7f7      	b.n	801ae94 <__mcmp+0x28>

0801aea4 <__mdiff>:
 801aea4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aea8:	460c      	mov	r4, r1
 801aeaa:	4606      	mov	r6, r0
 801aeac:	4611      	mov	r1, r2
 801aeae:	4620      	mov	r0, r4
 801aeb0:	4690      	mov	r8, r2
 801aeb2:	f7ff ffdb 	bl	801ae6c <__mcmp>
 801aeb6:	1e05      	subs	r5, r0, #0
 801aeb8:	d110      	bne.n	801aedc <__mdiff+0x38>
 801aeba:	4629      	mov	r1, r5
 801aebc:	4630      	mov	r0, r6
 801aebe:	f7ff fd53 	bl	801a968 <_Balloc>
 801aec2:	b930      	cbnz	r0, 801aed2 <__mdiff+0x2e>
 801aec4:	4b3a      	ldr	r3, [pc, #232]	; (801afb0 <__mdiff+0x10c>)
 801aec6:	4602      	mov	r2, r0
 801aec8:	f240 2132 	movw	r1, #562	; 0x232
 801aecc:	4839      	ldr	r0, [pc, #228]	; (801afb4 <__mdiff+0x110>)
 801aece:	f7fe fd85 	bl	80199dc <__assert_func>
 801aed2:	2301      	movs	r3, #1
 801aed4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801aed8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aedc:	bfa4      	itt	ge
 801aede:	4643      	movge	r3, r8
 801aee0:	46a0      	movge	r8, r4
 801aee2:	4630      	mov	r0, r6
 801aee4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801aee8:	bfa6      	itte	ge
 801aeea:	461c      	movge	r4, r3
 801aeec:	2500      	movge	r5, #0
 801aeee:	2501      	movlt	r5, #1
 801aef0:	f7ff fd3a 	bl	801a968 <_Balloc>
 801aef4:	b920      	cbnz	r0, 801af00 <__mdiff+0x5c>
 801aef6:	4b2e      	ldr	r3, [pc, #184]	; (801afb0 <__mdiff+0x10c>)
 801aef8:	4602      	mov	r2, r0
 801aefa:	f44f 7110 	mov.w	r1, #576	; 0x240
 801aefe:	e7e5      	b.n	801aecc <__mdiff+0x28>
 801af00:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801af04:	6926      	ldr	r6, [r4, #16]
 801af06:	60c5      	str	r5, [r0, #12]
 801af08:	f104 0914 	add.w	r9, r4, #20
 801af0c:	f108 0514 	add.w	r5, r8, #20
 801af10:	f100 0e14 	add.w	lr, r0, #20
 801af14:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801af18:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801af1c:	f108 0210 	add.w	r2, r8, #16
 801af20:	46f2      	mov	sl, lr
 801af22:	2100      	movs	r1, #0
 801af24:	f859 3b04 	ldr.w	r3, [r9], #4
 801af28:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801af2c:	fa1f f883 	uxth.w	r8, r3
 801af30:	fa11 f18b 	uxtah	r1, r1, fp
 801af34:	0c1b      	lsrs	r3, r3, #16
 801af36:	eba1 0808 	sub.w	r8, r1, r8
 801af3a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801af3e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801af42:	fa1f f888 	uxth.w	r8, r8
 801af46:	1419      	asrs	r1, r3, #16
 801af48:	454e      	cmp	r6, r9
 801af4a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801af4e:	f84a 3b04 	str.w	r3, [sl], #4
 801af52:	d8e7      	bhi.n	801af24 <__mdiff+0x80>
 801af54:	1b33      	subs	r3, r6, r4
 801af56:	3b15      	subs	r3, #21
 801af58:	f023 0303 	bic.w	r3, r3, #3
 801af5c:	3304      	adds	r3, #4
 801af5e:	3415      	adds	r4, #21
 801af60:	42a6      	cmp	r6, r4
 801af62:	bf38      	it	cc
 801af64:	2304      	movcc	r3, #4
 801af66:	441d      	add	r5, r3
 801af68:	4473      	add	r3, lr
 801af6a:	469e      	mov	lr, r3
 801af6c:	462e      	mov	r6, r5
 801af6e:	4566      	cmp	r6, ip
 801af70:	d30e      	bcc.n	801af90 <__mdiff+0xec>
 801af72:	f10c 0203 	add.w	r2, ip, #3
 801af76:	1b52      	subs	r2, r2, r5
 801af78:	f022 0203 	bic.w	r2, r2, #3
 801af7c:	3d03      	subs	r5, #3
 801af7e:	45ac      	cmp	ip, r5
 801af80:	bf38      	it	cc
 801af82:	2200      	movcc	r2, #0
 801af84:	441a      	add	r2, r3
 801af86:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801af8a:	b17b      	cbz	r3, 801afac <__mdiff+0x108>
 801af8c:	6107      	str	r7, [r0, #16]
 801af8e:	e7a3      	b.n	801aed8 <__mdiff+0x34>
 801af90:	f856 8b04 	ldr.w	r8, [r6], #4
 801af94:	fa11 f288 	uxtah	r2, r1, r8
 801af98:	1414      	asrs	r4, r2, #16
 801af9a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801af9e:	b292      	uxth	r2, r2
 801afa0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801afa4:	f84e 2b04 	str.w	r2, [lr], #4
 801afa8:	1421      	asrs	r1, r4, #16
 801afaa:	e7e0      	b.n	801af6e <__mdiff+0xca>
 801afac:	3f01      	subs	r7, #1
 801afae:	e7ea      	b.n	801af86 <__mdiff+0xe2>
 801afb0:	0801c408 	.word	0x0801c408
 801afb4:	0801c486 	.word	0x0801c486

0801afb8 <__d2b>:
 801afb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801afbc:	4689      	mov	r9, r1
 801afbe:	2101      	movs	r1, #1
 801afc0:	ec57 6b10 	vmov	r6, r7, d0
 801afc4:	4690      	mov	r8, r2
 801afc6:	f7ff fccf 	bl	801a968 <_Balloc>
 801afca:	4604      	mov	r4, r0
 801afcc:	b930      	cbnz	r0, 801afdc <__d2b+0x24>
 801afce:	4602      	mov	r2, r0
 801afd0:	4b25      	ldr	r3, [pc, #148]	; (801b068 <__d2b+0xb0>)
 801afd2:	4826      	ldr	r0, [pc, #152]	; (801b06c <__d2b+0xb4>)
 801afd4:	f240 310a 	movw	r1, #778	; 0x30a
 801afd8:	f7fe fd00 	bl	80199dc <__assert_func>
 801afdc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801afe0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801afe4:	bb35      	cbnz	r5, 801b034 <__d2b+0x7c>
 801afe6:	2e00      	cmp	r6, #0
 801afe8:	9301      	str	r3, [sp, #4]
 801afea:	d028      	beq.n	801b03e <__d2b+0x86>
 801afec:	4668      	mov	r0, sp
 801afee:	9600      	str	r6, [sp, #0]
 801aff0:	f7ff fd82 	bl	801aaf8 <__lo0bits>
 801aff4:	9900      	ldr	r1, [sp, #0]
 801aff6:	b300      	cbz	r0, 801b03a <__d2b+0x82>
 801aff8:	9a01      	ldr	r2, [sp, #4]
 801affa:	f1c0 0320 	rsb	r3, r0, #32
 801affe:	fa02 f303 	lsl.w	r3, r2, r3
 801b002:	430b      	orrs	r3, r1
 801b004:	40c2      	lsrs	r2, r0
 801b006:	6163      	str	r3, [r4, #20]
 801b008:	9201      	str	r2, [sp, #4]
 801b00a:	9b01      	ldr	r3, [sp, #4]
 801b00c:	61a3      	str	r3, [r4, #24]
 801b00e:	2b00      	cmp	r3, #0
 801b010:	bf14      	ite	ne
 801b012:	2202      	movne	r2, #2
 801b014:	2201      	moveq	r2, #1
 801b016:	6122      	str	r2, [r4, #16]
 801b018:	b1d5      	cbz	r5, 801b050 <__d2b+0x98>
 801b01a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b01e:	4405      	add	r5, r0
 801b020:	f8c9 5000 	str.w	r5, [r9]
 801b024:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b028:	f8c8 0000 	str.w	r0, [r8]
 801b02c:	4620      	mov	r0, r4
 801b02e:	b003      	add	sp, #12
 801b030:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b034:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b038:	e7d5      	b.n	801afe6 <__d2b+0x2e>
 801b03a:	6161      	str	r1, [r4, #20]
 801b03c:	e7e5      	b.n	801b00a <__d2b+0x52>
 801b03e:	a801      	add	r0, sp, #4
 801b040:	f7ff fd5a 	bl	801aaf8 <__lo0bits>
 801b044:	9b01      	ldr	r3, [sp, #4]
 801b046:	6163      	str	r3, [r4, #20]
 801b048:	2201      	movs	r2, #1
 801b04a:	6122      	str	r2, [r4, #16]
 801b04c:	3020      	adds	r0, #32
 801b04e:	e7e3      	b.n	801b018 <__d2b+0x60>
 801b050:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b054:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b058:	f8c9 0000 	str.w	r0, [r9]
 801b05c:	6918      	ldr	r0, [r3, #16]
 801b05e:	f7ff fd2b 	bl	801aab8 <__hi0bits>
 801b062:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b066:	e7df      	b.n	801b028 <__d2b+0x70>
 801b068:	0801c408 	.word	0x0801c408
 801b06c:	0801c486 	.word	0x0801c486

0801b070 <_calloc_r>:
 801b070:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b072:	fba1 2402 	umull	r2, r4, r1, r2
 801b076:	b94c      	cbnz	r4, 801b08c <_calloc_r+0x1c>
 801b078:	4611      	mov	r1, r2
 801b07a:	9201      	str	r2, [sp, #4]
 801b07c:	f7fd ff88 	bl	8018f90 <_malloc_r>
 801b080:	9a01      	ldr	r2, [sp, #4]
 801b082:	4605      	mov	r5, r0
 801b084:	b930      	cbnz	r0, 801b094 <_calloc_r+0x24>
 801b086:	4628      	mov	r0, r5
 801b088:	b003      	add	sp, #12
 801b08a:	bd30      	pop	{r4, r5, pc}
 801b08c:	220c      	movs	r2, #12
 801b08e:	6002      	str	r2, [r0, #0]
 801b090:	2500      	movs	r5, #0
 801b092:	e7f8      	b.n	801b086 <_calloc_r+0x16>
 801b094:	4621      	mov	r1, r4
 801b096:	f7fd ff07 	bl	8018ea8 <memset>
 801b09a:	e7f4      	b.n	801b086 <_calloc_r+0x16>

0801b09c <__ssputs_r>:
 801b09c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b0a0:	688e      	ldr	r6, [r1, #8]
 801b0a2:	429e      	cmp	r6, r3
 801b0a4:	4682      	mov	sl, r0
 801b0a6:	460c      	mov	r4, r1
 801b0a8:	4690      	mov	r8, r2
 801b0aa:	461f      	mov	r7, r3
 801b0ac:	d838      	bhi.n	801b120 <__ssputs_r+0x84>
 801b0ae:	898a      	ldrh	r2, [r1, #12]
 801b0b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b0b4:	d032      	beq.n	801b11c <__ssputs_r+0x80>
 801b0b6:	6825      	ldr	r5, [r4, #0]
 801b0b8:	6909      	ldr	r1, [r1, #16]
 801b0ba:	eba5 0901 	sub.w	r9, r5, r1
 801b0be:	6965      	ldr	r5, [r4, #20]
 801b0c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b0c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b0c8:	3301      	adds	r3, #1
 801b0ca:	444b      	add	r3, r9
 801b0cc:	106d      	asrs	r5, r5, #1
 801b0ce:	429d      	cmp	r5, r3
 801b0d0:	bf38      	it	cc
 801b0d2:	461d      	movcc	r5, r3
 801b0d4:	0553      	lsls	r3, r2, #21
 801b0d6:	d531      	bpl.n	801b13c <__ssputs_r+0xa0>
 801b0d8:	4629      	mov	r1, r5
 801b0da:	f7fd ff59 	bl	8018f90 <_malloc_r>
 801b0de:	4606      	mov	r6, r0
 801b0e0:	b950      	cbnz	r0, 801b0f8 <__ssputs_r+0x5c>
 801b0e2:	230c      	movs	r3, #12
 801b0e4:	f8ca 3000 	str.w	r3, [sl]
 801b0e8:	89a3      	ldrh	r3, [r4, #12]
 801b0ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b0ee:	81a3      	strh	r3, [r4, #12]
 801b0f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b0f8:	6921      	ldr	r1, [r4, #16]
 801b0fa:	464a      	mov	r2, r9
 801b0fc:	f7fd fec6 	bl	8018e8c <memcpy>
 801b100:	89a3      	ldrh	r3, [r4, #12]
 801b102:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b106:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b10a:	81a3      	strh	r3, [r4, #12]
 801b10c:	6126      	str	r6, [r4, #16]
 801b10e:	6165      	str	r5, [r4, #20]
 801b110:	444e      	add	r6, r9
 801b112:	eba5 0509 	sub.w	r5, r5, r9
 801b116:	6026      	str	r6, [r4, #0]
 801b118:	60a5      	str	r5, [r4, #8]
 801b11a:	463e      	mov	r6, r7
 801b11c:	42be      	cmp	r6, r7
 801b11e:	d900      	bls.n	801b122 <__ssputs_r+0x86>
 801b120:	463e      	mov	r6, r7
 801b122:	6820      	ldr	r0, [r4, #0]
 801b124:	4632      	mov	r2, r6
 801b126:	4641      	mov	r1, r8
 801b128:	f000 fce4 	bl	801baf4 <memmove>
 801b12c:	68a3      	ldr	r3, [r4, #8]
 801b12e:	1b9b      	subs	r3, r3, r6
 801b130:	60a3      	str	r3, [r4, #8]
 801b132:	6823      	ldr	r3, [r4, #0]
 801b134:	4433      	add	r3, r6
 801b136:	6023      	str	r3, [r4, #0]
 801b138:	2000      	movs	r0, #0
 801b13a:	e7db      	b.n	801b0f4 <__ssputs_r+0x58>
 801b13c:	462a      	mov	r2, r5
 801b13e:	f000 fcf3 	bl	801bb28 <_realloc_r>
 801b142:	4606      	mov	r6, r0
 801b144:	2800      	cmp	r0, #0
 801b146:	d1e1      	bne.n	801b10c <__ssputs_r+0x70>
 801b148:	6921      	ldr	r1, [r4, #16]
 801b14a:	4650      	mov	r0, sl
 801b14c:	f7fd feb4 	bl	8018eb8 <_free_r>
 801b150:	e7c7      	b.n	801b0e2 <__ssputs_r+0x46>
	...

0801b154 <_svfiprintf_r>:
 801b154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b158:	4698      	mov	r8, r3
 801b15a:	898b      	ldrh	r3, [r1, #12]
 801b15c:	061b      	lsls	r3, r3, #24
 801b15e:	b09d      	sub	sp, #116	; 0x74
 801b160:	4607      	mov	r7, r0
 801b162:	460d      	mov	r5, r1
 801b164:	4614      	mov	r4, r2
 801b166:	d50e      	bpl.n	801b186 <_svfiprintf_r+0x32>
 801b168:	690b      	ldr	r3, [r1, #16]
 801b16a:	b963      	cbnz	r3, 801b186 <_svfiprintf_r+0x32>
 801b16c:	2140      	movs	r1, #64	; 0x40
 801b16e:	f7fd ff0f 	bl	8018f90 <_malloc_r>
 801b172:	6028      	str	r0, [r5, #0]
 801b174:	6128      	str	r0, [r5, #16]
 801b176:	b920      	cbnz	r0, 801b182 <_svfiprintf_r+0x2e>
 801b178:	230c      	movs	r3, #12
 801b17a:	603b      	str	r3, [r7, #0]
 801b17c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b180:	e0d1      	b.n	801b326 <_svfiprintf_r+0x1d2>
 801b182:	2340      	movs	r3, #64	; 0x40
 801b184:	616b      	str	r3, [r5, #20]
 801b186:	2300      	movs	r3, #0
 801b188:	9309      	str	r3, [sp, #36]	; 0x24
 801b18a:	2320      	movs	r3, #32
 801b18c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b190:	f8cd 800c 	str.w	r8, [sp, #12]
 801b194:	2330      	movs	r3, #48	; 0x30
 801b196:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801b340 <_svfiprintf_r+0x1ec>
 801b19a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b19e:	f04f 0901 	mov.w	r9, #1
 801b1a2:	4623      	mov	r3, r4
 801b1a4:	469a      	mov	sl, r3
 801b1a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b1aa:	b10a      	cbz	r2, 801b1b0 <_svfiprintf_r+0x5c>
 801b1ac:	2a25      	cmp	r2, #37	; 0x25
 801b1ae:	d1f9      	bne.n	801b1a4 <_svfiprintf_r+0x50>
 801b1b0:	ebba 0b04 	subs.w	fp, sl, r4
 801b1b4:	d00b      	beq.n	801b1ce <_svfiprintf_r+0x7a>
 801b1b6:	465b      	mov	r3, fp
 801b1b8:	4622      	mov	r2, r4
 801b1ba:	4629      	mov	r1, r5
 801b1bc:	4638      	mov	r0, r7
 801b1be:	f7ff ff6d 	bl	801b09c <__ssputs_r>
 801b1c2:	3001      	adds	r0, #1
 801b1c4:	f000 80aa 	beq.w	801b31c <_svfiprintf_r+0x1c8>
 801b1c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b1ca:	445a      	add	r2, fp
 801b1cc:	9209      	str	r2, [sp, #36]	; 0x24
 801b1ce:	f89a 3000 	ldrb.w	r3, [sl]
 801b1d2:	2b00      	cmp	r3, #0
 801b1d4:	f000 80a2 	beq.w	801b31c <_svfiprintf_r+0x1c8>
 801b1d8:	2300      	movs	r3, #0
 801b1da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801b1de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b1e2:	f10a 0a01 	add.w	sl, sl, #1
 801b1e6:	9304      	str	r3, [sp, #16]
 801b1e8:	9307      	str	r3, [sp, #28]
 801b1ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b1ee:	931a      	str	r3, [sp, #104]	; 0x68
 801b1f0:	4654      	mov	r4, sl
 801b1f2:	2205      	movs	r2, #5
 801b1f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b1f8:	4851      	ldr	r0, [pc, #324]	; (801b340 <_svfiprintf_r+0x1ec>)
 801b1fa:	f7e5 f809 	bl	8000210 <memchr>
 801b1fe:	9a04      	ldr	r2, [sp, #16]
 801b200:	b9d8      	cbnz	r0, 801b23a <_svfiprintf_r+0xe6>
 801b202:	06d0      	lsls	r0, r2, #27
 801b204:	bf44      	itt	mi
 801b206:	2320      	movmi	r3, #32
 801b208:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b20c:	0711      	lsls	r1, r2, #28
 801b20e:	bf44      	itt	mi
 801b210:	232b      	movmi	r3, #43	; 0x2b
 801b212:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b216:	f89a 3000 	ldrb.w	r3, [sl]
 801b21a:	2b2a      	cmp	r3, #42	; 0x2a
 801b21c:	d015      	beq.n	801b24a <_svfiprintf_r+0xf6>
 801b21e:	9a07      	ldr	r2, [sp, #28]
 801b220:	4654      	mov	r4, sl
 801b222:	2000      	movs	r0, #0
 801b224:	f04f 0c0a 	mov.w	ip, #10
 801b228:	4621      	mov	r1, r4
 801b22a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b22e:	3b30      	subs	r3, #48	; 0x30
 801b230:	2b09      	cmp	r3, #9
 801b232:	d94e      	bls.n	801b2d2 <_svfiprintf_r+0x17e>
 801b234:	b1b0      	cbz	r0, 801b264 <_svfiprintf_r+0x110>
 801b236:	9207      	str	r2, [sp, #28]
 801b238:	e014      	b.n	801b264 <_svfiprintf_r+0x110>
 801b23a:	eba0 0308 	sub.w	r3, r0, r8
 801b23e:	fa09 f303 	lsl.w	r3, r9, r3
 801b242:	4313      	orrs	r3, r2
 801b244:	9304      	str	r3, [sp, #16]
 801b246:	46a2      	mov	sl, r4
 801b248:	e7d2      	b.n	801b1f0 <_svfiprintf_r+0x9c>
 801b24a:	9b03      	ldr	r3, [sp, #12]
 801b24c:	1d19      	adds	r1, r3, #4
 801b24e:	681b      	ldr	r3, [r3, #0]
 801b250:	9103      	str	r1, [sp, #12]
 801b252:	2b00      	cmp	r3, #0
 801b254:	bfbb      	ittet	lt
 801b256:	425b      	neglt	r3, r3
 801b258:	f042 0202 	orrlt.w	r2, r2, #2
 801b25c:	9307      	strge	r3, [sp, #28]
 801b25e:	9307      	strlt	r3, [sp, #28]
 801b260:	bfb8      	it	lt
 801b262:	9204      	strlt	r2, [sp, #16]
 801b264:	7823      	ldrb	r3, [r4, #0]
 801b266:	2b2e      	cmp	r3, #46	; 0x2e
 801b268:	d10c      	bne.n	801b284 <_svfiprintf_r+0x130>
 801b26a:	7863      	ldrb	r3, [r4, #1]
 801b26c:	2b2a      	cmp	r3, #42	; 0x2a
 801b26e:	d135      	bne.n	801b2dc <_svfiprintf_r+0x188>
 801b270:	9b03      	ldr	r3, [sp, #12]
 801b272:	1d1a      	adds	r2, r3, #4
 801b274:	681b      	ldr	r3, [r3, #0]
 801b276:	9203      	str	r2, [sp, #12]
 801b278:	2b00      	cmp	r3, #0
 801b27a:	bfb8      	it	lt
 801b27c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801b280:	3402      	adds	r4, #2
 801b282:	9305      	str	r3, [sp, #20]
 801b284:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801b350 <_svfiprintf_r+0x1fc>
 801b288:	7821      	ldrb	r1, [r4, #0]
 801b28a:	2203      	movs	r2, #3
 801b28c:	4650      	mov	r0, sl
 801b28e:	f7e4 ffbf 	bl	8000210 <memchr>
 801b292:	b140      	cbz	r0, 801b2a6 <_svfiprintf_r+0x152>
 801b294:	2340      	movs	r3, #64	; 0x40
 801b296:	eba0 000a 	sub.w	r0, r0, sl
 801b29a:	fa03 f000 	lsl.w	r0, r3, r0
 801b29e:	9b04      	ldr	r3, [sp, #16]
 801b2a0:	4303      	orrs	r3, r0
 801b2a2:	3401      	adds	r4, #1
 801b2a4:	9304      	str	r3, [sp, #16]
 801b2a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b2aa:	4826      	ldr	r0, [pc, #152]	; (801b344 <_svfiprintf_r+0x1f0>)
 801b2ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b2b0:	2206      	movs	r2, #6
 801b2b2:	f7e4 ffad 	bl	8000210 <memchr>
 801b2b6:	2800      	cmp	r0, #0
 801b2b8:	d038      	beq.n	801b32c <_svfiprintf_r+0x1d8>
 801b2ba:	4b23      	ldr	r3, [pc, #140]	; (801b348 <_svfiprintf_r+0x1f4>)
 801b2bc:	bb1b      	cbnz	r3, 801b306 <_svfiprintf_r+0x1b2>
 801b2be:	9b03      	ldr	r3, [sp, #12]
 801b2c0:	3307      	adds	r3, #7
 801b2c2:	f023 0307 	bic.w	r3, r3, #7
 801b2c6:	3308      	adds	r3, #8
 801b2c8:	9303      	str	r3, [sp, #12]
 801b2ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b2cc:	4433      	add	r3, r6
 801b2ce:	9309      	str	r3, [sp, #36]	; 0x24
 801b2d0:	e767      	b.n	801b1a2 <_svfiprintf_r+0x4e>
 801b2d2:	fb0c 3202 	mla	r2, ip, r2, r3
 801b2d6:	460c      	mov	r4, r1
 801b2d8:	2001      	movs	r0, #1
 801b2da:	e7a5      	b.n	801b228 <_svfiprintf_r+0xd4>
 801b2dc:	2300      	movs	r3, #0
 801b2de:	3401      	adds	r4, #1
 801b2e0:	9305      	str	r3, [sp, #20]
 801b2e2:	4619      	mov	r1, r3
 801b2e4:	f04f 0c0a 	mov.w	ip, #10
 801b2e8:	4620      	mov	r0, r4
 801b2ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b2ee:	3a30      	subs	r2, #48	; 0x30
 801b2f0:	2a09      	cmp	r2, #9
 801b2f2:	d903      	bls.n	801b2fc <_svfiprintf_r+0x1a8>
 801b2f4:	2b00      	cmp	r3, #0
 801b2f6:	d0c5      	beq.n	801b284 <_svfiprintf_r+0x130>
 801b2f8:	9105      	str	r1, [sp, #20]
 801b2fa:	e7c3      	b.n	801b284 <_svfiprintf_r+0x130>
 801b2fc:	fb0c 2101 	mla	r1, ip, r1, r2
 801b300:	4604      	mov	r4, r0
 801b302:	2301      	movs	r3, #1
 801b304:	e7f0      	b.n	801b2e8 <_svfiprintf_r+0x194>
 801b306:	ab03      	add	r3, sp, #12
 801b308:	9300      	str	r3, [sp, #0]
 801b30a:	462a      	mov	r2, r5
 801b30c:	4b0f      	ldr	r3, [pc, #60]	; (801b34c <_svfiprintf_r+0x1f8>)
 801b30e:	a904      	add	r1, sp, #16
 801b310:	4638      	mov	r0, r7
 801b312:	f7fd ff51 	bl	80191b8 <_printf_float>
 801b316:	1c42      	adds	r2, r0, #1
 801b318:	4606      	mov	r6, r0
 801b31a:	d1d6      	bne.n	801b2ca <_svfiprintf_r+0x176>
 801b31c:	89ab      	ldrh	r3, [r5, #12]
 801b31e:	065b      	lsls	r3, r3, #25
 801b320:	f53f af2c 	bmi.w	801b17c <_svfiprintf_r+0x28>
 801b324:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b326:	b01d      	add	sp, #116	; 0x74
 801b328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b32c:	ab03      	add	r3, sp, #12
 801b32e:	9300      	str	r3, [sp, #0]
 801b330:	462a      	mov	r2, r5
 801b332:	4b06      	ldr	r3, [pc, #24]	; (801b34c <_svfiprintf_r+0x1f8>)
 801b334:	a904      	add	r1, sp, #16
 801b336:	4638      	mov	r0, r7
 801b338:	f7fe f9e2 	bl	8019700 <_printf_i>
 801b33c:	e7eb      	b.n	801b316 <_svfiprintf_r+0x1c2>
 801b33e:	bf00      	nop
 801b340:	0801c5e4 	.word	0x0801c5e4
 801b344:	0801c5ee 	.word	0x0801c5ee
 801b348:	080191b9 	.word	0x080191b9
 801b34c:	0801b09d 	.word	0x0801b09d
 801b350:	0801c5ea 	.word	0x0801c5ea

0801b354 <__sfputc_r>:
 801b354:	6893      	ldr	r3, [r2, #8]
 801b356:	3b01      	subs	r3, #1
 801b358:	2b00      	cmp	r3, #0
 801b35a:	b410      	push	{r4}
 801b35c:	6093      	str	r3, [r2, #8]
 801b35e:	da08      	bge.n	801b372 <__sfputc_r+0x1e>
 801b360:	6994      	ldr	r4, [r2, #24]
 801b362:	42a3      	cmp	r3, r4
 801b364:	db01      	blt.n	801b36a <__sfputc_r+0x16>
 801b366:	290a      	cmp	r1, #10
 801b368:	d103      	bne.n	801b372 <__sfputc_r+0x1e>
 801b36a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b36e:	f000 b98f 	b.w	801b690 <__swbuf_r>
 801b372:	6813      	ldr	r3, [r2, #0]
 801b374:	1c58      	adds	r0, r3, #1
 801b376:	6010      	str	r0, [r2, #0]
 801b378:	7019      	strb	r1, [r3, #0]
 801b37a:	4608      	mov	r0, r1
 801b37c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b380:	4770      	bx	lr

0801b382 <__sfputs_r>:
 801b382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b384:	4606      	mov	r6, r0
 801b386:	460f      	mov	r7, r1
 801b388:	4614      	mov	r4, r2
 801b38a:	18d5      	adds	r5, r2, r3
 801b38c:	42ac      	cmp	r4, r5
 801b38e:	d101      	bne.n	801b394 <__sfputs_r+0x12>
 801b390:	2000      	movs	r0, #0
 801b392:	e007      	b.n	801b3a4 <__sfputs_r+0x22>
 801b394:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b398:	463a      	mov	r2, r7
 801b39a:	4630      	mov	r0, r6
 801b39c:	f7ff ffda 	bl	801b354 <__sfputc_r>
 801b3a0:	1c43      	adds	r3, r0, #1
 801b3a2:	d1f3      	bne.n	801b38c <__sfputs_r+0xa>
 801b3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b3a8 <_vfiprintf_r>:
 801b3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3ac:	460d      	mov	r5, r1
 801b3ae:	b09d      	sub	sp, #116	; 0x74
 801b3b0:	4614      	mov	r4, r2
 801b3b2:	4698      	mov	r8, r3
 801b3b4:	4606      	mov	r6, r0
 801b3b6:	b118      	cbz	r0, 801b3c0 <_vfiprintf_r+0x18>
 801b3b8:	6983      	ldr	r3, [r0, #24]
 801b3ba:	b90b      	cbnz	r3, 801b3c0 <_vfiprintf_r+0x18>
 801b3bc:	f7ff f9fe 	bl	801a7bc <__sinit>
 801b3c0:	4b89      	ldr	r3, [pc, #548]	; (801b5e8 <_vfiprintf_r+0x240>)
 801b3c2:	429d      	cmp	r5, r3
 801b3c4:	d11b      	bne.n	801b3fe <_vfiprintf_r+0x56>
 801b3c6:	6875      	ldr	r5, [r6, #4]
 801b3c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b3ca:	07d9      	lsls	r1, r3, #31
 801b3cc:	d405      	bmi.n	801b3da <_vfiprintf_r+0x32>
 801b3ce:	89ab      	ldrh	r3, [r5, #12]
 801b3d0:	059a      	lsls	r2, r3, #22
 801b3d2:	d402      	bmi.n	801b3da <_vfiprintf_r+0x32>
 801b3d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b3d6:	f7ff faa6 	bl	801a926 <__retarget_lock_acquire_recursive>
 801b3da:	89ab      	ldrh	r3, [r5, #12]
 801b3dc:	071b      	lsls	r3, r3, #28
 801b3de:	d501      	bpl.n	801b3e4 <_vfiprintf_r+0x3c>
 801b3e0:	692b      	ldr	r3, [r5, #16]
 801b3e2:	b9eb      	cbnz	r3, 801b420 <_vfiprintf_r+0x78>
 801b3e4:	4629      	mov	r1, r5
 801b3e6:	4630      	mov	r0, r6
 801b3e8:	f000 f9c4 	bl	801b774 <__swsetup_r>
 801b3ec:	b1c0      	cbz	r0, 801b420 <_vfiprintf_r+0x78>
 801b3ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b3f0:	07dc      	lsls	r4, r3, #31
 801b3f2:	d50e      	bpl.n	801b412 <_vfiprintf_r+0x6a>
 801b3f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b3f8:	b01d      	add	sp, #116	; 0x74
 801b3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b3fe:	4b7b      	ldr	r3, [pc, #492]	; (801b5ec <_vfiprintf_r+0x244>)
 801b400:	429d      	cmp	r5, r3
 801b402:	d101      	bne.n	801b408 <_vfiprintf_r+0x60>
 801b404:	68b5      	ldr	r5, [r6, #8]
 801b406:	e7df      	b.n	801b3c8 <_vfiprintf_r+0x20>
 801b408:	4b79      	ldr	r3, [pc, #484]	; (801b5f0 <_vfiprintf_r+0x248>)
 801b40a:	429d      	cmp	r5, r3
 801b40c:	bf08      	it	eq
 801b40e:	68f5      	ldreq	r5, [r6, #12]
 801b410:	e7da      	b.n	801b3c8 <_vfiprintf_r+0x20>
 801b412:	89ab      	ldrh	r3, [r5, #12]
 801b414:	0598      	lsls	r0, r3, #22
 801b416:	d4ed      	bmi.n	801b3f4 <_vfiprintf_r+0x4c>
 801b418:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b41a:	f7ff fa85 	bl	801a928 <__retarget_lock_release_recursive>
 801b41e:	e7e9      	b.n	801b3f4 <_vfiprintf_r+0x4c>
 801b420:	2300      	movs	r3, #0
 801b422:	9309      	str	r3, [sp, #36]	; 0x24
 801b424:	2320      	movs	r3, #32
 801b426:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b42a:	f8cd 800c 	str.w	r8, [sp, #12]
 801b42e:	2330      	movs	r3, #48	; 0x30
 801b430:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801b5f4 <_vfiprintf_r+0x24c>
 801b434:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b438:	f04f 0901 	mov.w	r9, #1
 801b43c:	4623      	mov	r3, r4
 801b43e:	469a      	mov	sl, r3
 801b440:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b444:	b10a      	cbz	r2, 801b44a <_vfiprintf_r+0xa2>
 801b446:	2a25      	cmp	r2, #37	; 0x25
 801b448:	d1f9      	bne.n	801b43e <_vfiprintf_r+0x96>
 801b44a:	ebba 0b04 	subs.w	fp, sl, r4
 801b44e:	d00b      	beq.n	801b468 <_vfiprintf_r+0xc0>
 801b450:	465b      	mov	r3, fp
 801b452:	4622      	mov	r2, r4
 801b454:	4629      	mov	r1, r5
 801b456:	4630      	mov	r0, r6
 801b458:	f7ff ff93 	bl	801b382 <__sfputs_r>
 801b45c:	3001      	adds	r0, #1
 801b45e:	f000 80aa 	beq.w	801b5b6 <_vfiprintf_r+0x20e>
 801b462:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b464:	445a      	add	r2, fp
 801b466:	9209      	str	r2, [sp, #36]	; 0x24
 801b468:	f89a 3000 	ldrb.w	r3, [sl]
 801b46c:	2b00      	cmp	r3, #0
 801b46e:	f000 80a2 	beq.w	801b5b6 <_vfiprintf_r+0x20e>
 801b472:	2300      	movs	r3, #0
 801b474:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801b478:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b47c:	f10a 0a01 	add.w	sl, sl, #1
 801b480:	9304      	str	r3, [sp, #16]
 801b482:	9307      	str	r3, [sp, #28]
 801b484:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b488:	931a      	str	r3, [sp, #104]	; 0x68
 801b48a:	4654      	mov	r4, sl
 801b48c:	2205      	movs	r2, #5
 801b48e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b492:	4858      	ldr	r0, [pc, #352]	; (801b5f4 <_vfiprintf_r+0x24c>)
 801b494:	f7e4 febc 	bl	8000210 <memchr>
 801b498:	9a04      	ldr	r2, [sp, #16]
 801b49a:	b9d8      	cbnz	r0, 801b4d4 <_vfiprintf_r+0x12c>
 801b49c:	06d1      	lsls	r1, r2, #27
 801b49e:	bf44      	itt	mi
 801b4a0:	2320      	movmi	r3, #32
 801b4a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b4a6:	0713      	lsls	r3, r2, #28
 801b4a8:	bf44      	itt	mi
 801b4aa:	232b      	movmi	r3, #43	; 0x2b
 801b4ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b4b0:	f89a 3000 	ldrb.w	r3, [sl]
 801b4b4:	2b2a      	cmp	r3, #42	; 0x2a
 801b4b6:	d015      	beq.n	801b4e4 <_vfiprintf_r+0x13c>
 801b4b8:	9a07      	ldr	r2, [sp, #28]
 801b4ba:	4654      	mov	r4, sl
 801b4bc:	2000      	movs	r0, #0
 801b4be:	f04f 0c0a 	mov.w	ip, #10
 801b4c2:	4621      	mov	r1, r4
 801b4c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b4c8:	3b30      	subs	r3, #48	; 0x30
 801b4ca:	2b09      	cmp	r3, #9
 801b4cc:	d94e      	bls.n	801b56c <_vfiprintf_r+0x1c4>
 801b4ce:	b1b0      	cbz	r0, 801b4fe <_vfiprintf_r+0x156>
 801b4d0:	9207      	str	r2, [sp, #28]
 801b4d2:	e014      	b.n	801b4fe <_vfiprintf_r+0x156>
 801b4d4:	eba0 0308 	sub.w	r3, r0, r8
 801b4d8:	fa09 f303 	lsl.w	r3, r9, r3
 801b4dc:	4313      	orrs	r3, r2
 801b4de:	9304      	str	r3, [sp, #16]
 801b4e0:	46a2      	mov	sl, r4
 801b4e2:	e7d2      	b.n	801b48a <_vfiprintf_r+0xe2>
 801b4e4:	9b03      	ldr	r3, [sp, #12]
 801b4e6:	1d19      	adds	r1, r3, #4
 801b4e8:	681b      	ldr	r3, [r3, #0]
 801b4ea:	9103      	str	r1, [sp, #12]
 801b4ec:	2b00      	cmp	r3, #0
 801b4ee:	bfbb      	ittet	lt
 801b4f0:	425b      	neglt	r3, r3
 801b4f2:	f042 0202 	orrlt.w	r2, r2, #2
 801b4f6:	9307      	strge	r3, [sp, #28]
 801b4f8:	9307      	strlt	r3, [sp, #28]
 801b4fa:	bfb8      	it	lt
 801b4fc:	9204      	strlt	r2, [sp, #16]
 801b4fe:	7823      	ldrb	r3, [r4, #0]
 801b500:	2b2e      	cmp	r3, #46	; 0x2e
 801b502:	d10c      	bne.n	801b51e <_vfiprintf_r+0x176>
 801b504:	7863      	ldrb	r3, [r4, #1]
 801b506:	2b2a      	cmp	r3, #42	; 0x2a
 801b508:	d135      	bne.n	801b576 <_vfiprintf_r+0x1ce>
 801b50a:	9b03      	ldr	r3, [sp, #12]
 801b50c:	1d1a      	adds	r2, r3, #4
 801b50e:	681b      	ldr	r3, [r3, #0]
 801b510:	9203      	str	r2, [sp, #12]
 801b512:	2b00      	cmp	r3, #0
 801b514:	bfb8      	it	lt
 801b516:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801b51a:	3402      	adds	r4, #2
 801b51c:	9305      	str	r3, [sp, #20]
 801b51e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801b604 <_vfiprintf_r+0x25c>
 801b522:	7821      	ldrb	r1, [r4, #0]
 801b524:	2203      	movs	r2, #3
 801b526:	4650      	mov	r0, sl
 801b528:	f7e4 fe72 	bl	8000210 <memchr>
 801b52c:	b140      	cbz	r0, 801b540 <_vfiprintf_r+0x198>
 801b52e:	2340      	movs	r3, #64	; 0x40
 801b530:	eba0 000a 	sub.w	r0, r0, sl
 801b534:	fa03 f000 	lsl.w	r0, r3, r0
 801b538:	9b04      	ldr	r3, [sp, #16]
 801b53a:	4303      	orrs	r3, r0
 801b53c:	3401      	adds	r4, #1
 801b53e:	9304      	str	r3, [sp, #16]
 801b540:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b544:	482c      	ldr	r0, [pc, #176]	; (801b5f8 <_vfiprintf_r+0x250>)
 801b546:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b54a:	2206      	movs	r2, #6
 801b54c:	f7e4 fe60 	bl	8000210 <memchr>
 801b550:	2800      	cmp	r0, #0
 801b552:	d03f      	beq.n	801b5d4 <_vfiprintf_r+0x22c>
 801b554:	4b29      	ldr	r3, [pc, #164]	; (801b5fc <_vfiprintf_r+0x254>)
 801b556:	bb1b      	cbnz	r3, 801b5a0 <_vfiprintf_r+0x1f8>
 801b558:	9b03      	ldr	r3, [sp, #12]
 801b55a:	3307      	adds	r3, #7
 801b55c:	f023 0307 	bic.w	r3, r3, #7
 801b560:	3308      	adds	r3, #8
 801b562:	9303      	str	r3, [sp, #12]
 801b564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b566:	443b      	add	r3, r7
 801b568:	9309      	str	r3, [sp, #36]	; 0x24
 801b56a:	e767      	b.n	801b43c <_vfiprintf_r+0x94>
 801b56c:	fb0c 3202 	mla	r2, ip, r2, r3
 801b570:	460c      	mov	r4, r1
 801b572:	2001      	movs	r0, #1
 801b574:	e7a5      	b.n	801b4c2 <_vfiprintf_r+0x11a>
 801b576:	2300      	movs	r3, #0
 801b578:	3401      	adds	r4, #1
 801b57a:	9305      	str	r3, [sp, #20]
 801b57c:	4619      	mov	r1, r3
 801b57e:	f04f 0c0a 	mov.w	ip, #10
 801b582:	4620      	mov	r0, r4
 801b584:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b588:	3a30      	subs	r2, #48	; 0x30
 801b58a:	2a09      	cmp	r2, #9
 801b58c:	d903      	bls.n	801b596 <_vfiprintf_r+0x1ee>
 801b58e:	2b00      	cmp	r3, #0
 801b590:	d0c5      	beq.n	801b51e <_vfiprintf_r+0x176>
 801b592:	9105      	str	r1, [sp, #20]
 801b594:	e7c3      	b.n	801b51e <_vfiprintf_r+0x176>
 801b596:	fb0c 2101 	mla	r1, ip, r1, r2
 801b59a:	4604      	mov	r4, r0
 801b59c:	2301      	movs	r3, #1
 801b59e:	e7f0      	b.n	801b582 <_vfiprintf_r+0x1da>
 801b5a0:	ab03      	add	r3, sp, #12
 801b5a2:	9300      	str	r3, [sp, #0]
 801b5a4:	462a      	mov	r2, r5
 801b5a6:	4b16      	ldr	r3, [pc, #88]	; (801b600 <_vfiprintf_r+0x258>)
 801b5a8:	a904      	add	r1, sp, #16
 801b5aa:	4630      	mov	r0, r6
 801b5ac:	f7fd fe04 	bl	80191b8 <_printf_float>
 801b5b0:	4607      	mov	r7, r0
 801b5b2:	1c78      	adds	r0, r7, #1
 801b5b4:	d1d6      	bne.n	801b564 <_vfiprintf_r+0x1bc>
 801b5b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b5b8:	07d9      	lsls	r1, r3, #31
 801b5ba:	d405      	bmi.n	801b5c8 <_vfiprintf_r+0x220>
 801b5bc:	89ab      	ldrh	r3, [r5, #12]
 801b5be:	059a      	lsls	r2, r3, #22
 801b5c0:	d402      	bmi.n	801b5c8 <_vfiprintf_r+0x220>
 801b5c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b5c4:	f7ff f9b0 	bl	801a928 <__retarget_lock_release_recursive>
 801b5c8:	89ab      	ldrh	r3, [r5, #12]
 801b5ca:	065b      	lsls	r3, r3, #25
 801b5cc:	f53f af12 	bmi.w	801b3f4 <_vfiprintf_r+0x4c>
 801b5d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b5d2:	e711      	b.n	801b3f8 <_vfiprintf_r+0x50>
 801b5d4:	ab03      	add	r3, sp, #12
 801b5d6:	9300      	str	r3, [sp, #0]
 801b5d8:	462a      	mov	r2, r5
 801b5da:	4b09      	ldr	r3, [pc, #36]	; (801b600 <_vfiprintf_r+0x258>)
 801b5dc:	a904      	add	r1, sp, #16
 801b5de:	4630      	mov	r0, r6
 801b5e0:	f7fe f88e 	bl	8019700 <_printf_i>
 801b5e4:	e7e4      	b.n	801b5b0 <_vfiprintf_r+0x208>
 801b5e6:	bf00      	nop
 801b5e8:	0801c43c 	.word	0x0801c43c
 801b5ec:	0801c45c 	.word	0x0801c45c
 801b5f0:	0801c41c 	.word	0x0801c41c
 801b5f4:	0801c5e4 	.word	0x0801c5e4
 801b5f8:	0801c5ee 	.word	0x0801c5ee
 801b5fc:	080191b9 	.word	0x080191b9
 801b600:	0801b383 	.word	0x0801b383
 801b604:	0801c5ea 	.word	0x0801c5ea

0801b608 <__sread>:
 801b608:	b510      	push	{r4, lr}
 801b60a:	460c      	mov	r4, r1
 801b60c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b610:	f000 faba 	bl	801bb88 <_read_r>
 801b614:	2800      	cmp	r0, #0
 801b616:	bfab      	itete	ge
 801b618:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b61a:	89a3      	ldrhlt	r3, [r4, #12]
 801b61c:	181b      	addge	r3, r3, r0
 801b61e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b622:	bfac      	ite	ge
 801b624:	6563      	strge	r3, [r4, #84]	; 0x54
 801b626:	81a3      	strhlt	r3, [r4, #12]
 801b628:	bd10      	pop	{r4, pc}

0801b62a <__swrite>:
 801b62a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b62e:	461f      	mov	r7, r3
 801b630:	898b      	ldrh	r3, [r1, #12]
 801b632:	05db      	lsls	r3, r3, #23
 801b634:	4605      	mov	r5, r0
 801b636:	460c      	mov	r4, r1
 801b638:	4616      	mov	r6, r2
 801b63a:	d505      	bpl.n	801b648 <__swrite+0x1e>
 801b63c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b640:	2302      	movs	r3, #2
 801b642:	2200      	movs	r2, #0
 801b644:	f000 f9de 	bl	801ba04 <_lseek_r>
 801b648:	89a3      	ldrh	r3, [r4, #12]
 801b64a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b64e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b652:	81a3      	strh	r3, [r4, #12]
 801b654:	4632      	mov	r2, r6
 801b656:	463b      	mov	r3, r7
 801b658:	4628      	mov	r0, r5
 801b65a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b65e:	f000 b877 	b.w	801b750 <_write_r>

0801b662 <__sseek>:
 801b662:	b510      	push	{r4, lr}
 801b664:	460c      	mov	r4, r1
 801b666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b66a:	f000 f9cb 	bl	801ba04 <_lseek_r>
 801b66e:	1c43      	adds	r3, r0, #1
 801b670:	89a3      	ldrh	r3, [r4, #12]
 801b672:	bf15      	itete	ne
 801b674:	6560      	strne	r0, [r4, #84]	; 0x54
 801b676:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b67a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b67e:	81a3      	strheq	r3, [r4, #12]
 801b680:	bf18      	it	ne
 801b682:	81a3      	strhne	r3, [r4, #12]
 801b684:	bd10      	pop	{r4, pc}

0801b686 <__sclose>:
 801b686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b68a:	f000 b8e9 	b.w	801b860 <_close_r>
	...

0801b690 <__swbuf_r>:
 801b690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b692:	460e      	mov	r6, r1
 801b694:	4614      	mov	r4, r2
 801b696:	4605      	mov	r5, r0
 801b698:	b118      	cbz	r0, 801b6a2 <__swbuf_r+0x12>
 801b69a:	6983      	ldr	r3, [r0, #24]
 801b69c:	b90b      	cbnz	r3, 801b6a2 <__swbuf_r+0x12>
 801b69e:	f7ff f88d 	bl	801a7bc <__sinit>
 801b6a2:	4b21      	ldr	r3, [pc, #132]	; (801b728 <__swbuf_r+0x98>)
 801b6a4:	429c      	cmp	r4, r3
 801b6a6:	d12b      	bne.n	801b700 <__swbuf_r+0x70>
 801b6a8:	686c      	ldr	r4, [r5, #4]
 801b6aa:	69a3      	ldr	r3, [r4, #24]
 801b6ac:	60a3      	str	r3, [r4, #8]
 801b6ae:	89a3      	ldrh	r3, [r4, #12]
 801b6b0:	071a      	lsls	r2, r3, #28
 801b6b2:	d52f      	bpl.n	801b714 <__swbuf_r+0x84>
 801b6b4:	6923      	ldr	r3, [r4, #16]
 801b6b6:	b36b      	cbz	r3, 801b714 <__swbuf_r+0x84>
 801b6b8:	6923      	ldr	r3, [r4, #16]
 801b6ba:	6820      	ldr	r0, [r4, #0]
 801b6bc:	1ac0      	subs	r0, r0, r3
 801b6be:	6963      	ldr	r3, [r4, #20]
 801b6c0:	b2f6      	uxtb	r6, r6
 801b6c2:	4283      	cmp	r3, r0
 801b6c4:	4637      	mov	r7, r6
 801b6c6:	dc04      	bgt.n	801b6d2 <__swbuf_r+0x42>
 801b6c8:	4621      	mov	r1, r4
 801b6ca:	4628      	mov	r0, r5
 801b6cc:	f000 f95e 	bl	801b98c <_fflush_r>
 801b6d0:	bb30      	cbnz	r0, 801b720 <__swbuf_r+0x90>
 801b6d2:	68a3      	ldr	r3, [r4, #8]
 801b6d4:	3b01      	subs	r3, #1
 801b6d6:	60a3      	str	r3, [r4, #8]
 801b6d8:	6823      	ldr	r3, [r4, #0]
 801b6da:	1c5a      	adds	r2, r3, #1
 801b6dc:	6022      	str	r2, [r4, #0]
 801b6de:	701e      	strb	r6, [r3, #0]
 801b6e0:	6963      	ldr	r3, [r4, #20]
 801b6e2:	3001      	adds	r0, #1
 801b6e4:	4283      	cmp	r3, r0
 801b6e6:	d004      	beq.n	801b6f2 <__swbuf_r+0x62>
 801b6e8:	89a3      	ldrh	r3, [r4, #12]
 801b6ea:	07db      	lsls	r3, r3, #31
 801b6ec:	d506      	bpl.n	801b6fc <__swbuf_r+0x6c>
 801b6ee:	2e0a      	cmp	r6, #10
 801b6f0:	d104      	bne.n	801b6fc <__swbuf_r+0x6c>
 801b6f2:	4621      	mov	r1, r4
 801b6f4:	4628      	mov	r0, r5
 801b6f6:	f000 f949 	bl	801b98c <_fflush_r>
 801b6fa:	b988      	cbnz	r0, 801b720 <__swbuf_r+0x90>
 801b6fc:	4638      	mov	r0, r7
 801b6fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b700:	4b0a      	ldr	r3, [pc, #40]	; (801b72c <__swbuf_r+0x9c>)
 801b702:	429c      	cmp	r4, r3
 801b704:	d101      	bne.n	801b70a <__swbuf_r+0x7a>
 801b706:	68ac      	ldr	r4, [r5, #8]
 801b708:	e7cf      	b.n	801b6aa <__swbuf_r+0x1a>
 801b70a:	4b09      	ldr	r3, [pc, #36]	; (801b730 <__swbuf_r+0xa0>)
 801b70c:	429c      	cmp	r4, r3
 801b70e:	bf08      	it	eq
 801b710:	68ec      	ldreq	r4, [r5, #12]
 801b712:	e7ca      	b.n	801b6aa <__swbuf_r+0x1a>
 801b714:	4621      	mov	r1, r4
 801b716:	4628      	mov	r0, r5
 801b718:	f000 f82c 	bl	801b774 <__swsetup_r>
 801b71c:	2800      	cmp	r0, #0
 801b71e:	d0cb      	beq.n	801b6b8 <__swbuf_r+0x28>
 801b720:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b724:	e7ea      	b.n	801b6fc <__swbuf_r+0x6c>
 801b726:	bf00      	nop
 801b728:	0801c43c 	.word	0x0801c43c
 801b72c:	0801c45c 	.word	0x0801c45c
 801b730:	0801c41c 	.word	0x0801c41c

0801b734 <__ascii_wctomb>:
 801b734:	b149      	cbz	r1, 801b74a <__ascii_wctomb+0x16>
 801b736:	2aff      	cmp	r2, #255	; 0xff
 801b738:	bf85      	ittet	hi
 801b73a:	238a      	movhi	r3, #138	; 0x8a
 801b73c:	6003      	strhi	r3, [r0, #0]
 801b73e:	700a      	strbls	r2, [r1, #0]
 801b740:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801b744:	bf98      	it	ls
 801b746:	2001      	movls	r0, #1
 801b748:	4770      	bx	lr
 801b74a:	4608      	mov	r0, r1
 801b74c:	4770      	bx	lr
	...

0801b750 <_write_r>:
 801b750:	b538      	push	{r3, r4, r5, lr}
 801b752:	4d07      	ldr	r5, [pc, #28]	; (801b770 <_write_r+0x20>)
 801b754:	4604      	mov	r4, r0
 801b756:	4608      	mov	r0, r1
 801b758:	4611      	mov	r1, r2
 801b75a:	2200      	movs	r2, #0
 801b75c:	602a      	str	r2, [r5, #0]
 801b75e:	461a      	mov	r2, r3
 801b760:	f000 fad8 	bl	801bd14 <_write>
 801b764:	1c43      	adds	r3, r0, #1
 801b766:	d102      	bne.n	801b76e <_write_r+0x1e>
 801b768:	682b      	ldr	r3, [r5, #0]
 801b76a:	b103      	cbz	r3, 801b76e <_write_r+0x1e>
 801b76c:	6023      	str	r3, [r4, #0]
 801b76e:	bd38      	pop	{r3, r4, r5, pc}
 801b770:	2000303c 	.word	0x2000303c

0801b774 <__swsetup_r>:
 801b774:	4b32      	ldr	r3, [pc, #200]	; (801b840 <__swsetup_r+0xcc>)
 801b776:	b570      	push	{r4, r5, r6, lr}
 801b778:	681d      	ldr	r5, [r3, #0]
 801b77a:	4606      	mov	r6, r0
 801b77c:	460c      	mov	r4, r1
 801b77e:	b125      	cbz	r5, 801b78a <__swsetup_r+0x16>
 801b780:	69ab      	ldr	r3, [r5, #24]
 801b782:	b913      	cbnz	r3, 801b78a <__swsetup_r+0x16>
 801b784:	4628      	mov	r0, r5
 801b786:	f7ff f819 	bl	801a7bc <__sinit>
 801b78a:	4b2e      	ldr	r3, [pc, #184]	; (801b844 <__swsetup_r+0xd0>)
 801b78c:	429c      	cmp	r4, r3
 801b78e:	d10f      	bne.n	801b7b0 <__swsetup_r+0x3c>
 801b790:	686c      	ldr	r4, [r5, #4]
 801b792:	89a3      	ldrh	r3, [r4, #12]
 801b794:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b798:	0719      	lsls	r1, r3, #28
 801b79a:	d42c      	bmi.n	801b7f6 <__swsetup_r+0x82>
 801b79c:	06dd      	lsls	r5, r3, #27
 801b79e:	d411      	bmi.n	801b7c4 <__swsetup_r+0x50>
 801b7a0:	2309      	movs	r3, #9
 801b7a2:	6033      	str	r3, [r6, #0]
 801b7a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b7a8:	81a3      	strh	r3, [r4, #12]
 801b7aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b7ae:	e03e      	b.n	801b82e <__swsetup_r+0xba>
 801b7b0:	4b25      	ldr	r3, [pc, #148]	; (801b848 <__swsetup_r+0xd4>)
 801b7b2:	429c      	cmp	r4, r3
 801b7b4:	d101      	bne.n	801b7ba <__swsetup_r+0x46>
 801b7b6:	68ac      	ldr	r4, [r5, #8]
 801b7b8:	e7eb      	b.n	801b792 <__swsetup_r+0x1e>
 801b7ba:	4b24      	ldr	r3, [pc, #144]	; (801b84c <__swsetup_r+0xd8>)
 801b7bc:	429c      	cmp	r4, r3
 801b7be:	bf08      	it	eq
 801b7c0:	68ec      	ldreq	r4, [r5, #12]
 801b7c2:	e7e6      	b.n	801b792 <__swsetup_r+0x1e>
 801b7c4:	0758      	lsls	r0, r3, #29
 801b7c6:	d512      	bpl.n	801b7ee <__swsetup_r+0x7a>
 801b7c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b7ca:	b141      	cbz	r1, 801b7de <__swsetup_r+0x6a>
 801b7cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b7d0:	4299      	cmp	r1, r3
 801b7d2:	d002      	beq.n	801b7da <__swsetup_r+0x66>
 801b7d4:	4630      	mov	r0, r6
 801b7d6:	f7fd fb6f 	bl	8018eb8 <_free_r>
 801b7da:	2300      	movs	r3, #0
 801b7dc:	6363      	str	r3, [r4, #52]	; 0x34
 801b7de:	89a3      	ldrh	r3, [r4, #12]
 801b7e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b7e4:	81a3      	strh	r3, [r4, #12]
 801b7e6:	2300      	movs	r3, #0
 801b7e8:	6063      	str	r3, [r4, #4]
 801b7ea:	6923      	ldr	r3, [r4, #16]
 801b7ec:	6023      	str	r3, [r4, #0]
 801b7ee:	89a3      	ldrh	r3, [r4, #12]
 801b7f0:	f043 0308 	orr.w	r3, r3, #8
 801b7f4:	81a3      	strh	r3, [r4, #12]
 801b7f6:	6923      	ldr	r3, [r4, #16]
 801b7f8:	b94b      	cbnz	r3, 801b80e <__swsetup_r+0x9a>
 801b7fa:	89a3      	ldrh	r3, [r4, #12]
 801b7fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b800:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b804:	d003      	beq.n	801b80e <__swsetup_r+0x9a>
 801b806:	4621      	mov	r1, r4
 801b808:	4630      	mov	r0, r6
 801b80a:	f000 f933 	bl	801ba74 <__smakebuf_r>
 801b80e:	89a0      	ldrh	r0, [r4, #12]
 801b810:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b814:	f010 0301 	ands.w	r3, r0, #1
 801b818:	d00a      	beq.n	801b830 <__swsetup_r+0xbc>
 801b81a:	2300      	movs	r3, #0
 801b81c:	60a3      	str	r3, [r4, #8]
 801b81e:	6963      	ldr	r3, [r4, #20]
 801b820:	425b      	negs	r3, r3
 801b822:	61a3      	str	r3, [r4, #24]
 801b824:	6923      	ldr	r3, [r4, #16]
 801b826:	b943      	cbnz	r3, 801b83a <__swsetup_r+0xc6>
 801b828:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b82c:	d1ba      	bne.n	801b7a4 <__swsetup_r+0x30>
 801b82e:	bd70      	pop	{r4, r5, r6, pc}
 801b830:	0781      	lsls	r1, r0, #30
 801b832:	bf58      	it	pl
 801b834:	6963      	ldrpl	r3, [r4, #20]
 801b836:	60a3      	str	r3, [r4, #8]
 801b838:	e7f4      	b.n	801b824 <__swsetup_r+0xb0>
 801b83a:	2000      	movs	r0, #0
 801b83c:	e7f7      	b.n	801b82e <__swsetup_r+0xba>
 801b83e:	bf00      	nop
 801b840:	20000190 	.word	0x20000190
 801b844:	0801c43c 	.word	0x0801c43c
 801b848:	0801c45c 	.word	0x0801c45c
 801b84c:	0801c41c 	.word	0x0801c41c

0801b850 <abort>:
 801b850:	b508      	push	{r3, lr}
 801b852:	2006      	movs	r0, #6
 801b854:	f000 f9d2 	bl	801bbfc <raise>
 801b858:	2001      	movs	r0, #1
 801b85a:	f000 fa63 	bl	801bd24 <_exit>
	...

0801b860 <_close_r>:
 801b860:	b538      	push	{r3, r4, r5, lr}
 801b862:	4d06      	ldr	r5, [pc, #24]	; (801b87c <_close_r+0x1c>)
 801b864:	2300      	movs	r3, #0
 801b866:	4604      	mov	r4, r0
 801b868:	4608      	mov	r0, r1
 801b86a:	602b      	str	r3, [r5, #0]
 801b86c:	f000 fa0c 	bl	801bc88 <_close>
 801b870:	1c43      	adds	r3, r0, #1
 801b872:	d102      	bne.n	801b87a <_close_r+0x1a>
 801b874:	682b      	ldr	r3, [r5, #0]
 801b876:	b103      	cbz	r3, 801b87a <_close_r+0x1a>
 801b878:	6023      	str	r3, [r4, #0]
 801b87a:	bd38      	pop	{r3, r4, r5, pc}
 801b87c:	2000303c 	.word	0x2000303c

0801b880 <__sflush_r>:
 801b880:	898a      	ldrh	r2, [r1, #12]
 801b882:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b886:	4605      	mov	r5, r0
 801b888:	0710      	lsls	r0, r2, #28
 801b88a:	460c      	mov	r4, r1
 801b88c:	d458      	bmi.n	801b940 <__sflush_r+0xc0>
 801b88e:	684b      	ldr	r3, [r1, #4]
 801b890:	2b00      	cmp	r3, #0
 801b892:	dc05      	bgt.n	801b8a0 <__sflush_r+0x20>
 801b894:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b896:	2b00      	cmp	r3, #0
 801b898:	dc02      	bgt.n	801b8a0 <__sflush_r+0x20>
 801b89a:	2000      	movs	r0, #0
 801b89c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b8a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b8a2:	2e00      	cmp	r6, #0
 801b8a4:	d0f9      	beq.n	801b89a <__sflush_r+0x1a>
 801b8a6:	2300      	movs	r3, #0
 801b8a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b8ac:	682f      	ldr	r7, [r5, #0]
 801b8ae:	602b      	str	r3, [r5, #0]
 801b8b0:	d032      	beq.n	801b918 <__sflush_r+0x98>
 801b8b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b8b4:	89a3      	ldrh	r3, [r4, #12]
 801b8b6:	075a      	lsls	r2, r3, #29
 801b8b8:	d505      	bpl.n	801b8c6 <__sflush_r+0x46>
 801b8ba:	6863      	ldr	r3, [r4, #4]
 801b8bc:	1ac0      	subs	r0, r0, r3
 801b8be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b8c0:	b10b      	cbz	r3, 801b8c6 <__sflush_r+0x46>
 801b8c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b8c4:	1ac0      	subs	r0, r0, r3
 801b8c6:	2300      	movs	r3, #0
 801b8c8:	4602      	mov	r2, r0
 801b8ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b8cc:	6a21      	ldr	r1, [r4, #32]
 801b8ce:	4628      	mov	r0, r5
 801b8d0:	47b0      	blx	r6
 801b8d2:	1c43      	adds	r3, r0, #1
 801b8d4:	89a3      	ldrh	r3, [r4, #12]
 801b8d6:	d106      	bne.n	801b8e6 <__sflush_r+0x66>
 801b8d8:	6829      	ldr	r1, [r5, #0]
 801b8da:	291d      	cmp	r1, #29
 801b8dc:	d82c      	bhi.n	801b938 <__sflush_r+0xb8>
 801b8de:	4a2a      	ldr	r2, [pc, #168]	; (801b988 <__sflush_r+0x108>)
 801b8e0:	40ca      	lsrs	r2, r1
 801b8e2:	07d6      	lsls	r6, r2, #31
 801b8e4:	d528      	bpl.n	801b938 <__sflush_r+0xb8>
 801b8e6:	2200      	movs	r2, #0
 801b8e8:	6062      	str	r2, [r4, #4]
 801b8ea:	04d9      	lsls	r1, r3, #19
 801b8ec:	6922      	ldr	r2, [r4, #16]
 801b8ee:	6022      	str	r2, [r4, #0]
 801b8f0:	d504      	bpl.n	801b8fc <__sflush_r+0x7c>
 801b8f2:	1c42      	adds	r2, r0, #1
 801b8f4:	d101      	bne.n	801b8fa <__sflush_r+0x7a>
 801b8f6:	682b      	ldr	r3, [r5, #0]
 801b8f8:	b903      	cbnz	r3, 801b8fc <__sflush_r+0x7c>
 801b8fa:	6560      	str	r0, [r4, #84]	; 0x54
 801b8fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b8fe:	602f      	str	r7, [r5, #0]
 801b900:	2900      	cmp	r1, #0
 801b902:	d0ca      	beq.n	801b89a <__sflush_r+0x1a>
 801b904:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b908:	4299      	cmp	r1, r3
 801b90a:	d002      	beq.n	801b912 <__sflush_r+0x92>
 801b90c:	4628      	mov	r0, r5
 801b90e:	f7fd fad3 	bl	8018eb8 <_free_r>
 801b912:	2000      	movs	r0, #0
 801b914:	6360      	str	r0, [r4, #52]	; 0x34
 801b916:	e7c1      	b.n	801b89c <__sflush_r+0x1c>
 801b918:	6a21      	ldr	r1, [r4, #32]
 801b91a:	2301      	movs	r3, #1
 801b91c:	4628      	mov	r0, r5
 801b91e:	47b0      	blx	r6
 801b920:	1c41      	adds	r1, r0, #1
 801b922:	d1c7      	bne.n	801b8b4 <__sflush_r+0x34>
 801b924:	682b      	ldr	r3, [r5, #0]
 801b926:	2b00      	cmp	r3, #0
 801b928:	d0c4      	beq.n	801b8b4 <__sflush_r+0x34>
 801b92a:	2b1d      	cmp	r3, #29
 801b92c:	d001      	beq.n	801b932 <__sflush_r+0xb2>
 801b92e:	2b16      	cmp	r3, #22
 801b930:	d101      	bne.n	801b936 <__sflush_r+0xb6>
 801b932:	602f      	str	r7, [r5, #0]
 801b934:	e7b1      	b.n	801b89a <__sflush_r+0x1a>
 801b936:	89a3      	ldrh	r3, [r4, #12]
 801b938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b93c:	81a3      	strh	r3, [r4, #12]
 801b93e:	e7ad      	b.n	801b89c <__sflush_r+0x1c>
 801b940:	690f      	ldr	r7, [r1, #16]
 801b942:	2f00      	cmp	r7, #0
 801b944:	d0a9      	beq.n	801b89a <__sflush_r+0x1a>
 801b946:	0793      	lsls	r3, r2, #30
 801b948:	680e      	ldr	r6, [r1, #0]
 801b94a:	bf08      	it	eq
 801b94c:	694b      	ldreq	r3, [r1, #20]
 801b94e:	600f      	str	r7, [r1, #0]
 801b950:	bf18      	it	ne
 801b952:	2300      	movne	r3, #0
 801b954:	eba6 0807 	sub.w	r8, r6, r7
 801b958:	608b      	str	r3, [r1, #8]
 801b95a:	f1b8 0f00 	cmp.w	r8, #0
 801b95e:	dd9c      	ble.n	801b89a <__sflush_r+0x1a>
 801b960:	6a21      	ldr	r1, [r4, #32]
 801b962:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b964:	4643      	mov	r3, r8
 801b966:	463a      	mov	r2, r7
 801b968:	4628      	mov	r0, r5
 801b96a:	47b0      	blx	r6
 801b96c:	2800      	cmp	r0, #0
 801b96e:	dc06      	bgt.n	801b97e <__sflush_r+0xfe>
 801b970:	89a3      	ldrh	r3, [r4, #12]
 801b972:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b976:	81a3      	strh	r3, [r4, #12]
 801b978:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b97c:	e78e      	b.n	801b89c <__sflush_r+0x1c>
 801b97e:	4407      	add	r7, r0
 801b980:	eba8 0800 	sub.w	r8, r8, r0
 801b984:	e7e9      	b.n	801b95a <__sflush_r+0xda>
 801b986:	bf00      	nop
 801b988:	20400001 	.word	0x20400001

0801b98c <_fflush_r>:
 801b98c:	b538      	push	{r3, r4, r5, lr}
 801b98e:	690b      	ldr	r3, [r1, #16]
 801b990:	4605      	mov	r5, r0
 801b992:	460c      	mov	r4, r1
 801b994:	b913      	cbnz	r3, 801b99c <_fflush_r+0x10>
 801b996:	2500      	movs	r5, #0
 801b998:	4628      	mov	r0, r5
 801b99a:	bd38      	pop	{r3, r4, r5, pc}
 801b99c:	b118      	cbz	r0, 801b9a6 <_fflush_r+0x1a>
 801b99e:	6983      	ldr	r3, [r0, #24]
 801b9a0:	b90b      	cbnz	r3, 801b9a6 <_fflush_r+0x1a>
 801b9a2:	f7fe ff0b 	bl	801a7bc <__sinit>
 801b9a6:	4b14      	ldr	r3, [pc, #80]	; (801b9f8 <_fflush_r+0x6c>)
 801b9a8:	429c      	cmp	r4, r3
 801b9aa:	d11b      	bne.n	801b9e4 <_fflush_r+0x58>
 801b9ac:	686c      	ldr	r4, [r5, #4]
 801b9ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b9b2:	2b00      	cmp	r3, #0
 801b9b4:	d0ef      	beq.n	801b996 <_fflush_r+0xa>
 801b9b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b9b8:	07d0      	lsls	r0, r2, #31
 801b9ba:	d404      	bmi.n	801b9c6 <_fflush_r+0x3a>
 801b9bc:	0599      	lsls	r1, r3, #22
 801b9be:	d402      	bmi.n	801b9c6 <_fflush_r+0x3a>
 801b9c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b9c2:	f7fe ffb0 	bl	801a926 <__retarget_lock_acquire_recursive>
 801b9c6:	4628      	mov	r0, r5
 801b9c8:	4621      	mov	r1, r4
 801b9ca:	f7ff ff59 	bl	801b880 <__sflush_r>
 801b9ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b9d0:	07da      	lsls	r2, r3, #31
 801b9d2:	4605      	mov	r5, r0
 801b9d4:	d4e0      	bmi.n	801b998 <_fflush_r+0xc>
 801b9d6:	89a3      	ldrh	r3, [r4, #12]
 801b9d8:	059b      	lsls	r3, r3, #22
 801b9da:	d4dd      	bmi.n	801b998 <_fflush_r+0xc>
 801b9dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b9de:	f7fe ffa3 	bl	801a928 <__retarget_lock_release_recursive>
 801b9e2:	e7d9      	b.n	801b998 <_fflush_r+0xc>
 801b9e4:	4b05      	ldr	r3, [pc, #20]	; (801b9fc <_fflush_r+0x70>)
 801b9e6:	429c      	cmp	r4, r3
 801b9e8:	d101      	bne.n	801b9ee <_fflush_r+0x62>
 801b9ea:	68ac      	ldr	r4, [r5, #8]
 801b9ec:	e7df      	b.n	801b9ae <_fflush_r+0x22>
 801b9ee:	4b04      	ldr	r3, [pc, #16]	; (801ba00 <_fflush_r+0x74>)
 801b9f0:	429c      	cmp	r4, r3
 801b9f2:	bf08      	it	eq
 801b9f4:	68ec      	ldreq	r4, [r5, #12]
 801b9f6:	e7da      	b.n	801b9ae <_fflush_r+0x22>
 801b9f8:	0801c43c 	.word	0x0801c43c
 801b9fc:	0801c45c 	.word	0x0801c45c
 801ba00:	0801c41c 	.word	0x0801c41c

0801ba04 <_lseek_r>:
 801ba04:	b538      	push	{r3, r4, r5, lr}
 801ba06:	4d07      	ldr	r5, [pc, #28]	; (801ba24 <_lseek_r+0x20>)
 801ba08:	4604      	mov	r4, r0
 801ba0a:	4608      	mov	r0, r1
 801ba0c:	4611      	mov	r1, r2
 801ba0e:	2200      	movs	r2, #0
 801ba10:	602a      	str	r2, [r5, #0]
 801ba12:	461a      	mov	r2, r3
 801ba14:	f000 f960 	bl	801bcd8 <_lseek>
 801ba18:	1c43      	adds	r3, r0, #1
 801ba1a:	d102      	bne.n	801ba22 <_lseek_r+0x1e>
 801ba1c:	682b      	ldr	r3, [r5, #0]
 801ba1e:	b103      	cbz	r3, 801ba22 <_lseek_r+0x1e>
 801ba20:	6023      	str	r3, [r4, #0]
 801ba22:	bd38      	pop	{r3, r4, r5, pc}
 801ba24:	2000303c 	.word	0x2000303c

0801ba28 <__swhatbuf_r>:
 801ba28:	b570      	push	{r4, r5, r6, lr}
 801ba2a:	460e      	mov	r6, r1
 801ba2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba30:	2900      	cmp	r1, #0
 801ba32:	b096      	sub	sp, #88	; 0x58
 801ba34:	4614      	mov	r4, r2
 801ba36:	461d      	mov	r5, r3
 801ba38:	da08      	bge.n	801ba4c <__swhatbuf_r+0x24>
 801ba3a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801ba3e:	2200      	movs	r2, #0
 801ba40:	602a      	str	r2, [r5, #0]
 801ba42:	061a      	lsls	r2, r3, #24
 801ba44:	d410      	bmi.n	801ba68 <__swhatbuf_r+0x40>
 801ba46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ba4a:	e00e      	b.n	801ba6a <__swhatbuf_r+0x42>
 801ba4c:	466a      	mov	r2, sp
 801ba4e:	f000 f8f1 	bl	801bc34 <_fstat_r>
 801ba52:	2800      	cmp	r0, #0
 801ba54:	dbf1      	blt.n	801ba3a <__swhatbuf_r+0x12>
 801ba56:	9a01      	ldr	r2, [sp, #4]
 801ba58:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801ba5c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801ba60:	425a      	negs	r2, r3
 801ba62:	415a      	adcs	r2, r3
 801ba64:	602a      	str	r2, [r5, #0]
 801ba66:	e7ee      	b.n	801ba46 <__swhatbuf_r+0x1e>
 801ba68:	2340      	movs	r3, #64	; 0x40
 801ba6a:	2000      	movs	r0, #0
 801ba6c:	6023      	str	r3, [r4, #0]
 801ba6e:	b016      	add	sp, #88	; 0x58
 801ba70:	bd70      	pop	{r4, r5, r6, pc}
	...

0801ba74 <__smakebuf_r>:
 801ba74:	898b      	ldrh	r3, [r1, #12]
 801ba76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801ba78:	079d      	lsls	r5, r3, #30
 801ba7a:	4606      	mov	r6, r0
 801ba7c:	460c      	mov	r4, r1
 801ba7e:	d507      	bpl.n	801ba90 <__smakebuf_r+0x1c>
 801ba80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801ba84:	6023      	str	r3, [r4, #0]
 801ba86:	6123      	str	r3, [r4, #16]
 801ba88:	2301      	movs	r3, #1
 801ba8a:	6163      	str	r3, [r4, #20]
 801ba8c:	b002      	add	sp, #8
 801ba8e:	bd70      	pop	{r4, r5, r6, pc}
 801ba90:	ab01      	add	r3, sp, #4
 801ba92:	466a      	mov	r2, sp
 801ba94:	f7ff ffc8 	bl	801ba28 <__swhatbuf_r>
 801ba98:	9900      	ldr	r1, [sp, #0]
 801ba9a:	4605      	mov	r5, r0
 801ba9c:	4630      	mov	r0, r6
 801ba9e:	f7fd fa77 	bl	8018f90 <_malloc_r>
 801baa2:	b948      	cbnz	r0, 801bab8 <__smakebuf_r+0x44>
 801baa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801baa8:	059a      	lsls	r2, r3, #22
 801baaa:	d4ef      	bmi.n	801ba8c <__smakebuf_r+0x18>
 801baac:	f023 0303 	bic.w	r3, r3, #3
 801bab0:	f043 0302 	orr.w	r3, r3, #2
 801bab4:	81a3      	strh	r3, [r4, #12]
 801bab6:	e7e3      	b.n	801ba80 <__smakebuf_r+0xc>
 801bab8:	4b0d      	ldr	r3, [pc, #52]	; (801baf0 <__smakebuf_r+0x7c>)
 801baba:	62b3      	str	r3, [r6, #40]	; 0x28
 801babc:	89a3      	ldrh	r3, [r4, #12]
 801babe:	6020      	str	r0, [r4, #0]
 801bac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bac4:	81a3      	strh	r3, [r4, #12]
 801bac6:	9b00      	ldr	r3, [sp, #0]
 801bac8:	6163      	str	r3, [r4, #20]
 801baca:	9b01      	ldr	r3, [sp, #4]
 801bacc:	6120      	str	r0, [r4, #16]
 801bace:	b15b      	cbz	r3, 801bae8 <__smakebuf_r+0x74>
 801bad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bad4:	4630      	mov	r0, r6
 801bad6:	f000 f8bf 	bl	801bc58 <_isatty_r>
 801bada:	b128      	cbz	r0, 801bae8 <__smakebuf_r+0x74>
 801badc:	89a3      	ldrh	r3, [r4, #12]
 801bade:	f023 0303 	bic.w	r3, r3, #3
 801bae2:	f043 0301 	orr.w	r3, r3, #1
 801bae6:	81a3      	strh	r3, [r4, #12]
 801bae8:	89a0      	ldrh	r0, [r4, #12]
 801baea:	4305      	orrs	r5, r0
 801baec:	81a5      	strh	r5, [r4, #12]
 801baee:	e7cd      	b.n	801ba8c <__smakebuf_r+0x18>
 801baf0:	0801a755 	.word	0x0801a755

0801baf4 <memmove>:
 801baf4:	4288      	cmp	r0, r1
 801baf6:	b510      	push	{r4, lr}
 801baf8:	eb01 0402 	add.w	r4, r1, r2
 801bafc:	d902      	bls.n	801bb04 <memmove+0x10>
 801bafe:	4284      	cmp	r4, r0
 801bb00:	4623      	mov	r3, r4
 801bb02:	d807      	bhi.n	801bb14 <memmove+0x20>
 801bb04:	1e43      	subs	r3, r0, #1
 801bb06:	42a1      	cmp	r1, r4
 801bb08:	d008      	beq.n	801bb1c <memmove+0x28>
 801bb0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801bb0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801bb12:	e7f8      	b.n	801bb06 <memmove+0x12>
 801bb14:	4402      	add	r2, r0
 801bb16:	4601      	mov	r1, r0
 801bb18:	428a      	cmp	r2, r1
 801bb1a:	d100      	bne.n	801bb1e <memmove+0x2a>
 801bb1c:	bd10      	pop	{r4, pc}
 801bb1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801bb22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801bb26:	e7f7      	b.n	801bb18 <memmove+0x24>

0801bb28 <_realloc_r>:
 801bb28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bb2c:	4680      	mov	r8, r0
 801bb2e:	4614      	mov	r4, r2
 801bb30:	460e      	mov	r6, r1
 801bb32:	b921      	cbnz	r1, 801bb3e <_realloc_r+0x16>
 801bb34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bb38:	4611      	mov	r1, r2
 801bb3a:	f7fd ba29 	b.w	8018f90 <_malloc_r>
 801bb3e:	b92a      	cbnz	r2, 801bb4c <_realloc_r+0x24>
 801bb40:	f7fd f9ba 	bl	8018eb8 <_free_r>
 801bb44:	4625      	mov	r5, r4
 801bb46:	4628      	mov	r0, r5
 801bb48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bb4c:	f000 f894 	bl	801bc78 <_malloc_usable_size_r>
 801bb50:	4284      	cmp	r4, r0
 801bb52:	4607      	mov	r7, r0
 801bb54:	d802      	bhi.n	801bb5c <_realloc_r+0x34>
 801bb56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801bb5a:	d812      	bhi.n	801bb82 <_realloc_r+0x5a>
 801bb5c:	4621      	mov	r1, r4
 801bb5e:	4640      	mov	r0, r8
 801bb60:	f7fd fa16 	bl	8018f90 <_malloc_r>
 801bb64:	4605      	mov	r5, r0
 801bb66:	2800      	cmp	r0, #0
 801bb68:	d0ed      	beq.n	801bb46 <_realloc_r+0x1e>
 801bb6a:	42bc      	cmp	r4, r7
 801bb6c:	4622      	mov	r2, r4
 801bb6e:	4631      	mov	r1, r6
 801bb70:	bf28      	it	cs
 801bb72:	463a      	movcs	r2, r7
 801bb74:	f7fd f98a 	bl	8018e8c <memcpy>
 801bb78:	4631      	mov	r1, r6
 801bb7a:	4640      	mov	r0, r8
 801bb7c:	f7fd f99c 	bl	8018eb8 <_free_r>
 801bb80:	e7e1      	b.n	801bb46 <_realloc_r+0x1e>
 801bb82:	4635      	mov	r5, r6
 801bb84:	e7df      	b.n	801bb46 <_realloc_r+0x1e>
	...

0801bb88 <_read_r>:
 801bb88:	b538      	push	{r3, r4, r5, lr}
 801bb8a:	4d07      	ldr	r5, [pc, #28]	; (801bba8 <_read_r+0x20>)
 801bb8c:	4604      	mov	r4, r0
 801bb8e:	4608      	mov	r0, r1
 801bb90:	4611      	mov	r1, r2
 801bb92:	2200      	movs	r2, #0
 801bb94:	602a      	str	r2, [r5, #0]
 801bb96:	461a      	mov	r2, r3
 801bb98:	f000 f8a6 	bl	801bce8 <_read>
 801bb9c:	1c43      	adds	r3, r0, #1
 801bb9e:	d102      	bne.n	801bba6 <_read_r+0x1e>
 801bba0:	682b      	ldr	r3, [r5, #0]
 801bba2:	b103      	cbz	r3, 801bba6 <_read_r+0x1e>
 801bba4:	6023      	str	r3, [r4, #0]
 801bba6:	bd38      	pop	{r3, r4, r5, pc}
 801bba8:	2000303c 	.word	0x2000303c

0801bbac <_raise_r>:
 801bbac:	291f      	cmp	r1, #31
 801bbae:	b538      	push	{r3, r4, r5, lr}
 801bbb0:	4604      	mov	r4, r0
 801bbb2:	460d      	mov	r5, r1
 801bbb4:	d904      	bls.n	801bbc0 <_raise_r+0x14>
 801bbb6:	2316      	movs	r3, #22
 801bbb8:	6003      	str	r3, [r0, #0]
 801bbba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bbbe:	bd38      	pop	{r3, r4, r5, pc}
 801bbc0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801bbc2:	b112      	cbz	r2, 801bbca <_raise_r+0x1e>
 801bbc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bbc8:	b94b      	cbnz	r3, 801bbde <_raise_r+0x32>
 801bbca:	4620      	mov	r0, r4
 801bbcc:	f000 f830 	bl	801bc30 <_getpid_r>
 801bbd0:	462a      	mov	r2, r5
 801bbd2:	4601      	mov	r1, r0
 801bbd4:	4620      	mov	r0, r4
 801bbd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bbda:	f000 b817 	b.w	801bc0c <_kill_r>
 801bbde:	2b01      	cmp	r3, #1
 801bbe0:	d00a      	beq.n	801bbf8 <_raise_r+0x4c>
 801bbe2:	1c59      	adds	r1, r3, #1
 801bbe4:	d103      	bne.n	801bbee <_raise_r+0x42>
 801bbe6:	2316      	movs	r3, #22
 801bbe8:	6003      	str	r3, [r0, #0]
 801bbea:	2001      	movs	r0, #1
 801bbec:	e7e7      	b.n	801bbbe <_raise_r+0x12>
 801bbee:	2400      	movs	r4, #0
 801bbf0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801bbf4:	4628      	mov	r0, r5
 801bbf6:	4798      	blx	r3
 801bbf8:	2000      	movs	r0, #0
 801bbfa:	e7e0      	b.n	801bbbe <_raise_r+0x12>

0801bbfc <raise>:
 801bbfc:	4b02      	ldr	r3, [pc, #8]	; (801bc08 <raise+0xc>)
 801bbfe:	4601      	mov	r1, r0
 801bc00:	6818      	ldr	r0, [r3, #0]
 801bc02:	f7ff bfd3 	b.w	801bbac <_raise_r>
 801bc06:	bf00      	nop
 801bc08:	20000190 	.word	0x20000190

0801bc0c <_kill_r>:
 801bc0c:	b538      	push	{r3, r4, r5, lr}
 801bc0e:	4d07      	ldr	r5, [pc, #28]	; (801bc2c <_kill_r+0x20>)
 801bc10:	2300      	movs	r3, #0
 801bc12:	4604      	mov	r4, r0
 801bc14:	4608      	mov	r0, r1
 801bc16:	4611      	mov	r1, r2
 801bc18:	602b      	str	r3, [r5, #0]
 801bc1a:	f000 f855 	bl	801bcc8 <_kill>
 801bc1e:	1c43      	adds	r3, r0, #1
 801bc20:	d102      	bne.n	801bc28 <_kill_r+0x1c>
 801bc22:	682b      	ldr	r3, [r5, #0]
 801bc24:	b103      	cbz	r3, 801bc28 <_kill_r+0x1c>
 801bc26:	6023      	str	r3, [r4, #0]
 801bc28:	bd38      	pop	{r3, r4, r5, pc}
 801bc2a:	bf00      	nop
 801bc2c:	2000303c 	.word	0x2000303c

0801bc30 <_getpid_r>:
 801bc30:	f000 b83a 	b.w	801bca8 <_getpid>

0801bc34 <_fstat_r>:
 801bc34:	b538      	push	{r3, r4, r5, lr}
 801bc36:	4d07      	ldr	r5, [pc, #28]	; (801bc54 <_fstat_r+0x20>)
 801bc38:	2300      	movs	r3, #0
 801bc3a:	4604      	mov	r4, r0
 801bc3c:	4608      	mov	r0, r1
 801bc3e:	4611      	mov	r1, r2
 801bc40:	602b      	str	r3, [r5, #0]
 801bc42:	f000 f829 	bl	801bc98 <_fstat>
 801bc46:	1c43      	adds	r3, r0, #1
 801bc48:	d102      	bne.n	801bc50 <_fstat_r+0x1c>
 801bc4a:	682b      	ldr	r3, [r5, #0]
 801bc4c:	b103      	cbz	r3, 801bc50 <_fstat_r+0x1c>
 801bc4e:	6023      	str	r3, [r4, #0]
 801bc50:	bd38      	pop	{r3, r4, r5, pc}
 801bc52:	bf00      	nop
 801bc54:	2000303c 	.word	0x2000303c

0801bc58 <_isatty_r>:
 801bc58:	b538      	push	{r3, r4, r5, lr}
 801bc5a:	4d06      	ldr	r5, [pc, #24]	; (801bc74 <_isatty_r+0x1c>)
 801bc5c:	2300      	movs	r3, #0
 801bc5e:	4604      	mov	r4, r0
 801bc60:	4608      	mov	r0, r1
 801bc62:	602b      	str	r3, [r5, #0]
 801bc64:	f000 f828 	bl	801bcb8 <_isatty>
 801bc68:	1c43      	adds	r3, r0, #1
 801bc6a:	d102      	bne.n	801bc72 <_isatty_r+0x1a>
 801bc6c:	682b      	ldr	r3, [r5, #0]
 801bc6e:	b103      	cbz	r3, 801bc72 <_isatty_r+0x1a>
 801bc70:	6023      	str	r3, [r4, #0]
 801bc72:	bd38      	pop	{r3, r4, r5, pc}
 801bc74:	2000303c 	.word	0x2000303c

0801bc78 <_malloc_usable_size_r>:
 801bc78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bc7c:	1f18      	subs	r0, r3, #4
 801bc7e:	2b00      	cmp	r3, #0
 801bc80:	bfbc      	itt	lt
 801bc82:	580b      	ldrlt	r3, [r1, r0]
 801bc84:	18c0      	addlt	r0, r0, r3
 801bc86:	4770      	bx	lr

0801bc88 <_close>:
 801bc88:	4b02      	ldr	r3, [pc, #8]	; (801bc94 <_close+0xc>)
 801bc8a:	2258      	movs	r2, #88	; 0x58
 801bc8c:	601a      	str	r2, [r3, #0]
 801bc8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bc92:	4770      	bx	lr
 801bc94:	2000303c 	.word	0x2000303c

0801bc98 <_fstat>:
 801bc98:	4b02      	ldr	r3, [pc, #8]	; (801bca4 <_fstat+0xc>)
 801bc9a:	2258      	movs	r2, #88	; 0x58
 801bc9c:	601a      	str	r2, [r3, #0]
 801bc9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bca2:	4770      	bx	lr
 801bca4:	2000303c 	.word	0x2000303c

0801bca8 <_getpid>:
 801bca8:	4b02      	ldr	r3, [pc, #8]	; (801bcb4 <_getpid+0xc>)
 801bcaa:	2258      	movs	r2, #88	; 0x58
 801bcac:	601a      	str	r2, [r3, #0]
 801bcae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bcb2:	4770      	bx	lr
 801bcb4:	2000303c 	.word	0x2000303c

0801bcb8 <_isatty>:
 801bcb8:	4b02      	ldr	r3, [pc, #8]	; (801bcc4 <_isatty+0xc>)
 801bcba:	2258      	movs	r2, #88	; 0x58
 801bcbc:	601a      	str	r2, [r3, #0]
 801bcbe:	2000      	movs	r0, #0
 801bcc0:	4770      	bx	lr
 801bcc2:	bf00      	nop
 801bcc4:	2000303c 	.word	0x2000303c

0801bcc8 <_kill>:
 801bcc8:	4b02      	ldr	r3, [pc, #8]	; (801bcd4 <_kill+0xc>)
 801bcca:	2258      	movs	r2, #88	; 0x58
 801bccc:	601a      	str	r2, [r3, #0]
 801bcce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bcd2:	4770      	bx	lr
 801bcd4:	2000303c 	.word	0x2000303c

0801bcd8 <_lseek>:
 801bcd8:	4b02      	ldr	r3, [pc, #8]	; (801bce4 <_lseek+0xc>)
 801bcda:	2258      	movs	r2, #88	; 0x58
 801bcdc:	601a      	str	r2, [r3, #0]
 801bcde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bce2:	4770      	bx	lr
 801bce4:	2000303c 	.word	0x2000303c

0801bce8 <_read>:
 801bce8:	4b02      	ldr	r3, [pc, #8]	; (801bcf4 <_read+0xc>)
 801bcea:	2258      	movs	r2, #88	; 0x58
 801bcec:	601a      	str	r2, [r3, #0]
 801bcee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bcf2:	4770      	bx	lr
 801bcf4:	2000303c 	.word	0x2000303c

0801bcf8 <_sbrk>:
 801bcf8:	4a04      	ldr	r2, [pc, #16]	; (801bd0c <_sbrk+0x14>)
 801bcfa:	6811      	ldr	r1, [r2, #0]
 801bcfc:	4603      	mov	r3, r0
 801bcfe:	b909      	cbnz	r1, 801bd04 <_sbrk+0xc>
 801bd00:	4903      	ldr	r1, [pc, #12]	; (801bd10 <_sbrk+0x18>)
 801bd02:	6011      	str	r1, [r2, #0]
 801bd04:	6810      	ldr	r0, [r2, #0]
 801bd06:	4403      	add	r3, r0
 801bd08:	6013      	str	r3, [r2, #0]
 801bd0a:	4770      	bx	lr
 801bd0c:	20003040 	.word	0x20003040
 801bd10:	20003048 	.word	0x20003048

0801bd14 <_write>:
 801bd14:	4b02      	ldr	r3, [pc, #8]	; (801bd20 <_write+0xc>)
 801bd16:	2258      	movs	r2, #88	; 0x58
 801bd18:	601a      	str	r2, [r3, #0]
 801bd1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bd1e:	4770      	bx	lr
 801bd20:	2000303c 	.word	0x2000303c

0801bd24 <_exit>:
 801bd24:	e7fe      	b.n	801bd24 <_exit>
	...

0801bd28 <_init>:
 801bd28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bd2a:	bf00      	nop
 801bd2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bd2e:	bc08      	pop	{r3}
 801bd30:	469e      	mov	lr, r3
 801bd32:	4770      	bx	lr

0801bd34 <_fini>:
 801bd34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bd36:	bf00      	nop
 801bd38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bd3a:	bc08      	pop	{r3}
 801bd3c:	469e      	mov	lr, r3
 801bd3e:	4770      	bx	lr
