// Seed: 52753757
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
  reg   id_3;
  assign id_3 = id_0;
  logic id_4 = 1;
  logic id_5;
  type_0 id_6 (
      .id_0(1),
      .id_1()
  );
  logic id_7 = id_7;
  type_15(
      1, id_1
  ); type_16(
      id_2, 1
  );
  assign id_5 = ~id_5;
  initial begin
    id_5 = 1;
  end
  logic id_8;
  assign id_2 = 1;
  always_ff @(id_7) id_3 <= {1{id_3}} == 1 - 1;
  logic id_9;
endmodule
