# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4.2.srcs/sources_1/new/sum2bit.vhd" \
"../../../../project_4.2.srcs/sources_1/new/sum8bit.vhd" \
"../../../../project_4.2.srcs/sim_1/new/sum8biti_tb.vhd" \

# Do not sort compile order
nosort
