<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › include › mach › mx2x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mx2x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright 2008 Juergen Beisert, kernel@pengutronix.de</span>
<span class="cm"> *</span>
<span class="cm"> * This contains hardware definitions that are common between i.MX21 and</span>
<span class="cm"> * i.MX27.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,</span>
<span class="cm"> * MA  02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_MX2x_H__</span>
<span class="cp">#define __MACH_MX2x_H__</span>

<span class="cm">/* The following addresses are common between i.MX21 and i.MX27 */</span>

<span class="cm">/* Register offsets */</span>
<span class="cp">#define MX2x_AIPI_BASE_ADDR		0x10000000</span>
<span class="cp">#define MX2x_AIPI_SIZE			SZ_1M</span>
<span class="cp">#define MX2x_DMA_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x01000)</span>
<span class="cp">#define MX2x_WDOG_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x02000)</span>
<span class="cp">#define MX2x_GPT1_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x03000)</span>
<span class="cp">#define MX2x_GPT2_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x04000)</span>
<span class="cp">#define MX2x_GPT3_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x05000)</span>
<span class="cp">#define MX2x_PWM_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x06000)</span>
<span class="cp">#define MX2x_RTC_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x07000)</span>
<span class="cp">#define MX2x_KPP_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x08000)</span>
<span class="cp">#define MX2x_OWIRE_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x09000)</span>
<span class="cp">#define MX2x_UART1_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x0a000)</span>
<span class="cp">#define MX2x_UART2_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x0b000)</span>
<span class="cp">#define MX2x_UART3_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x0c000)</span>
<span class="cp">#define MX2x_UART4_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x0d000)</span>
<span class="cp">#define MX2x_CSPI1_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x0e000)</span>
<span class="cp">#define MX2x_CSPI2_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x0f000)</span>
<span class="cp">#define MX2x_SSI1_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x10000)</span>
<span class="cp">#define MX2x_SSI2_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x11000)</span>
<span class="cp">#define MX2x_I2C_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x12000)</span>
<span class="cp">#define MX2x_SDHC1_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x13000)</span>
<span class="cp">#define MX2x_SDHC2_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x14000)</span>
<span class="cp">#define MX2x_GPIO_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x15000)</span>
<span class="cp">#define MX2x_AUDMUX_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x16000)</span>
<span class="cp">#define MX2x_CSPI3_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x17000)</span>
<span class="cp">#define MX2x_LCDC_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x21000)</span>
<span class="cp">#define MX2x_SLCDC_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x22000)</span>
<span class="cp">#define MX2x_USBOTG_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x24000)</span>
<span class="cp">#define MX2x_EMMA_PP_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x26000)</span>
<span class="cp">#define MX2x_EMMA_PRP_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x26400)</span>
<span class="cp">#define MX2x_CCM_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x27000)</span>
<span class="cp">#define MX2x_SYSCTRL_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x27800)</span>
<span class="cp">#define MX2x_JAM_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x3e000)</span>
<span class="cp">#define MX2x_MAX_BASE_ADDR			(MX2x_AIPI_BASE_ADDR + 0x3f000)</span>

<span class="cp">#define MX2x_AVIC_BASE_ADDR		0x10040000</span>

<span class="cp">#define MX2x_SAHB1_BASE_ADDR		0x80000000</span>
<span class="cp">#define MX2x_SAHB1_SIZE			SZ_1M</span>
<span class="cp">#define MX2x_CSI_BASE_ADDR			(MX2x_SAHB1_BASE_ADDR + 0x0000)</span>

<span class="cm">/* fixed interrupt numbers */</span>
<span class="cp">#define MX2x_INT_CSPI3		6</span>
<span class="cp">#define MX2x_INT_GPIO		8</span>
<span class="cp">#define MX2x_INT_SDHC2		10</span>
<span class="cp">#define MX2x_INT_SDHC1		11</span>
<span class="cp">#define MX2x_INT_I2C		12</span>
<span class="cp">#define MX2x_INT_SSI2		13</span>
<span class="cp">#define MX2x_INT_SSI1		14</span>
<span class="cp">#define MX2x_INT_CSPI2		15</span>
<span class="cp">#define MX2x_INT_CSPI1		16</span>
<span class="cp">#define MX2x_INT_UART4		17</span>
<span class="cp">#define MX2x_INT_UART3		18</span>
<span class="cp">#define MX2x_INT_UART2		19</span>
<span class="cp">#define MX2x_INT_UART1		20</span>
<span class="cp">#define MX2x_INT_KPP		21</span>
<span class="cp">#define MX2x_INT_RTC		22</span>
<span class="cp">#define MX2x_INT_PWM		23</span>
<span class="cp">#define MX2x_INT_GPT3		24</span>
<span class="cp">#define MX2x_INT_GPT2		25</span>
<span class="cp">#define MX2x_INT_GPT1		26</span>
<span class="cp">#define MX2x_INT_WDOG		27</span>
<span class="cp">#define MX2x_INT_PCMCIA		28</span>
<span class="cp">#define MX2x_INT_NANDFC		29</span>
<span class="cp">#define MX2x_INT_CSI		31</span>
<span class="cp">#define MX2x_INT_DMACH0		32</span>
<span class="cp">#define MX2x_INT_DMACH1		33</span>
<span class="cp">#define MX2x_INT_DMACH2		34</span>
<span class="cp">#define MX2x_INT_DMACH3		35</span>
<span class="cp">#define MX2x_INT_DMACH4		36</span>
<span class="cp">#define MX2x_INT_DMACH5		37</span>
<span class="cp">#define MX2x_INT_DMACH6		38</span>
<span class="cp">#define MX2x_INT_DMACH7		39</span>
<span class="cp">#define MX2x_INT_DMACH8		40</span>
<span class="cp">#define MX2x_INT_DMACH9		41</span>
<span class="cp">#define MX2x_INT_DMACH10	42</span>
<span class="cp">#define MX2x_INT_DMACH11	43</span>
<span class="cp">#define MX2x_INT_DMACH12	44</span>
<span class="cp">#define MX2x_INT_DMACH13	45</span>
<span class="cp">#define MX2x_INT_DMACH14	46</span>
<span class="cp">#define MX2x_INT_DMACH15	47</span>
<span class="cp">#define MX2x_INT_EMMAPRP	51</span>
<span class="cp">#define MX2x_INT_EMMAPP		52</span>
<span class="cp">#define MX2x_INT_SLCDC		60</span>
<span class="cp">#define MX2x_INT_LCDC		61</span>

<span class="cm">/* fixed DMA request numbers */</span>
<span class="cp">#define MX2x_DMA_REQ_CSPI3_RX	1</span>
<span class="cp">#define MX2x_DMA_REQ_CSPI3_TX	2</span>
<span class="cp">#define MX2x_DMA_REQ_EXT	3</span>
<span class="cp">#define MX2x_DMA_REQ_SDHC2	6</span>
<span class="cp">#define MX2x_DMA_REQ_SDHC1	7</span>
<span class="cp">#define MX2x_DMA_REQ_SSI2_RX0	8</span>
<span class="cp">#define MX2x_DMA_REQ_SSI2_TX0	9</span>
<span class="cp">#define MX2x_DMA_REQ_SSI2_RX1	10</span>
<span class="cp">#define MX2x_DMA_REQ_SSI2_TX1	11</span>
<span class="cp">#define MX2x_DMA_REQ_SSI1_RX0	12</span>
<span class="cp">#define MX2x_DMA_REQ_SSI1_TX0	13</span>
<span class="cp">#define MX2x_DMA_REQ_SSI1_RX1	14</span>
<span class="cp">#define MX2x_DMA_REQ_SSI1_TX1	15</span>
<span class="cp">#define MX2x_DMA_REQ_CSPI2_RX	16</span>
<span class="cp">#define MX2x_DMA_REQ_CSPI2_TX	17</span>
<span class="cp">#define MX2x_DMA_REQ_CSPI1_RX	18</span>
<span class="cp">#define MX2x_DMA_REQ_CSPI1_TX	19</span>
<span class="cp">#define MX2x_DMA_REQ_UART4_RX	20</span>
<span class="cp">#define MX2x_DMA_REQ_UART4_TX	21</span>
<span class="cp">#define MX2x_DMA_REQ_UART3_RX	22</span>
<span class="cp">#define MX2x_DMA_REQ_UART3_TX	23</span>
<span class="cp">#define MX2x_DMA_REQ_UART2_RX	24</span>
<span class="cp">#define MX2x_DMA_REQ_UART2_TX	25</span>
<span class="cp">#define MX2x_DMA_REQ_UART1_RX	26</span>
<span class="cp">#define MX2x_DMA_REQ_UART1_TX	27</span>
<span class="cp">#define MX2x_DMA_REQ_CSI_STAT	30</span>
<span class="cp">#define MX2x_DMA_REQ_CSI_RX	31</span>

<span class="cp">#endif </span><span class="cm">/* ifndef __MACH_MX2x_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
