# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 6.4e-05 1024 280 710 266240 25.3665 13.5148 233.237 419.488 691.778 691.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 6.4e-05 4096 185 3280 156672 135.742 55.6111 2479.49 1695.76 4366.78 4366.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 6.4e-05 2048 420 1990 252928 52.8002 28.3264 1261.99 839.304 2182.59 2182.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.000128 1024 190 740 139264 11.0056 6.82947 125.111 209.833 352.916 353.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.001024 1024 90 200 18432 0.695136 3.39763 27.2429 31.3791 31.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 0.000128 512 120 380 151808 4.4145 3.41136 32.7119 104.984 145.621 145.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1260 0.000256 1024 330 1260 63488 5.73488 3.40838 92.0899 104.701 206.067 206.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 760 0.001024 1024 155 650 14848 0.723392 0.698368 9.34627 26.3403 37.1786 37.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 490 0.001024 4096 60 1910 15296 2.72179 105.91 105.013 213.69 213.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 0.001024 4096 280 370 17792 2.72704 23.9488 104.892 131.61 131.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 6.4e-05 1024 280 710 266112 25.4102 13.5475 264.604 418.991 722.72 722.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 6.4e-05 4096 185 3280 156672 136.058 55.724 2828.63 1675.38 4695.96 4696.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 6.4e-05 2048 420 1990 252288 52.9556 28.3503 1448.43 837.803 2367.71 2367.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.000128 1024 190 740 139392 11.0282 6.84237 141.754 209.587 369.342 369.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.001024 1024 90 200 18432 0.695104 3.89107 26.2493 30.8803 30.9367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.000128 512 120 380 151776 4.42368 3.41606 37.704 104.862 150.507 150.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 0.000256 1024 330 1260 63360 5.75165 3.4104 109.608 106.102 225.001 225.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 0.001024 1024 155 650 14832 0.719808 0.695872 10.7459 26.3087 38.5455 38.6193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 490 0.001024 4096 60 1910 15264 2.71939 123.843 104.579 231.187 231.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 0.001024 4096 280 370 17784 2.72688 27.4579 104.81 135.037 135.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 6.4e-05 1024 280 710 266240 25.3779 13.5364 277.852 419.191 736.128 736.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 6.4e-05 4096 185 3280 156160 135.967 55.6852 2944.57 1675.91 4812.3 4812.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 6.4e-05 2048 420 1990 252160 52.8694 28.3238 1512.96 838.186 2432.51 2432.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.000128 1024 190 740 139520 10.9925 6.83827 148.597 209.69 376.248 376.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.001024 1024 90 200 18400 0.695136 4.07552 27.0013 31.8139 31.8691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.000128 512 120 380 151680 4.41914 3.41597 39.6731 104.912 152.521 152.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 0.000256 1024 330 1260 62720 5.71978 3.38944 113.085 104.119 226.443 226.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 0.001024 1024 155 650 14720 0.715936 0.694016 11.162 26.2129 38.857 38.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 490 0.001024 4096 60 1910 15280 2.72288 128.913 108.136 239.814 239.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 0.001024 4096 280 370 17760 2.7273 28.7214 104.728 136.218 136.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 6.4e-05 1024 280 710 265728 25.3044 13.6181 256.869 418.79 715.078 715.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 6.4e-05 4096 185 3280 155136 135.889 55.6093 2720.19 1674.38 4586.23 4586.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 6.4e-05 2048 420 1990 251904 52.7283 28.2779 1407.93 837.467 2326.56 2326.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.000128 1024 190 740 139008 10.9684 6.82598 138.012 209.501 365.434 365.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.001024 1024 90 200 18432 0.699712 3.81344 27.0049 31.5592 31.6154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.000128 512 120 380 151296 4.40595 3.41197 36.5219 104.821 149.258 149.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 0.000256 1024 330 1260 62976 5.71226 3.40173 105.957 104.381 219.584 219.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 0.001024 1024 155 650 14784 0.717984 0.698336 10.5047 26.2944 38.2862 38.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 490 0.001024 4096 60 1910 15264 2.7263 119.782 104.779 227.331 227.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 0.001024 4096 280 370 17760 2.72998 26.7944 104.881 134.448 134.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 6.4e-05 1024 280 710 265600 25.4445 13.5503 260.379 419.057 718.594 718.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 6.4e-05 4096 185 3280 155200 136.64 55.7818 2753.28 1675.42 4621.3 4621.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 6.4e-05 2048 420 1990 251200 53.1756 28.3668 1420.22 837.805 2339.74 2339.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.000128 1024 190 740 139200 11.0432 6.93248 139.823 209.636 367.569 367.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.001024 1024 90 200 18400 0.69616 3.88278 26.9358 31.5604 31.6198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.000128 512 120 380 151600 4.43965 3.42221 37.2452 104.887 150.097 150.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 0.000256 1024 330 1260 63200 5.75507 3.4135 107.556 104.43 221.286 221.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 0.001024 1024 155 650 14800 0.72256 0.698624 10.6478 26.3071 38.4482 38.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 490 0.001024 4096 60 1910 15200 2.71773 120.764 104.454 227.98 228.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 0.001024 4096 280 370 17700 2.72384 27.2179 104.583 134.567 134.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 6.4e-05 1024 280 710 265216 25.401 13.5198 268.187 418.42 725.697 725.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 6.4e-05 4096 185 3280 155904 135.807 55.6769 2828.04 1672.85 4692.54 4692.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 6.4e-05 2048 420 1990 250880 53.0335 28.3766 1452.3 836.651 2370.52 2370.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.000128 1024 190 740 138880 10.9853 6.84442 143.394 209.324 370.676 370.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.001024 1024 90 200 18368 0.69632 3.98848 26.9228 31.6522 31.7095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.000128 512 120 380 151424 4.40934 3.4136 38.467 104.732 151.123 151.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 0.000256 1024 330 1260 63616 5.73981 3.41578 111.066 104.818 225.17 225.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 0.001024 1024 155 650 14560 0.71824 0.693152 10.789 26.1168 38.3872 38.4583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 490 0.001024 4096 60 1910 15232 2.72618 124.064 104.594 231.43 231.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 0.001024 4096 280 370 17696 2.71786 27.8972 104.522 135.18 135.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 6.4e-05 1024 280 710 264960 25.3712 13.5148 267.855 417.852 724.759 724.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 6.4e-05 4096 185 3280 155520 135.806 55.645 2844.16 1670.61 4706.38 4706.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 6.4e-05 2048 420 1990 251520 52.8165 28.3171 1464.93 835.833 2382.06 2382.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.000128 1024 190 740 138240 11.0172 6.83578 143.45 209.043 370.476 370.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.001024 1024 90 200 18360 0.692864 3.95802 27.95 32.6426 32.7025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.000128 512 120 380 151680 4.42925 3.41715 38.6257 104.906 151.476 151.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 0.000256 1024 330 1260 63360 5.75283 3.41773 111.195 104.689 225.18 225.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 0.001024 1024 155 650 14640 0.716384 0.690176 10.8884 26.0709 38.4373 38.5074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 490 0.001024 4096 60 1910 15240 2.7207 125.039 104.786 232.589 232.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 0.001024 4096 280 370 17640 2.71043 27.8635 104.379 134.998 135.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 6.4e-05 1024 280 710 264192 25.3771 13.5025 258.696 417.753 715.493 715.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 6.4e-05 4096 185 3280 155648 135.489 55.5622 2751.43 1670.2 4612.85 4612.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 6.4e-05 2048 420 1990 251904 52.6058 28.4323 1418.47 835.248 2334.92 2335.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.000128 1024 190 740 138240 10.989 6.82989 138.689 209.007 365.645 365.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.001024 1024 90 200 18304 0.694272 3.87619 26.8554 31.4672 31.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.000128 512 120 380 151040 4.40458 3.40787 37.3141 104.57 149.794 149.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 0.000256 1024 330 1260 63488 5.7313 3.40992 107.707 104.67 221.643 221.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 0.001024 1024 155 650 14592 0.713216 0.692224 10.4809 26.0524 38.0084 38.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 490 0.001024 4096 60 1910 15232 2.72496 120.9 104.681 228.346 228.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 0.001024 4096 280 370 17664 2.71725 27.1796 104.434 134.374 134.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 6.4e-05 1024 280 710 264192 25.2377 13.4628 259.925 416.906 715.7 715.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 6.4e-05 4096 185 3280 153600 135.61 55.3895 2738.77 1666.84 4596.77 4596.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 6.4e-05 2048 420 1990 248832 52.8549 28.1543 1410.86 833.634 2325.67 2325.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.000128 1024 190 740 138240 10.9352 6.83315 139.807 208.625 366.329 366.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.001024 1024 90 200 18240 0.692224 3.85638 26.808 31.3986 31.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.000128 512 120 380 151296 4.42032 3.40627 37.5708 104.895 150.393 150.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 0.000256 1024 330 1260 61440 5.71091 3.3711 105.36 103.493 218.062 218.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 0.001024 1024 155 650 14592 0.715968 0.692224 10.6262 26.1604 38.2639 38.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 490 0.001024 4096 60 1910 15168 2.72198 121.854 104.789 229.41 229.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 0.001024 4096 280 370 17664 2.72544 27.546 104.892 135.206 135.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 6.4e-05 1024 280 710 262400 25.474 13.5027 275.341 416.706 731.19 731.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 6.4e-05 4096 185 3280 153600 136.179 55.5722 2914.08 1666.01 4772.01 4772.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 6.4e-05 2048 420 1990 249600 52.9368 28.3239 1511.51 833.1 2426.04 2426.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.000128 1024 190 740 137600 11.0166 6.83846 147.715 208.539 374.242 374.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.001024 1024 90 200 18200 0.692224 4.09866 26.6002 31.436 31.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.000128 512 120 380 151200 4.43718 3.4183 40.0398 104.871 152.871 152.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 0.000256 1024 330 1260 62400 5.6983 3.37827 114.858 103.407 227.471 227.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 0.001024 1024 155 650 14400 0.718848 0.694272 11.1989 26.1515 38.8374 38.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 490 0.001024 4096 60 1910 15000 2.70432 129.282 103.839 235.872 235.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 0.001024 4096 280 370 17600 2.72384 29.0357 104.498 136.301 136.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 6.4e-05 1024 280 710 262144 25.5245 14.7927 324.988 417.979 783.456 783.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 6.4e-05 4096 185 3280 155648 135.472 55.5686 3464.19 1671.1 5326.5 5326.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 6.4e-05 2048 420 1990 249856 52.9375 28.299 1772.03 835.752 2689.18 2689.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.000128 1024 190 740 137216 11.0375 6.83542 173.762 209.203 400.971 401.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.001024 1024 90 200 18176 0.692224 4.83258 26.1484 31.7138 31.7706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.000128 512 120 380 150528 4.41686 3.41491 47.2426 104.668 159.842 159.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 0.000256 1024 330 1260 63488 5.74291 3.41136 136.029 104.856 250.17 250.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 760 0.001024 1024 155 650 14336 0.710656 0.687872 12.9817 25.8806 40.3309 40.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 490 0.001024 4096 60 1910 15104 2.71997 151.551 104.693 259.01 259.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 0.001024 4096 280 370 17408 2.70502 34.1658 103.769 140.683 140.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 6.4e-05 1024 280 720 265728 25.3666 13.5128 253.008 423.072 715.126 715.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 580 6.4e-05 4096 185 3285 155648 136.017 55.5767 2703.31 1691.58 4586.64 4586.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 6.4e-05 2048 420 1995 252416 52.84 28.4808 1239.12 845.942 2166.55 2166.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1250 0.000128 1024 190 735 139008 10.9972 6.82803 121.559 211.599 351.109 351.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1250 0.001024 1024 90 195 18528 0.698048 3.19898 28.8045 32.7432 32.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 0.000128 512 120 390 151808 4.40883 3.41034 32.4141 105.866 146.199 146.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1260 0.000256 1024 330 1260 63488 5.76147 3.42227 93.0663 105.905 208.286 208.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 760 0.001024 1024 155 645 14848 0.718976 0.699776 9.0385 26.5276 37.0546 37.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 490 0.001024 4096 60 1905 15360 2.72854 104.772 105.814 213.357 213.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1780 0.001024 4096 280 375 17792 2.72794 23.3779 105.744 131.892 131.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 6.4e-05 1024 280 720 265600 25.4837 13.5415 227.361 419.37 685.921 686.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 580 6.4e-05 4096 185 3285 155520 136.591 55.7402 2437.91 1676.66 4307.06 4307.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 6.4e-05 2048 420 1995 252160 53.1193 28.4467 1252.53 838.415 2172.68 2172.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.000128 1024 190 735 138880 11.07 6.84288 122.566 209.751 350.359 350.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.001024 1024 90 195 18520 0.697888 3.24608 27.5277 31.514 31.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 0.000128 512 120 390 151840 4.43491 3.4216 32.9328 104.943 145.833 145.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1260 0.000256 1024 330 1260 63680 5.77302 3.4263 94.6019 104.989 208.92 209.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 760 0.001024 1024 155 645 14800 0.722112 0.696224 9.15382 26.2902 36.9327 37.0032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 490 0.001024 4096 60 1905 15360 2.73613 106.213 104.923 213.914 213.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1780 0.001024 4096 280 375 17800 2.73885 23.7926 104.901 131.477 131.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 6.4e-05 1024 280 720 264960 25.4275 13.526 226.387 418.387 683.893 684.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 6.4e-05 4096 185 3285 155136 136.209 55.6764 2413.46 1672.86 4278.36 4278.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 6.4e-05 2048 420 1995 251904 52.8413 28.3177 1244.89 836.461 2162.68 2162.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.000128 1024 190 735 138624 10.993 6.84032 120.639 210.838 349.44 349.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.001024 1024 90 195 18528 0.698112 3.23994 27.2835 31.2637 31.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 0.000128 512 120 390 151680 4.40931 3.41376 32.4505 104.828 145.201 145.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1260 0.000256 1024 330 1260 63360 5.75462 3.41226 93.4669 104.745 207.507 207.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 760 0.001024 1024 155 645 14784 0.717088 0.693312 9.10784 26.2062 36.7945 36.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 490 0.001024 4096 60 1905 15312 2.72285 105.267 104.64 212.673 212.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 0.001024 4096 280 375 17760 2.72349 23.5936 104.656 131.015 131.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 6.4e-05 1024 280 720 265216 25.4652 13.6274 234.336 418.385 691.975 692.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 6.4e-05 4096 185 3285 155008 136.588 55.7417 2456.25 1672.75 4321.5 4321.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 6.4e-05 2048 420 1995 251776 53.0402 28.3428 1274.02 836.633 2192.19 2192.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.000128 1024 190 735 138432 11.0518 6.8433 123.916 209.269 351.212 351.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.001024 1024 90 195 18480 0.695168 3.34029 27.2137 31.2919 31.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.000128 512 120 390 151872 4.42691 3.41664 33.6783 104.851 146.473 146.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1260 0.000256 1024 330 1260 63168 5.78291 3.42093 95.9435 104.757 210.033 210.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 0.001024 1024 155 645 14784 0.721056 0.698368 9.38275 26.1959 37.0718 37.1465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 490 0.001024 4096 60 1905 15344 2.73805 109.132 104.844 216.76 216.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 0.001024 4096 280 375 17752 2.72714 24.3387 104.653 131.761 131.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 6.4e-05 1024 280 720 265216 25.4282 13.6297 239.16 419.441 697.826 697.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 6.4e-05 4096 185 3285 155648 136.065 55.615 2516.7 1676.96 4385.5 4385.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 6.4e-05 2048 420 1995 251904 52.9242 28.3195 1296.42 839.845 2217.68 2217.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.000128 1024 190 735 138752 11.0162 6.8385 127.032 209.799 354.817 354.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.001024 1024 90 195 18496 0.697344 3.46253 27.2486 31.4512 31.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.000128 512 120 390 151808 4.41939 3.41392 34.6104 104.97 147.514 147.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 0.000256 1024 330 1260 62976 5.76134 3.40992 96.5817 104.679 210.559 210.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 0.001024 1024 155 645 14848 0.72128 0.698368 9.69603 26.3371 37.5235 37.5958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 490 0.001024 4096 60 1905 15296 2.72563 108.696 104.718 216.183 216.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 0.001024 4096 280 375 17728 2.71974 24.9239 104.657 132.343 132.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 6.4e-05 1024 280 720 264960 25.4943 13.5359 272.117 418.926 730.235 730.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 6.4e-05 4096 185 3285 155520 136.374 55.7178 2848.86 1674.88 4716 4716.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 6.4e-05 2048 420 1995 252288 52.9316 28.4231 1480.6 837.638 2399.76 2399.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.000128 1024 190 735 138816 11.0406 6.84253 143.882 209.558 371.456 371.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.001024 1024 90 195 18504 0.697056 3.96074 27.0131 31.7142 31.7687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.000128 512 120 390 151776 4.42426 3.4176 39.4685 104.844 152.256 152.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 0.000256 1024 330 1260 63360 5.74582 3.40771 111.809 104.522 225.613 225.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 0.001024 1024 155 645 14832 0.723008 0.696576 11.1444 26.3066 38.9416 39.0144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 490 0.001024 4096 60 1905 15264 2.72384 125.526 104.502 232.794 232.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 0.001024 4096 280 375 17712 2.71955 28.684 104.523 135.971 136.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 6.4e-05 1024 280 720 264960 25.4737 13.5332 266.444 419.403 725.02 725.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 6.4e-05 4096 185 3285 154880 136.343 55.6852 2770.74 1676.79 4639.72 4639.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 6.4e-05 2048 420 1995 252160 52.8734 28.3098 1445.58 838.608 2365.53 2365.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.000128 1024 190 735 138880 11.0076 6.84006 140.812 209.795 368.584 368.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.001024 1024 90 195 18480 0.694176 3.87085 26.3017 30.91 30.9645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 0.000128 512 120 390 151680 4.41472 3.41606 38.4231 104.967 151.321 151.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 0.000256 1024 330 1260 62720 5.72733 3.39152 108.284 104.173 221.703 221.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 0.001024 1024 155 645 14720 0.719616 0.694272 10.821 26.2223 38.5253 38.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 490 0.001024 4096 60 1905 15280 2.71974 122.566 104.706 230.034 230.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 0.001024 4096 280 375 17760 2.73315 28.0317 104.899 135.705 135.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 6.4e-05 1024 280 720 264192 25.4316 13.5084 283.273 418.793 741.178 741.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 6.4e-05 4096 185 3285 155136 135.803 55.6103 2952.96 1674.54 4819.08 4819.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 6.4e-05 2048 420 1995 251904 52.6782 28.2665 1537.91 837.292 2456.31 2456.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.000128 1024 190 735 138240 10.9952 6.83136 149.12 209.509 376.588 376.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.001024 1024 90 195 18432 0.697376 4.07328 26.8452 31.6594 31.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 0.000128 512 120 390 151296 4.40822 3.40746 41.0845 104.82 153.826 153.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 0.000256 1024 330 1260 62976 5.71165 3.40598 115.582 104.384 229.214 229.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 0.001024 1024 155 645 14784 0.718048 0.696736 11.5322 26.2934 39.3132 39.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 490 0.001024 4096 60 1905 15264 2.72794 130.176 104.725 237.673 237.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 0.001024 4096 280 375 17664 2.71811 29.8419 104.485 137.088 137.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 6.4e-05 1024 280 720 265600 25.4299 13.8548 281.927 418.627 740.006 740.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 6.4e-05 4096 185 3285 155200 136.459 55.7568 2932.84 1673.9 4799.13 4799.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 6.4e-05 2048 420 1995 251200 53.108 28.3593 1519.78 837.063 2438.47 2438.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.000128 1024 190 735 138400 11.0637 6.84646 148.26 209.423 375.719 375.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.001024 1024 90 195 18400 0.693792 4.07571 27.8258 32.6388 32.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.000128 512 120 390 151600 4.44358 3.42208 40.8996 104.778 153.642 153.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 0.000256 1024 330 1260 63200 5.74736 3.41197 115.06 104.322 228.669 228.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 0.001024 1024 155 645 14800 0.722944 0.69632 11.4805 26.2796 39.2487 39.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 490 0.001024 4096 60 1905 15300 2.7305 129.327 107.705 239.807 239.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 0.001024 4096 280 375 17700 2.7177 29.8435 104.594 137.197 137.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 6.4e-05 1024 280 720 265216 25.382 13.5229 283.212 418.467 740.755 740.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 6.4e-05 4096 185 3285 154112 136.298 55.6764 2938.24 1673.04 4803.42 4803.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 6.4e-05 2048 420 1995 250880 52.9828 28.3111 1532.13 836.684 2450.27 2450.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.000128 1024 190 735 137984 11.017 6.83402 148.74 209.358 376.082 376.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.001024 1024 90 195 18368 0.69376 4.09232 26.753 31.5816 31.6361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.000128 512 120 390 151424 4.41024 3.41498 41.1217 104.74 153.788 153.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 0.000256 1024 330 1260 62720 5.78205 3.41533 115.137 104.831 229.3 229.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 760 0.001024 1024 155 645 14560 0.716672 0.693536 11.3534 26.1161 38.9514 39.0292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 490 0.001024 4096 60 1905 15232 2.72598 129.991 107.491 240.254 240.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 0.001024 4096 280 375 17696 2.7217 30.1107 104.655 137.532 137.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 6.4e-05 1024 280 720 263040 25.4907 13.5248 276.759 417.762 733.703 733.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 6.4e-05 4096 185 3285 153600 136.649 55.6374 2891.86 1670.21 4754.51 4754.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 6.4e-05 2048 420 1995 249600 53.0926 28.3628 1500.16 835.299 2417.08 2417.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.000128 1024 190 735 138240 11.002 6.84237 146.238 209.005 373.217 373.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.001024 1024 90 195 18360 0.693056 4.0489 27.7466 32.532 32.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.000128 512 120 390 151680 4.42922 3.41549 40.4318 104.887 153.264 153.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 0.000256 1024 330 1260 63360 5.74922 3.4153 113.992 104.66 227.944 228.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 0.001024 1024 155 645 14400 0.714816 0.688768 11.0529 26.0608 38.5904 38.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 490 0.001024 4096 60 1905 15240 2.72656 128.516 104.708 235.993 236.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 0.001024 4096 280 375 17640 2.7176 29.5342 104.472 136.767 136.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 6.4e-05 1024 280 720 264192 25.3902 13.5411 265.188 418.116 722.401 722.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 6.4e-05 4096 185 3285 153600 136.272 55.5704 2767.26 1671.76 4631.03 4631.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 6.4e-05 2048 420 1995 249856 52.9199 28.3106 1437.42 835.907 2354.72 2354.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.000128 1024 190 735 138240 10.9802 6.82989 140.232 209.179 367.403 367.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.001024 1024 90 195 18432 0.690784 3.88166 26.88 31.4964 31.5507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 0.000128 512 120 390 151040 4.4104 3.40922 38.5253 104.658 151.101 151.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 0.000256 1024 330 1260 62464 5.77686 3.40611 107.746 104.759 221.813 221.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 0.001024 1024 155 645 14592 0.714208 0.690048 10.83 26.0724 38.3799 38.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 490 0.001024 4096 60 1905 15232 2.72288 123.203 104.709 230.678 230.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 0.001024 4096 280 375 17664 2.7257 28.1498 105.016 135.935 135.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 6.4e-05 1024 280 720 261120 25.4544 13.7114 308.621 416.525 764.484 764.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 6.4e-05 4096 185 3285 153600 135.598 55.3841 3211.61 1665.3 5068.06 5068.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 6.4e-05 2048 420 1995 248832 52.829 28.1948 1665.86 832.94 2579.99 2580.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.000128 1024 190 735 136704 11.0117 6.82445 162.539 208.428 388.936 389.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.001024 1024 90 195 18240 0.692224 4.56704 27.6661 32.9677 33.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 0.000128 512 120 390 151296 4.40605 3.40992 45.3829 104.802 158.104 158.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 0.000256 1024 330 1260 61440 5.70995 3.36896 124.238 103.4 236.853 236.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 0.001024 1024 155 645 14592 0.718304 0.6936 12.6768 26.1407 40.3011 40.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 490 0.001024 4096 60 1905 15168 2.71981 142.397 104.636 249.798 249.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 0.001024 4096 280 375 17472 2.70701 32.5479 103.89 139.188 139.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 6.4e-05 1024 280 720 262400 25.4805 13.9431 310.008 416.996 766.593 766.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 6.4e-05 4096 185 3285 153600 136.132 55.5538 3235.59 1667.18 5094.63 5094.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 6.4e-05 2048 420 1995 249600 52.9016 28.2427 1678.33 833.778 2593.42 2593.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.000128 1024 190 735 137600 11.0207 6.84064 163.33 208.672 389.99 390.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.001024 1024 90 195 18200 0.693984 4.50134 27.6397 32.8788 32.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.000128 512 120 390 151200 4.43747 3.41811 45.4717 104.946 158.372 158.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 0.000256 1024 330 1260 62400 5.69318 3.3792 127.223 103.486 239.91 240.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 0.001024 1024 155 645 14400 0.718848 0.692704 12.5197 26.1653 40.1686 40.2432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 490 0.001024 4096 60 1905 15200 2.73018 144.791 104.925 252.491 252.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 0.001024 4096 280 375 17600 2.72358 32.858 104.696 140.32 140.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 6.4e-05 1024 280 720 262144 25.5137 13.5041 282.118 418.044 739.348 739.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 6.4e-05 4096 185 3285 151552 136.565 55.5722 2920.18 1671.35 4783.83 4783.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 6.4e-05 2048 420 1995 249856 52.9613 28.2747 1533.7 835.909 2451.02 2451.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.000128 1024 190 735 137216 11.0318 6.83216 148.996 209.243 376.238 376.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.001024 1024 90 195 18176 0.690176 4.12304 26.6935 31.5493 31.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 0.000128 512 120 390 150528 4.41462 3.41459 41.32 104.684 153.937 154.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1260 0.000256 1024 330 1260 61440 5.83792 3.41261 113.45 104.868 227.699 227.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 760 0.001024 1024 155 645 14336 0.712704 0.686304 11.3524 25.886 38.7092 38.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 490 0.001024 4096 60 1905 15104 2.72067 130.315 104.655 237.737 237.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 0.001024 4096 280 375 17408 2.70531 29.7411 103.897 136.388 136.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 6.4e-05 1024 280 720 265728 25.362 13.5127 227.881 418.954 685.881 686.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 580 6.4e-05 4096 185 3280 155136 136.097 55.6339 2274.67 1674.95 4141.52 4141.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 6.4e-05 2048 420 2000 252416 52.8138 28.3873 1176.34 838.132 2095.85 2095.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.000128 1024 190 740 139264 10.9667 6.82842 115.081 209.536 342.544 342.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.001024 1024 90 200 18496 0.696512 3.12339 28.3551 32.2195 32.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 0.000128 512 120 380 151808 4.40819 3.41197 30.2672 104.837 143.028 143.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1260 0.000256 1024 330 1260 63232 5.76627 3.41888 87.6853 104.87 201.87 201.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 760 0.001024 1024 155 660 14848 0.717792 0.700608 8.70605 26.2671 36.4667 36.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 490 0.001024 4096 60 1920 15328 2.72918 100.131 104.78 207.683 207.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1780 0.001024 4096 280 380 17792 2.73379 22.5762 104.842 130.193 130.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 6.4e-05 1024 280 720 265600 25.4771 13.5503 244.012 419.056 702.266 702.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 6.4e-05 4096 185 3280 154880 136.753 55.7261 2541.25 1675.42 4409.31 4409.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 6.4e-05 2048 420 2000 252160 53.0525 28.396 1324.7 837.791 2244.11 2244.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.000128 1024 190 740 139200 11.0363 6.84224 130.37 209.598 357.981 358.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.001024 1024 90 200 18480 0.69632 3.53923 27.109 31.3881 31.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 0.000128 512 120 380 151680 4.43203 3.42282 34.3997 104.866 147.222 147.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1260 0.000256 1024 330 1260 63360 5.78678 3.42842 99.6487 104.92 213.918 214.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 760 0.001024 1024 155 660 14880 0.722944 0.698368 9.90573 26.2634 37.6592 37.7344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 490 0.001024 4096 60 1920 15320 2.73248 112.751 104.805 220.334 220.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1780 0.001024 4096 280 380 17760 2.72538 25.6449 104.735 133.147 133.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 6.4e-05 1024 280 720 264960 25.4165 14.0186 225.295 418.378 683.276 683.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 6.4e-05 4096 185 3280 154368 136.456 55.6849 2350.95 1672.69 4215.96 4216.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 6.4e-05 2048 420 2000 251904 52.8431 28.3279 1231.57 837.279 2150.19 2150.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.000128 1024 190 740 139008 10.9947 6.83664 121.41 209.259 348.631 348.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.001024 1024 90 200 18480 0.696512 3.30342 27.1901 31.2355 31.2873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 0.000128 512 120 380 151680 4.4232 3.4137 32.1607 104.827 144.929 145.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1260 0.000256 1024 330 1260 62976 5.77187 3.41606 92.1601 104.745 206.218 206.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 760 0.001024 1024 155 660 14784 0.718816 0.696896 9.22733 26.2066 36.9211 36.9951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 490 0.001024 4096 60 1920 15312 2.7279 105.127 104.809 212.709 212.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 0.001024 4096 280 380 17760 2.7257 23.8415 104.774 131.385 131.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 6.4e-05 1024 280 720 265216 25.4648 13.5558 231.136 418.744 689.062 689.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 6.4e-05 4096 185 3280 154112 136.758 55.7191 2383.42 1674.17 4250.23 4250.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 6.4e-05 2048 420 2000 251776 53.0423 28.3628 1247.83 837.402 2166.79 2166.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.000128 1024 190 740 138880 11.0332 6.83664 123.433 209.445 350.876 350.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.001024 1024 90 200 18480 0.695104 3.39558 28.1868 32.3209 32.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.000128 512 120 380 151648 4.42781 3.41606 32.8809 104.941 145.767 145.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 0.000256 1024 330 1260 63168 5.78179 3.41574 94.2328 104.844 208.404 208.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 0.001024 1024 155 660 14784 0.720896 0.691968 9.43677 26.2129 37.1363 37.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 490 0.001024 4096 60 1920 15288 2.72403 106.936 104.815 214.519 214.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 0.001024 4096 280 380 17752 2.72282 24.4061 106.605 133.775 133.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 6.4e-05 1024 280 720 265216 25.4217 13.5185 234.128 419.227 692.461 692.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 6.4e-05 4096 185 3280 154624 136.323 55.6093 2417.75 1675.59 4285.45 4285.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 6.4e-05 2048 420 2000 251904 52.9585 28.2896 1256.14 838.109 2175.67 2175.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.000128 1024 190 740 139264 10.9919 6.83622 125.209 209.63 352.797 352.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.001024 1024 90 200 18432 0.69632 3.44314 26.236 30.4183 30.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.000128 512 120 380 151808 4.4192 3.4095 33.3384 104.885 146.152 146.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 0.000256 1024 330 1260 62976 5.7545 3.40224 93.2729 104.603 207.161 207.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 0.001024 1024 155 660 14848 0.720896 0.698752 9.53821 26.3185 37.3473 37.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 490 0.001024 4096 60 1920 15296 2.73126 105.386 104.81 212.969 213.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 0.001024 4096 280 380 17728 2.72394 24.746 104.698 132.211 132.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 6.4e-05 1024 280 720 264960 25.4801 13.5419 287.278 418.929 745.392 745.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 6.4e-05 4096 185 3280 154368 136.587 55.7138 2959.99 1674.93 4827.38 4827.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 6.4e-05 2048 420 2000 252288 52.9098 28.519 1553.4 837.669 2472.66 2472.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.000128 1024 190 740 138816 11.034 6.84182 152.912 209.569 380.485 380.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.001024 1024 90 200 18432 0.692224 4.20944 26.8579 31.8014 31.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.000128 512 120 380 151488 4.42701 3.41606 41.149 104.843 153.936 154.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 0.000256 1024 330 1260 62784 5.76234 3.41018 116.6 104.527 230.425 230.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 0.001024 1024 155 660 14832 0.722944 0.69632 11.8821 26.3018 39.6741 39.7455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 490 0.001024 4096 60 1920 15264 2.72285 132.405 104.679 239.849 239.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 0.001024 4096 280 380 17712 2.71613 30.476 104.649 137.884 137.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 6.4e-05 1024 280 720 262656 25.4481 13.5108 199.136 417.775 656.036 656.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 6.4e-05 4096 185 3280 152064 136.427 55.5701 2024.28 1670.31 3886.75 3886.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 6.4e-05 2048 420 2000 251136 52.6859 28.3834 1075.31 836.026 1992.57 1992.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.000128 1024 190 740 138240 10.9699 6.83373 106.475 209.024 333.429 333.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.001024 1024 90 200 18288 0.695168 2.98438 27.7915 31.5148 31.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.000128 512 120 380 151488 4.42067 3.41523 28.9378 104.968 141.845 141.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 0.000256 1024 330 1260 62208 5.71408 3.38554 80.9985 103.918 194.143 194.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 0.001024 1024 155 660 14688 0.718944 0.693088 8.24109 26.2208 35.9447 36.0171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 490 0.001024 4096 60 1920 15120 2.71571 91.6056 104.36 198.723 198.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 0.001024 4096 280 380 17568 2.71597 21.4673 104.335 128.561 128.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 6.4e-05 1024 280 720 264960 25.4582 13.5499 276.107 419.432 734.712 734.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 6.4e-05 4096 185 3280 154880 136.305 55.709 2876.61 1676.88 4745.68 4745.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 6.4e-05 2048 420 2000 252160 52.8499 28.3116 1502.41 838.656 2422.39 2422.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.000128 1024 190 740 138880 11.0084 6.84032 146.948 209.808 374.734 374.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.001024 1024 90 200 18400 0.691168 4.03088 27.8968 32.6636 32.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.000128 512 120 380 151680 4.42557 3.41606 39.6599 104.97 152.57 152.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 0.000256 1024 330 1260 62720 5.71846 3.38944 111.933 104.179 225.347 225.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 0.001024 1024 155 660 14720 0.71888 0.692224 11.2968 26.2199 38.9998 39.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 490 0.001024 4096 60 1920 15280 2.72653 127.57 104.882 235.224 235.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 0.001024 4096 280 380 17680 2.71568 29.3396 104.597 136.698 136.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 6.4e-05 1024 280 720 263680 25.477 13.5543 192.91 419.532 651.637 651.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 6.4e-05 4096 185 3280 153600 136.305 55.599 1990.56 1677.32 3859.95 3860.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 6.4e-05 2048 420 2000 250880 52.9499 28.4218 1042.69 838.75 1962.97 1963.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.000128 1024 190 740 136960 10.9372 6.82371 102.312 208.194 328.396 328.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.001024 1024 90 200 18240 0.691232 2.8713 26.5842 30.1896 30.2455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.000128 512 120 380 151040 4.39837 3.40787 27.9248 104.594 140.426 140.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 0.000256 1024 330 1260 61440 5.70595 3.36864 77.4431 103.428 190.073 190.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 0.001024 1024 155 660 14400 0.715648 0.693888 7.8471 26.1164 35.4463 35.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 490 0.001024 4096 60 1920 15200 2.72202 89.1203 104.88 196.764 196.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 0.001024 4096 280 380 17600 2.71219 20.6234 104.6 127.979 128.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 6.4e-05 1024 280 720 264192 25.4119 13.5031 258.111 418.724 715.916 716.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 6.4e-05 4096 185 3280 153600 136.215 55.615 2677.54 1674.37 4543.91 4544.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 6.4e-05 2048 420 2000 251904 52.7113 28.3013 1406.69 837.609 2325.48 2325.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.000128 1024 190 740 139008 10.9643 6.83136 137.7 209.605 365.228 365.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.001024 1024 90 200 18432 0.698208 3.8505 26.8844 31.4774 31.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.000128 512 120 380 151296 4.41146 3.41165 37.0851 104.882 149.89 149.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 0.000256 1024 330 1260 62208 5.74883 3.40416 104.054 104.427 217.761 217.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 0.001024 1024 155 660 14784 0.71904 0.697472 10.6429 26.3035 38.4351 38.5065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 490 0.001024 4096 60 1920 15264 2.73226 120.032 104.94 227.749 227.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 0.001024 4096 280 380 17664 2.72077 27.6167 104.657 135.037 135.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 6.4e-05 1024 280 720 261120 25.4353 14.0567 182.767 416.512 638.939 639.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 6.4e-05 4096 185 3280 150528 136.319 55.3902 1867.74 1665.25 3724.86 3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 6.4e-05 2048 420 2000 248832 52.8321 28.1989 991.319 833.391 1905.91 1906.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.000128 1024 190 740 138240 10.9426 6.82592 98.8664 208.429 325.193 325.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.001024 1024 90 200 18240 0.692768 2.72794 27.6964 31.1591 31.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.000128 512 120 380 151296 4.40954 3.40877 26.7614 104.799 139.479 139.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 0.000256 1024 330 1260 61440 5.7008 3.36995 74.2922 103.392 186.881 186.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 0.001024 1024 155 660 14592 0.718144 0.696064 7.65222 26.1419 35.2782 35.3492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 490 0.001024 4096 60 1920 15168 2.72794 85.8481 104.807 193.425 193.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 0.001024 4096 280 380 17472 2.71088 19.8652 104.004 126.624 126.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 6.4e-05 1024 280 720 265600 25.4237 13.5434 271.66 418.762 729.551 729.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 6.4e-05 4096 185 3280 153600 136.861 55.7568 2787.47 1674.26 4654.51 4654.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 6.4e-05 2048 420 2000 251200 53.1439 28.3796 1465.77 837.222 2384.67 2384.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.000128 1024 190 740 138400 11.0633 6.8457 144.412 209.488 371.939 372.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.001024 1024 90 200 18400 0.692224 4.07034 26.8551 31.6603 31.7143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.000128 512 120 380 151600 4.43645 3.41805 38.89 104.814 151.657 151.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 0.000256 1024 330 1260 62400 5.77494 3.41197 109.42 104.355 223.086 223.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 0.001024 1024 155 660 14800 0.722112 0.694272 11.2175 26.2881 38.9952 39.0669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 490 0.001024 4096 60 1920 15200 2.728 0 104.495 107.233 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 6.4e-05 1024 280 720 262400 25.4567 13.5004 189.695 417.045 645.859 645.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 6.4e-05 4096 185 3280 150400 136.871 55.5827 1916.93 1667.39 3776.93 3777.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 6.4e-05 2048 420 2000 249600 52.9101 28.293 1021.67 833.899 1936.94 1937.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.000128 1024 190 740 137600 11.0192 6.84234 101.181 208.958 328.128 328.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.001024 1024 90 200 18200 0.690912 2.88352 26.6219 30.2394 30.2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.000128 512 120 380 151200 4.43978 3.4177 27.5859 104.96 140.497 140.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 0.000256 1024 330 1260 60800 5.7591 3.37718 75.5305 103.49 188.287 188.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 0.001024 1024 155 660 14400 0.718656 0.69264 7.79718 26.1715 35.4511 35.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 490 0.001024 4096 60 1920 15000 2.70483 86.7442 104.033 193.524 193.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 0.001024 4096 280 380 17600 2.72733 20.5065 104.821 128.096 128.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 6.4e-05 1024 280 720 265216 25.4059 13.5291 348.647 418.814 806.567 806.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 6.4e-05 4096 185 3280 154112 136.325 55.6892 3553.39 1674.46 5420.03 5420.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 6.4e-05 2048 420 2000 250880 52.9712 28.3245 1854.82 837.394 2773.68 2773.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.000128 1024 190 740 138880 10.9892 6.83008 183.697 209.524 411.179 411.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.001024 1024 90 200 18368 0.690176 5.14346 26.2292 32.1076 32.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.000128 512 120 380 151424 4.41069 3.41325 49.6428 104.829 162.397 162.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 0.000256 1024 330 1260 62720 5.7759 3.4112 139.87 104.922 254.111 254.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 0.001024 1024 155 660 14560 0.7168 0.690336 14.0676 26.1392 41.6862 41.7615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 490 0.001024 4096 60 1920 15232 2.72707 158.947 104.806 266.524 266.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 0.001024 4096 280 380 17696 2.72714 36.864 104.868 144.502 144.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 6.4e-05 1024 280 720 265216 25.3439 13.8363 225.143 418.97 683.46 683.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 6.4e-05 4096 185 3280 154112 136.007 55.6106 2332.46 1675.06 4199.3 4199.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 6.4e-05 2048 420 2000 250880 52.8912 28.2784 1209.5 837.629 2128.46 2128.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.000128 1024 190 740 137984 11.0164 6.83302 120.421 209.679 348.078 348.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.001024 1024 90 200 18144 0.692224 3.31635 27.7094 31.7609 31.8145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.000128 512 120 380 151424 4.4111 3.41142 32.9948 104.909 145.824 145.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 0.000256 1024 330 1260 60928 5.75882 3.37686 89.8238 103.869 202.955 203.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 0.001024 1024 155 660 14336 0.719712 0.69632 9.18477 26.2931 36.966 37.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 490 0.001024 4096 60 1920 15008 2.71216 103.625 104.206 210.586 210.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 0.001024 4096 280 380 17472 2.71437 23.8329 104.266 130.858 130.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 6.4e-05 1024 280 720 263040 25.497 13.527 329.638 417.509 786.344 786.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 6.4e-05 4096 185 3280 153600 136.629 55.6308 3416.66 1669.22 5278.3 5278.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 6.4e-05 2048 420 2000 249600 53.1095 28.3017 1772.16 834.802 2688.54 2688.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.000128 1024 190 740 138240 11.0047 6.83997 175.311 208.873 402.159 402.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.001024 1024 90 200 18360 0.693792 4.86166 27.7642 33.3605 33.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.000128 512 120 380 151200 4.44074 3.41565 47.6823 104.826 160.466 160.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 0.000256 1024 330 1260 62400 5.79203 3.41786 133.312 104.6 247.254 247.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 0.001024 1024 155 660 14640 0.716 0.688672 13.4968 26.045 41.0192 41.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 490 0.001024 4096 60 1920 15240 2.72774 152.899 104.817 260.486 260.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 0.001024 4096 280 380 17640 2.71994 35.3003 104.533 142.599 142.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 6.4e-05 1024 280 720 261120 25.5595 13.5127 221.734 418.069 679.041 679.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 6.4e-05 4096 185 3280 153600 136.219 55.6093 2308.39 1671.03 4171.4 4171.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 6.4e-05 2048 420 2000 249600 52.9834 28.2895 1199.18 835.833 2116.44 2116.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.000128 1024 190 740 138240 10.992 6.8409 119.397 209.183 346.541 346.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.001024 1024 90 200 18240 0.693984 3.44429 26.8047 30.9842 31.0415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.000128 512 120 380 150720 4.4145 3.41402 32.2626 104.659 144.851 144.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 0.000256 1024 330 1260 61440 5.72003 3.37709 89.6287 103.545 202.398 202.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 0.001024 1024 155 660 14400 0.718144 0.694304 9.16896 26.2238 36.8756 36.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 490 0.001024 4096 60 1920 15120 2.73408 103.218 104.891 210.888 210.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 0.001024 4096 280 380 17520 2.72179 24.1005 104.608 131.474 131.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 6.4e-05 1024 280 720 264192 25.3885 13.7895 320.857 418.202 778.405 778.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 6.4e-05 4096 185 3280 153600 136.241 55.5584 3332.27 1671.98 5196.22 5196.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 6.4e-05 2048 420 2000 249856 52.9025 28.2428 1727.8 836.156 2645.27 2645.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.000128 1024 190 740 138240 10.9715 6.83254 170.097 209.232 397.263 397.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.001024 1024 90 200 18304 0.694272 4.81872 26.751 32.3076 32.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.000128 512 120 380 151040 4.40179 3.40845 46.4027 104.681 158.996 159.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 0.000256 1024 330 1260 62464 5.772 3.41197 129.678 104.782 243.772 243.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 0.001024 1024 155 660 14592 0.716 0.690912 13.1908 26.0769 40.7469 40.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 490 0.001024 4096 60 1920 15232 2.72589 149.02 104.91 256.699 256.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 0.001024 4096 280 380 17664 2.72608 34.1413 104.797 141.711 141.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 6.4e-05 1024 280 720 262144 25.4924 13.5804 214.872 418.027 672.139 672.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 6.4e-05 4096 185 3280 151552 136.507 55.5868 2200.44 1671.3 4063.99 4064.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 6.4e-05 2048 420 2000 249856 52.9179 28.2542 1157.1 835.729 2074.16 2074.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.000128 1024 190 740 137216 11.0235 6.83354 114.025 209.227 341.238 341.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.001024 1024 90 200 18176 0.693792 3.27696 26.1485 30.1601 30.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.000128 512 120 380 150528 4.41533 3.40966 31.0841 104.681 143.691 143.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1260 0.000256 1024 330 1260 61440 5.82509 3.40992 86.3544 104.867 200.583 200.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 760 0.001024 1024 155 660 14336 0.712704 0.687424 8.80906 25.8853 36.1642 36.2429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 490 0.001024 4096 60 1920 15104 2.72931 99.1188 104.816 206.706 206.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 0.001024 4096 280 380 17408 2.71709 23.3879 104.03 130.175 130.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 6.4e-05 1024 280 720 261120 25.4568 13.5488 276.153 416.515 731.854 732.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 6.4e-05 4096 185 3280 150528 136.277 55.3914 2856.67 1665.24 4713.75 4713.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 6.4e-05 2048 420 2000 248832 52.8195 28.1968 1503.45 832.828 2417.46 2417.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.000128 1024 190 740 138240 10.939 6.82451 148.45 208.437 374.783 374.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.001024 1024 90 200 18240 0.692768 4.03251 27.6984 32.4654 32.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.000128 512 120 380 151296 4.41744 3.41197 40.2498 104.798 152.975 153.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 0.000256 1024 330 1260 61440 5.71094 3.37536 111.256 103.393 223.865 223.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 0.001024 1024 155 660 14592 0.716224 0.692 11.4854 26.1367 39.1029 39.1782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 490 0.001024 4096 60 1920 15168 2.7263 129.044 104.802 236.619 236.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 0.001024 4096 280 380 17472 2.70557 29.5745 104.005 136.33 136.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 6.4e-05 1024 280 720 258048 25.3014 13.3433 193.081 412.71 644.603 644.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 6.4e-05 4096 185 3280 147456 135.678 54.9756 1939.73 1650.03 3780.58 3780.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 6.4e-05 2048 420 2000 245760 52.4954 27.9459 1039.19 825.655 1945.45 1945.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.000128 1024 190 740 135168 10.9262 6.80714 102.871 206.652 327.384 327.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.001024 1024 90 200 18048 0.696288 2.84774 26.4957 30.0832 30.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.000128 512 120 380 150528 4.40752 3.41331 28.41 104.425 140.756 140.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 0.000256 1024 330 1260 61440 5.72842 3.3792 79.2242 103.669 192.124 192.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 0.001024 1024 155 660 13824 0.703712 0.673792 7.97046 25.3714 34.7899 34.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 490 0.001024 4096 60 1920 14976 2.73133 89.7142 104.818 197.305 197.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 0.001024 4096 280 380 17280 2.71565 20.9364 104.019 127.714 127.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 6.4e-05 1024 280 720 262400 25.4736 13.4999 289.144 416.694 744.979 745.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 6.4e-05 4096 185 3280 150400 136.927 55.55 2914.97 1665.96 4773.57 4773.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 6.4e-05 2048 420 2000 249600 52.8944 28.2808 1553.09 833.211 2467.64 2467.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.000128 1024 190 740 137600 11.0172 6.84032 153.282 208.531 379.799 379.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.001024 1024 90 200 18200 0.692992 4.34941 26.5998 31.684 31.7378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.000128 512 120 380 151200 4.43594 3.41606 41.8611 104.864 154.672 154.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 0.000256 1024 330 1260 60800 5.75533 3.3784 115.359 103.402 228.024 228.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 0.001024 1024 155 660 14400 0.718848 0.690176 11.7953 26.1487 39.4264 39.4975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 490 0.001024 4096 60 1920 15000 2.70381 132.908 103.946 239.601 239.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 0.001024 4096 280 380 17600 2.72349 31.0521 104.75 138.568 138.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 6.4e-05 1024 280 720 256000 25.4642 13.4508 199.152 413.018 651.249 651.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 6.4e-05 4096 185 3280 147200 135.79 55.0504 2038.57 1651.29 3880.87 3880.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 6.4e-05 2048 420 2000 243200 52.9272 28.0262 1084.41 825.728 1991.26 1991.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.000128 1024 190 740 134400 10.9511 6.8088 106.489 206.816 331.194 331.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.001024 1024 90 200 18000 0.692224 3.04499 27.5225 31.2992 31.3539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.000128 512 120 380 150400 4.40704 3.41654 29.6786 104.55 142.153 142.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1260 0.000256 1024 330 1260 60800 5.76138 3.3833 83.4424 105.708 198.423 198.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 0.001024 1024 155 660 13600 0.702272 0.670304 7.91018 25.3649 34.7204 34.7918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 490 0.001024 4096 60 1920 14800 2.7095 93.6795 104.03 200.462 200.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 0.001024 4096 280 380 17200 2.70336 22.3001 103.751 128.795 128.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 6.4e-05 1024 280 720 266240 25.3159 13.5852 211.9 418.966 669.932 670.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 580 6.4e-05 4096 185 3288 156672 135.526 55.6013 2277.02 1675.05 4143.38 4143.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 6.4e-05 2048 420 1992 252416 52.7683 28.3649 1156.63 837.616 2075.56 2075.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.000128 1024 190 744 138240 11.0173 6.83008 114.431 209.544 341.954 342.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.001024 1024 90 216 18432 0.695264 3.33389 28.3094 32.3807 32.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 0.000128 512 120 384 151680 4.41251 3.41197 30.1104 104.84 142.877 142.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1260 0.000256 1024 330 1272 63232 5.76746 3.4199 88.1216 104.876 202.318 202.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 760 0.001024 1024 155 648 14784 0.720288 0.704032 8.56051 26.2656 36.3234 36.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 490 0.001024 4096 60 1920 15328 2.72998 98.848 104.786 206.406 206.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1780 0.001024 4096 280 384 17760 2.72563 22.4829 104.763 130.016 130.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 6.4e-05 1024 280 720 266240 25.43 13.5433 226.7 419.067 684.907 685.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 6.4e-05 4096 185 3288 156160 136.253 55.7157 2369.25 1675.44 4236.83 4236.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 6.4e-05 2048 420 1992 252160 53.0841 28.386 1221.3 838.42 2141.36 2141.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.000128 1024 190 744 138240 11.0771 6.84483 121.421 209.599 349.07 349.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.001024 1024 90 216 18440 0.702048 3.57341 27.2585 31.5762 31.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 0.000128 512 120 384 151680 4.43616 3.42221 32.0807 104.864 144.902 144.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1260 0.000256 1024 330 1272 63360 5.78637 3.42384 92.3655 104.909 206.618 206.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 760 0.001024 1024 155 648 14720 0.722048 0.695264 9.09101 26.2625 36.8433 36.9152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 490 0.001024 4096 60 1920 15320 2.73024 104.852 104.811 212.438 212.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 0.001024 4096 280 384 17760 2.73789 24.0288 104.825 131.634 131.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 6.4e-05 1024 280 720 265728 25.3385 13.5311 223.735 418.737 681.509 681.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 6.4e-05 4096 185 3288 155904 135.732 55.6585 2333.78 1674.16 4199.49 4199.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 6.4e-05 2048 420 1992 251904 52.8103 28.2952 1203.23 837.268 2121.77 2121.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.000128 1024 190 744 137856 11.0264 6.84218 119.395 209.443 346.836 346.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.001024 1024 90 216 18432 0.698688 3.52688 28.2009 32.4712 32.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 0.000128 512 120 384 151488 4.41536 3.41363 31.9175 104.918 144.766 144.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1260 0.000256 1024 330 1272 62976 5.77056 3.41242 91.8419 104.835 205.992 206.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 760 0.001024 1024 155 648 14688 0.718912 0.69632 9.02525 26.2273 36.7395 36.8132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 490 0.001024 4096 60 1920 15312 2.73408 103.651 104.892 211.323 211.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 0.001024 4096 280 384 17760 2.73581 24.0046 104.96 131.745 131.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 6.4e-05 1024 280 720 265728 25.2871 13.5086 144.713 418.509 602.178 602.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 6.4e-05 4096 185 3288 155136 135.786 55.597 1500.27 1673.24 3365.05 3365.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 6.4e-05 2048 420 1992 251904 52.6982 28.4361 774.209 836.905 1692.41 1692.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.000128 1024 190 744 137472 11.0309 6.82432 77.0794 210.561 305.622 305.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.001024 1024 90 216 18336 0.694336 2.35434 26.9125 30.0013 30.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 0.000128 512 120 384 151296 4.41254 3.40992 20.822 104.747 133.49 133.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1260 0.000256 1024 330 1272 62208 5.744 3.40173 58.6197 104.311 172.204 172.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 760 0.001024 1024 155 648 14592 0.719232 0.69632 5.93024 26.2738 33.69 33.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 490 0.001024 4096 60 1920 15264 2.72794 66.0988 104.821 173.69 173.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1780 0.001024 4096 280 384 17664 2.72589 15.6242 104.626 123.018 123.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 6.4e-05 1024 280 720 265216 25.4392 13.5416 258.619 418.403 716.167 716.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 6.4e-05 4096 185 3288 155904 136.091 55.7224 2717.6 1672.78 4582.36 4582.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 6.4e-05 2048 420 1992 251776 52.9514 28.3673 1387.08 837.231 2305.8 2305.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.000128 1024 190 744 137984 11.044 6.84246 137.676 209.275 364.964 365.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.001024 1024 90 216 18424 0.699328 4.13082 28.0928 32.9664 33.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.000128 512 120 384 151648 4.4305 3.41526 37.2302 104.862 150.036 150.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 0.000256 1024 330 1272 63168 5.77453 3.4184 106.058 104.757 220.134 220.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 0.001024 1024 155 648 14672 0.719296 0.69312 10.4207 26.1911 38.0976 38.1704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 490 0.001024 4096 60 1920 15288 2.71946 120.233 104.72 227.716 227.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 0.001024 4096 280 384 17752 2.73149 27.8624 104.871 135.508 135.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 6.4e-05 1024 280 720 265216 25.3662 13.5229 163.887 418.816 621.756 621.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 6.4e-05 4096 185 3288 155904 135.75 55.681 1709.26 1674.47 3575.33 3575.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 6.4e-05 2048 420 1992 250880 52.9618 28.3075 875.509 837.477 1794.42 1794.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.000128 1024 190 744 137984 11.0005 6.84064 87.9122 209.535 315.418 315.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.001024 1024 90 216 18368 0.696256 2.63373 26.9092 30.2825 30.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 0.000128 512 120 384 151424 4.42173 3.41274 23.6904 105.254 137.135 137.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1260 0.000256 1024 330 1272 62720 5.77366 3.5632 67.3129 104.917 181.692 181.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 760 0.001024 1024 155 648 14560 0.716992 0.69088 6.64726 26.1384 34.2635 34.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 490 0.001024 4096 60 1920 15232 2.72384 75.5896 104.806 183.161 183.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 0.001024 4096 280 384 17696 2.72803 17.9364 104.955 125.664 125.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 6.4e-05 1024 280 720 266240 25.3189 13.5119 252.49 419.005 710.489 710.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 6.4e-05 4096 185 3288 156672 135.547 55.6194 2627.39 1675.21 4493.93 4494.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 6.4e-05 2048 420 1992 251904 52.908 28.2849 1343.9 837.691 2262.95 2263.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.000128 1024 190 744 138240 11.0185 6.82867 135.455 209.589 363.022 363.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.001024 1024 90 216 18368 0.69376 3.97414 26.9406 31.6509 31.7064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.000128 512 120 384 151552 4.41706 3.41277 36.0914 104.86 148.883 148.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 0.000256 1024 330 1272 62976 5.74963 3.41152 100.86 104.576 214.724 214.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 0.001024 1024 155 648 14720 0.722688 0.696384 10.2778 26.3106 38.0772 38.1498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 490 0.001024 4096 60 1920 15296 2.72454 113.55 104.787 221.104 221.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 0.001024 4096 280 384 17728 2.73037 27.1624 104.764 134.7 134.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 6.4e-05 1024 280 720 264192 25.3547 13.6977 165.77 418.194 623.186 623.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 6.4e-05 4096 185 3288 155648 135.397 55.5622 1721 1671.98 3584.11 3584.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 6.4e-05 2048 420 1992 249856 52.9212 28.2879 872.701 836.796 1790.87 1791.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.000128 1024 190 744 137216 11.0097 6.82899 89.1163 209.234 316.317 316.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.001024 1024 90 216 18304 0.693312 2.68579 26.851 30.2716 30.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.000128 512 120 384 151040 4.4065 3.40989 24.1332 104.68 136.732 136.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1260 0.000256 1024 330 1272 62464 5.7671 3.40554 66.6274 104.786 180.716 180.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 0.001024 1024 155 648 14336 0.716384 0.690336 6.7721 26.0795 34.3304 34.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 490 0.001024 4096 60 1920 15232 2.72563 74.5574 104.904 182.231 182.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 0.001024 4096 280 384 17664 2.72589 18.2047 104.878 125.852 125.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 6.4e-05 1024 280 720 266112 25.3875 13.5346 274.08 418.986 732.157 732.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 6.4e-05 4096 185 3288 155520 136.306 55.724 2871.64 1675.16 4739 4739.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 6.4e-05 2048 420 1992 252288 52.9038 28.3439 1485.45 837.81 2404.68 2404.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.000128 1024 190 744 138240 11.0385 6.88381 147.148 209.589 374.789 374.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.001024 1024 90 216 18360 0.693952 4.3335 26.8718 31.9418 31.9943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.000128 512 120 384 151488 4.4311 3.41606 39.4024 104.86 152.208 152.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 0.000256 1024 330 1272 62784 5.76538 3.41411 112.607 104.534 226.452 226.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 0.001024 1024 155 648 14688 0.722336 0.69632 11.097 26.3046 38.8917 38.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 490 0.001024 4096 60 1920 15264 2.73203 127.214 104.692 234.681 234.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 0.001024 4096 280 384 17712 2.72525 29.5568 104.755 137.078 137.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 6.4e-05 1024 280 720 264960 25.2795 13.5137 191.8 417.544 648.306 648.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 6.4e-05 4096 185 3288 154368 135.788 55.5828 1989.39 1669.37 3850.29 3850.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 6.4e-05 2048 420 1992 251136 52.7199 28.3588 1032.97 834.78 1949 1949.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.000128 1024 190 744 137088 11.0146 6.83597 102.493 208.915 329.389 329.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.001024 1024 90 216 18288 0.692672 3.07395 27.8884 31.6992 31.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.000128 512 120 384 151488 4.42419 3.41779 27.8289 104.908 140.677 140.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 0.000256 1024 330 1272 62208 5.71709 3.38739 79.0985 103.866 192.2 192.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 0.001024 1024 155 648 14400 0.719488 0.694624 7.76963 26.2074 35.4624 35.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 490 0.001024 4096 60 1920 15120 2.71174 88.8507 104.301 195.907 195.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 0.001024 4096 280 384 17568 2.72 20.7941 104.367 127.926 127.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 6.4e-05 1024 280 720 266240 25.3621 13.9645 261.655 419.1 720.252 720.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 6.4e-05 4096 185 3288 156160 136.007 55.6939 2742.02 1675.59 4609.48 4609.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 6.4e-05 2048 420 1992 252160 52.8662 28.3485 1411.26 837.959 2330.6 2330.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.000128 1024 190 744 138240 11.0277 6.91405 140.647 209.642 368.364 368.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.001024 1024 90 216 18400 0.700736 4.18858 26.3142 31.2469 31.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.000128 512 120 384 151680 4.42266 3.4168 37.5861 104.891 150.423 150.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 0.000256 1024 330 1272 62720 5.71981 3.39366 107.654 104.103 221.004 221.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 760 0.001024 1024 155 648 14560 0.721152 0.694784 10.6242 26.2025 38.317 38.3918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 490 0.001024 4096 60 1920 15280 2.73133 121.94 104.8 229.519 229.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 0.001024 4096 280 384 17680 2.72925 28.4324 104.615 135.82 135.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 6.4e-05 1024 280 720 266240 25.2945 13.5149 187.621 419.218 645.811 645.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 6.4e-05 4096 185 3288 156160 135.669 55.6032 1954.36 1676.09 3821.88 3822.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 6.4e-05 2048 420 1992 250880 52.9384 28.2911 1001.49 838.253 1921.13 1921.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.000128 1024 190 744 136960 10.934 6.81776 99.8641 208.042 325.784 325.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.001024 1024 90 216 18240 0.693376 3.07898 27.72 31.5337 31.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.000128 512 120 384 151040 4.40102 3.40787 26.9345 104.517 139.358 139.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 0.000256 1024 330 1272 61440 5.70061 3.36573 75.468 104.82 189.481 189.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 760 0.001024 1024 155 648 14400 0.714752 0.690016 7.57568 26.1001 35.1506 35.2242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 490 0.001024 4096 60 1920 15200 2.72608 86.7062 104.807 194.282 194.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 0.001024 4096 280 384 17600 2.72179 20.2152 104.615 127.594 127.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 6.4e-05 1024 280 720 265728 25.3056 13.5602 338.197 418.846 796.073 796.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 6.4e-05 4096 185 3288 155136 135.74 55.6152 3467.49 1674.58 5333.58 5333.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 6.4e-05 2048 420 1992 251904 52.6637 28.3007 1796.3 837.45 2714.88 2715.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.000128 1024 190 744 137472 11.0132 7.10211 177.674 209.532 405.456 405.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.001024 1024 90 216 18336 0.694336 5.34397 27.9022 33.9842 34.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.000128 512 120 384 151296 4.40714 3.41181 47.9767 104.834 160.726 160.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 0.000256 1024 330 1272 62208 5.7415 3.40378 135.479 104.394 249.143 249.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 0.001024 1024 155 648 14592 0.719008 0.696832 13.6075 26.2951 41.3897 41.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 490 0.001024 4096 60 1920 15264 2.72662 154.124 104.903 261.796 261.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 0.001024 4096 280 384 17664 2.72336 36.0131 104.71 143.486 143.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 6.4e-05 1024 280 720 264192 25.2146 13.5191 212.844 416.867 668.608 668.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 6.4e-05 4096 185 3288 153600 135.547 55.3877 2221.86 1666.66 4079.62 4079.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 6.4e-05 2048 420 1992 248832 52.8079 28.1694 1137.93 833.418 2052.49 2052.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.000128 1024 190 744 136704 10.9989 6.83152 113.835 208.603 340.393 340.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.001024 1024 90 216 18240 0.692288 3.44256 27.7101 31.8864 31.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.000128 512 120 384 151296 4.41584 3.41027 31.3397 104.886 144.15 144.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 0.000256 1024 330 1272 61440 5.70419 3.37094 86.401 103.482 199.086 199.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 0.001024 1024 155 648 14208 0.716 0.692224 8.6897 26.1611 36.3277 36.4047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 490 0.001024 4096 60 1920 15168 2.72202 99.1394 104.894 206.799 206.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 0.001024 4096 280 384 17472 2.7136 22.9519 104.19 129.897 129.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 6.4e-05 1024 280 720 265600 25.4586 13.5434 330.907 419.158 789.23 789.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 6.4e-05 4096 185 3288 155200 136.478 55.7527 3428.81 1675.46 5296.66 5296.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 6.4e-05 2048 420 1992 251200 53.1325 28.375 1761.07 837.998 2680.73 2680.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.000128 1024 190 744 137600 11.088 6.84746 175.348 209.644 403.054 403.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.001024 1024 90 216 18300 0.69376 5.24502 27.8575 33.8402 33.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.000128 512 120 384 151200 4.45626 3.41782 47.422 104.888 160.286 160.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 0.000256 1024 330 1272 62400 5.77456 3.41613 133.844 104.428 247.59 247.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 760 0.001024 1024 155 648 14600 0.720896 0.69616 13.4475 26.309 41.2465 41.3196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 490 0.001024 4096 60 1920 15200 2.72368 0 104.571 107.303 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 6.4e-05 1024 280 720 262400 25.4664 13.5087 220.993 416.76 676.892 677.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 6.4e-05 4096 185 3288 153600 136.111 55.5532 2297.4 1666.23 4155.45 4155.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 6.4e-05 2048 420 1992 249600 52.8898 28.3668 1187.89 833.206 2102.51 2102.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.000128 1024 190 744 136000 11.07 6.83901 117.601 208.558 344.195 344.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.001024 1024 90 216 18200 0.692224 3.66432 26.5887 30.9881 31.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.000128 512 120 384 151200 4.43347 3.41754 32.1302 104.885 144.967 145.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 0.000256 1024 330 1272 60800 5.76042 3.38144 88.6838 103.419 201.369 201.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 760 0.001024 1024 155 648 14400 0.7168 0.69136 9.15267 26.1556 36.7877 36.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 490 0.001024 4096 60 1920 15000 2.70394 101.438 103.962 208.146 208.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 0.001024 4096 280 384 17600 2.73203 23.9842 104.839 131.598 131.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 6.4e-05 1024 280 720 265216 25.3888 13.5619 322.18 418.526 779.819 779.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 6.4e-05 4096 185 3288 155904 135.76 55.6731 3383.39 1673.32 5248.3 5248.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 6.4e-05 2048 420 1992 250880 52.9573 28.3393 1730.73 838.353 2650.54 2650.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.000128 1024 190 744 137984 11.0166 6.83478 172.296 209.383 399.659 399.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.001024 1024 90 216 18368 0.695968 5.12 26.8983 32.7584 32.8131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.000128 512 120 384 151424 4.40714 3.41168 46.4708 104.759 159.15 159.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 0.000256 1024 330 1272 62720 5.77334 3.41325 132.145 104.851 246.308 246.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 760 0.001024 1024 155 648 14560 0.716864 0.6912 13.0096 26.1202 40.6078 40.6816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 490 0.001024 4096 60 1920 15232 2.72384 148.975 104.732 256.474 256.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 0.001024 4096 280 384 17696 2.73414 34.934 104.892 142.604 142.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 6.4e-05 1024 280 720 265216 25.3478 13.611 213.637 419.013 671.778 671.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 6.4e-05 4096 185 3288 154112 136.037 55.6278 2200.35 1675.25 4067.43 4067.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 6.4e-05 2048 420 1992 250880 52.8731 28.2739 1141.02 837.716 2060.05 2060.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.000128 1024 190 744 137984 11.0074 6.83213 114.304 209.691 341.965 342.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.001024 1024 90 216 18144 0.694048 3.37885 26.6527 30.7674 30.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.000128 512 120 384 151424 4.41059 3.41107 30.6975 104.915 143.534 143.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 0.000256 1024 330 1272 60928 5.75517 3.38182 84.7784 103.876 197.916 198.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 760 0.001024 1024 155 648 14336 0.72288 0.694304 8.5713 26.2967 36.3567 36.4319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 490 0.001024 4096 60 1920 15008 2.70698 96.6974 104.216 203.664 203.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 0.001024 4096 280 384 17472 2.70746 23.1711 104.375 130.297 130.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 6.4e-05 1024 280 720 264960 25.3572 13.5592 315.216 417.855 772.15 772.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 6.4e-05 4096 185 3288 153600 136.607 55.6335 3212.83 1670.59 5075.83 5075.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 6.4e-05 2048 420 1992 249600 53.1112 28.3456 1668.57 835.444 2585.63 2585.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.000128 1024 190 744 137280 11.0368 6.83763 166.522 209.045 393.569 393.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.001024 1024 90 216 18360 0.695424 5.03037 27.894 33.6628 33.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.000128 512 120 384 151200 4.43219 3.41558 45.196 104.91 158.054 158.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 0.000256 1024 330 1272 62400 5.79322 3.41606 127.55 104.686 241.57 241.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 0.001024 1024 155 648 14400 0.7168 0.690176 12.5634 26.0668 40.1084 40.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 490 0.001024 4096 60 1920 15240 2.72243 143.864 104.902 251.532 251.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 0.001024 4096 280 384 17640 2.71802 33.6481 104.712 141.121 141.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 6.4e-05 1024 280 720 264960 25.2949 13.5207 204.145 417.997 661.124 661.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 6.4e-05 4096 185 3288 153600 136.241 55.6169 2069.37 1671.2 3932.59 3932.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 6.4e-05 2048 420 1992 249600 52.984 28.2925 1072.85 835.676 1989.96 1990.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.000128 1024 190 744 136320 11.0656 6.84358 107.405 209.199 334.645 334.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.001024 1024 90 216 18240 0.69632 3.38502 26.3364 30.4605 30.5193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.000128 512 120 384 150720 4.41174 3.41792 29.2277 104.674 141.831 141.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 0.000256 1024 330 1272 61440 5.71491 3.38125 81.2164 103.555 193.995 194.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 0.001024 1024 155 648 14400 0.720544 0.693024 8.11683 26.2277 35.8292 35.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 490 0.001024 4096 60 1920 15120 2.724 92.5983 104.902 200.269 200.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 0.001024 4096 280 384 17520 2.71914 22.1696 104.707 129.639 129.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 6.4e-05 1024 280 720 264192 25.3736 13.5003 300.329 418.193 757.566 757.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 6.4e-05 4096 185 3288 155648 135.39 55.5716 3114.97 1671.97 4978.08 4978.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 6.4e-05 2048 420 1992 249856 52.9243 28.2495 1594.71 836.798 2512.85 2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.000128 1024 190 744 137216 11.0092 6.83008 159.368 209.219 386.559 386.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.001024 1024 90 216 18304 0.694272 4.69434 27.9042 33.3342 33.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.000128 512 120 384 151040 4.40794 3.40982 43.1296 104.682 155.732 155.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 0.000256 1024 330 1272 62464 5.77926 3.41184 122.078 104.787 236.188 236.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 0.001024 1024 155 648 14336 0.712896 0.694048 12.0529 26.0824 39.6143 39.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 490 0.001024 4096 60 1920 15232 2.72477 137.86 104.903 245.533 245.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 0.001024 4096 280 384 17664 2.72611 32.3188 104.878 139.967 140.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 6.4e-05 1024 280 720 262144 25.504 13.5083 199.033 418.377 656.59 656.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 6.4e-05 4096 185 3288 155648 135.437 55.5774 2113.92 1672.72 3977.83 3977.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 6.4e-05 2048 420 1992 249856 52.9534 28.3398 1076.11 836.461 1994.03 1994.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.000128 1024 190 744 137216 11.0322 6.83798 108.041 209.404 335.442 335.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.001024 1024 90 216 18176 0.696992 3.33194 27.9064 31.9783 32.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.000128 512 120 384 150528 4.42154 3.41168 29.2569 104.775 141.969 142.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1260 0.000256 1024 330 1272 61440 5.82602 3.41027 81.5702 104.956 195.892 196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 760 0.001024 1024 155 648 13824 0.711136 0.689664 7.94643 25.9117 35.3326 35.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 490 0.001024 4096 60 1920 15104 2.72998 92.5334 104.909 200.215 200.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 0.001024 4096 280 384 17408 2.71325 21.118 104.196 128.071 128.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 6.4e-05 1024 280 725 264192 25.4625 13.5188 244.854 419.364 703.372 703.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 580 6.4e-05 4096 185 3300 156672 135.473 55.6215 2583.98 1676.74 4451.97 4452.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 6.4e-05 2048 420 2000 251904 52.8491 28.3443 1311.91 839.309 2232.58 2232.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.000128 1024 190 750 138496 10.9964 6.83014 129.719 209.741 357.417 357.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.001024 1024 90 200 18496 0.697888 3.53043 28.2648 32.5372 32.5909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 0.000128 512 120 400 151808 4.40534 3.41222 35.2385 104.94 148.094 148.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1260 0.000256 1024 330 1275 63232 5.76096 3.42224 99.7402 104.982 214.033 214.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 760 0.001024 1024 155 650 14720 0.719008 0.69632 9.76646 26.2906 37.5448 37.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 490 0.001024 4096 60 1925 15328 2.72998 112.658 104.94 220.371 220.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1780 0.001024 4096 280 375 17792 2.7273 25.1664 104.816 132.751 132.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 6.4e-05 1024 280 725 264320 25.5345 13.5416 220.479 419.364 679.088 679.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 6.4e-05 4096 185 3300 156800 136.106 55.7263 2305.87 1676.75 4174.62 4174.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 6.4e-05 2048 420 2000 251520 53.1804 28.3627 1178.14 838.531 2098.37 2098.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.000128 1024 190 750 138240 11.0663 6.84029 116.693 209.749 344.477 344.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.001024 1024 90 200 18480 0.698368 3.1952 28.1812 32.1176 32.1753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 0.000128 512 120 400 151840 4.43238 3.42426 31.7691 104.941 144.667 144.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1260 0.000256 1024 330 1275 63040 5.80061 3.42822 89.4652 104.978 203.802 203.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 760 0.001024 1024 155 650 14720 0.72256 0.694272 8.77709 26.2785 36.5418 36.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 490 0.001024 4096 60 1925 15320 2.73203 101.363 104.94 209.076 209.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 0.001024 4096 280 375 17800 2.74003 22.6985 104.901 130.383 130.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 6.4e-05 1024 280 725 263680 25.5408 13.5297 142.578 419.117 600.932 601.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 580 6.4e-05 4096 185 3300 156160 135.957 55.6968 1499.01 1675.64 3366.46 3366.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 6.4e-05 2048 420 2000 250880 53.0511 28.3582 758.373 838.035 1677.99 1678.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.000128 1024 190 750 138240 11.0318 6.84691 75.3874 209.654 303.051 303.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.001024 1024 90 200 18400 0.696 2.14835 26.9959 29.8844 29.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 0.000128 512 120 400 151680 4.42074 3.41997 20.7748 104.905 133.619 133.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1260 0.000256 1024 330 1275 62080 5.75123 3.38944 57.1299 104.103 170.505 170.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 760 0.001024 1024 155 650 14560 0.718848 0.69632 5.78867 26.206 33.4814 33.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 490 0.001024 4096 60 1925 15280 2.72794 65.1937 104.865 172.829 172.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1780 0.001024 4096 280 375 17760 2.73466 14.8132 104.827 122.421 122.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 6.4e-05 1024 280 725 263424 25.5087 13.5229 233.571 418.737 691.501 691.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 6.4e-05 4096 185 3300 155904 135.802 55.675 2442.96 1674.47 4309.07 4309.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 6.4e-05 2048 420 2000 251136 52.972 28.3052 1252.02 837.178 2170.63 2170.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.000128 1024 190 750 138240 11.0221 6.83734 124.02 209.436 351.438 351.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.001024 1024 90 200 18480 0.69632 3.41402 28.1416 32.2946 32.3483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 0.000128 512 120 400 151680 4.4192 3.41536 33.9923 104.915 146.839 146.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1260 0.000256 1024 330 1275 62976 5.76768 3.41606 95.1365 104.834 209.28 209.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 760 0.001024 1024 155 650 14592 0.71872 0.693408 9.32762 26.2251 37.0336 37.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 490 0.001024 4096 60 1925 15312 2.73098 106.594 104.95 214.32 214.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 0.001024 4096 280 375 17760 2.72342 24.1111 104.743 131.62 131.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 6.4e-05 1024 280 725 262656 25.5088 13.5158 149.277 418.83 607.299 607.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 6.4e-05 4096 185 3300 155136 135.796 55.6005 1568.71 1674.55 3434.82 3434.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 6.4e-05 2048 420 2000 250368 52.9555 28.2977 804.345 837.461 1723.22 1723.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.000128 1024 190 750 138240 10.9899 6.82858 80.2056 209.529 307.688 307.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.001024 1024 90 200 18432 0.69648 2.2519 26.3025 29.2942 29.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 0.000128 512 120 400 151296 4.4032 3.41043 22.1373 104.832 134.884 134.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1260 0.000256 1024 330 1275 62208 5.74896 3.40378 60.8933 104.398 174.573 174.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 760 0.001024 1024 155 650 14592 0.719456 0.698368 6.21072 26.2945 33.9949 34.0704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 490 0.001024 4096 60 1925 15264 2.72998 69.3708 104.962 177.105 177.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 0.001024 4096 280 375 17664 2.72384 15.7323 104.495 122.993 123.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 6.4e-05 1024 280 725 263424 25.5786 13.5393 249.696 418.298 707.28 707.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 6.4e-05 4096 185 3300 155904 136.029 55.7363 2626.91 1672.35 4491.19 4491.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 6.4e-05 2048 420 2000 250880 53.1121 28.4504 1348.13 836.261 2266.12 2266.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.000128 1024 190 750 137984 11.0567 6.84282 132.185 209.224 359.437 359.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.001024 1024 90 200 18480 0.694272 3.68026 27.9885 32.4086 32.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.000128 512 120 400 151648 4.42886 3.41824 36.7625 104.831 149.539 149.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 0.000256 1024 330 1275 63168 5.77482 3.41846 102.011 104.729 216.061 216.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 760 0.001024 1024 155 650 14560 0.720672 0.69408 10.0478 26.1826 37.7148 37.7896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 490 0.001024 4096 60 1925 15288 2.72605 114.724 104.75 222.242 222.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 0.001024 4096 280 375 17752 2.72486 26.025 104.626 133.419 133.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 6.4e-05 1024 280 725 263424 25.4932 13.527 159.142 418.857 617.185 617.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 6.4e-05 4096 185 3300 155904 135.714 55.684 1653.43 1674.64 3519.63 3519.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 6.4e-05 2048 420 2000 250880 52.9812 28.3211 845.189 838.101 1764.76 1764.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.000128 1024 190 750 137984 11.008 6.83827 84.2861 209.554 311.815 311.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.001024 1024 90 200 18368 0.690816 2.39206 26.8046 29.9306 29.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 0.000128 512 120 400 151424 4.41312 3.41402 23.4351 104.84 136.201 136.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1260 0.000256 1024 330 1275 62720 5.77814 3.41642 64.7489 104.935 179.007 179.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 760 0.001024 1024 155 650 14336 0.717472 0.690176 6.31837 26.1421 33.9401 34.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 490 0.001024 4096 60 1925 15232 2.72019 72.5787 104.875 180.216 180.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 0.001024 4096 280 375 17696 2.72669 16.6216 104.754 124.147 124.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 6.4e-05 1024 280 725 264192 25.4876 13.5107 262.821 419.442 721.424 721.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 6.4e-05 4096 185 3300 156672 135.541 55.6173 2727.33 1677.45 4596.1 4596.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 6.4e-05 2048 420 2000 251904 52.8907 28.282 1396.3 838.586 2316.22 2316.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.000128 1024 190 750 138240 11.0196 6.83178 138.136 209.805 365.925 366.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.001024 1024 90 200 18432 0.692192 3.80109 26.876 31.4128 31.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.000128 512 120 400 151808 4.41344 3.41747 38.2585 104.969 151.161 151.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 0.000256 1024 330 1275 62976 5.75011 3.40707 105.807 104.679 219.772 219.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 760 0.001024 1024 155 650 14720 0.7208 0.698368 10.5631 26.3349 38.3854 38.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 490 0.001024 4096 60 1925 15296 2.72707 118.442 104.948 226.162 226.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 0.001024 4096 280 375 17728 2.7177 27.3904 104.885 135.036 135.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 6.4e-05 1024 280 725 262144 25.4809 14.7409 172.276 417.809 630.463 630.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 6.4e-05 4096 185 3300 155648 135.35 55.582 1789.15 1670.63 3650.88 3651.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 6.4e-05 2048 420 2000 249856 52.9204 28.3142 909.116 835.414 1825.93 1826.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.000128 1024 190 750 137216 11.0076 6.82598 91.4951 209.034 318.492 318.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.001024 1024 90 200 18304 0.691808 2.57229 27.7727 31.0785 31.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.000128 512 120 400 151040 4.4112 3.40982 25.6013 104.585 138.107 138.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 0.000256 1024 330 1275 62464 5.77299 3.408 68.9036 104.687 182.898 183.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 760 0.001024 1024 155 650 14336 0.716352 0.6896 6.98813 26.0523 34.5151 34.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 490 0.001024 4096 60 1925 15232 2.72906 77.479 104.866 185.115 185.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 0.001024 4096 280 375 17664 2.7177 18.4055 104.569 125.736 125.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 6.4e-05 1024 280 725 263808 25.5683 13.5436 276.777 418.984 735.044 735.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 6.4e-05 4096 185 3300 156672 135.895 55.7281 2909.4 1675.14 4776.35 4776.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 6.4e-05 2048 420 2000 251136 53.0799 28.3588 1482.3 837.659 2401.57 2401.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.000128 1024 190 750 138240 11.0449 6.84336 146.171 209.589 373.778 373.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.001024 1024 90 200 18432 0.69504 4.07779 26.8615 31.6778 31.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 0.000128 512 120 400 151776 4.4175 3.41741 40.4937 104.858 153.29 153.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 0.000256 1024 330 1275 62784 5.76778 3.41606 112.429 104.537 226.277 226.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 760 0.001024 1024 155 650 14688 0.721696 0.694912 11.1559 26.3116 38.9552 39.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 490 0.001024 4096 60 1925 15264 2.72384 127.286 104.749 234.804 234.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 0.001024 4096 280 375 17712 2.72003 28.8971 104.54 136.201 136.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 6.4e-05 1024 280 725 262656 25.466 13.5069 197.003 417.482 653.626 653.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 6.4e-05 4096 185 3300 154368 135.757 55.5745 2045.99 1669.13 3906.62 3906.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 6.4e-05 2048 420 2000 248832 53.0428 28.2947 1051.95 834.647 1968.1 1968.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.000128 1024 190 750 137088 11.004 6.83226 104.612 208.874 331.454 331.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.001024 1024 90 200 18288 0.696064 2.89165 26.7251 30.3548 30.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.000128 512 120 400 151488 4.42218 3.41981 29.2827 104.893 142.122 142.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 0.000256 1024 330 1275 62208 5.71795 3.38742 80.8208 103.846 193.904 194.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 760 0.001024 1024 155 650 14400 0.716352 0.694272 7.98502 26.2046 35.6713 35.7478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 490 0.001024 4096 60 1925 15120 2.72154 91.2159 104.347 198.328 198.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 0.001024 4096 280 375 17568 2.71312 20.7079 104.141 127.605 127.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 6.4e-05 1024 280 725 263680 25.5397 13.527 269.062 419.51 727.801 727.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 6.4e-05 4096 185 3300 156160 135.955 55.692 2815.48 1677.27 4684.57 4684.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 6.4e-05 2048 420 2000 250880 53.0484 28.316 1442.69 838.815 2363.04 2363.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.000128 1024 190 750 138240 11.0256 6.84253 143.134 209.856 370.986 371.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.001024 1024 90 200 18400 0.692608 4.02208 26.8791 31.6378 31.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.000128 512 120 400 151680 4.42064 3.41446 39.5506 104.992 152.476 152.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 0.000256 1024 330 1275 62080 5.74205 3.38944 108.642 104.2 222.103 222.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 0.001024 1024 155 650 14560 0.717056 0.694688 10.9115 26.2301 38.6232 38.6974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 490 0.001024 4096 60 1925 15280 2.73699 124.602 104.965 232.346 232.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 0.001024 4096 280 375 17760 2.73613 28.6044 105.143 136.526 136.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 6.4e-05 1024 280 725 263680 25.4866 14.4527 189.942 419.615 649.666 649.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 6.4e-05 4096 185 3300 156160 135.593 55.6012 1974.09 1677.87 3843.32 3843.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 6.4e-05 2048 420 2000 250880 52.968 28.3094 1010.96 838.918 1931.32 1931.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.000128 1024 190 750 136960 10.9406 6.82198 99.8401 208.238 325.97 326.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.001024 1024 90 200 18240 0.691328 2.82451 27.6399 31.1968 31.2525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 0.000128 512 120 400 151040 4.39907 3.4121 27.8445 104.621 140.375 140.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 0.000256 1024 330 1275 61440 5.70746 3.36842 75.7552 103.452 188.411 188.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 760 0.001024 1024 155 650 14400 0.714752 0.692096 7.70301 26.1191 35.3027 35.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 490 0.001024 4096 60 1925 15200 2.7295 87.0277 104.965 194.77 194.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 0.001024 4096 280 375 17600 2.71587 20.0652 104.495 127.32 127.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 6.4e-05 1024 280 725 262656 25.5258 13.5073 328.725 418.758 786.678 786.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 6.4e-05 4096 185 3300 155136 135.742 55.6093 3407.26 1674.21 5272.99 5273.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 6.4e-05 2048 420 2000 250368 52.9196 28.3668 1745.6 837.295 2664.35 2664.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.000128 1024 190 750 138240 10.9945 7.30931 173.723 209.484 401.637 401.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.001024 1024 90 200 18432 0.69632 4.81248 26.8745 32.4249 32.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.000128 512 120 400 151296 4.41091 3.41258 48.2867 104.812 161.02 161.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 0.000256 1024 330 1275 62208 5.74765 3.40365 132.011 104.371 245.663 245.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 760 0.001024 1024 155 650 14592 0.718848 0.69584 13.3151 26.2879 41.0882 41.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 490 0.001024 4096 60 1925 15264 2.72794 150.923 104.942 258.635 258.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 0.001024 4096 280 375 17664 2.7177 34.0534 104.475 141.289 141.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 6.4e-05 1024 280 725 261120 25.4336 13.5243 217.527 416.415 673.066 673.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 6.4e-05 4096 185 3300 153600 135.555 55.3977 2265.42 1664.84 4121.39 4121.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 6.4e-05 2048 420 2000 248832 52.8247 28.1759 1164.08 832.518 2077.77 2077.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.000128 1024 190 750 136704 11.0035 6.83008 115.912 208.379 342.253 342.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.001024 1024 90 200 18240 0.692992 3.36477 26.6407 30.7411 30.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.000128 512 120 400 151296 4.41158 3.40582 32.4647 104.775 145.156 145.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1260 0.000256 1024 330 1275 61440 5.70941 3.37075 88.254 103.371 200.832 200.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 760 0.001024 1024 155 650 14208 0.7168 0.691424 8.89152 26.132 36.5018 36.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 490 0.001024 4096 60 1925 15168 2.7313 101.193 104.837 208.803 208.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 0.001024 4096 280 375 17472 2.70541 23.3165 103.863 129.927 129.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 6.4e-05 1024 280 725 264000 25.5608 13.5514 329.185 419.002 787.469 787.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 6.4e-05 4096 185 3300 155200 136.503 55.7622 3425.51 1675.21 5293.16 5293.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 6.4e-05 2048 420 2000 251200 53.1301 28.3482 1754.18 837.793 2673.61 2673.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.000128 1024 190 750 137600 11.0933 6.91219 173.07 209.61 400.817 400.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.001024 1024 90 200 18400 0.69408 4.80301 26.8294 32.3702 32.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.000128 512 120 400 151600 4.43597 3.41597 48.5071 104.876 161.337 161.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 0.000256 1024 330 1275 62400 5.77702 3.41475 132.458 104.422 246.203 246.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 0.001024 1024 155 650 14600 0.722944 0.695168 13.4364 26.305 41.2297 41.3079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 490 0.001024 4096 60 1925 15200 2.7207 150.632 104.852 258.25 258.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 0.001024 4096 280 375 17700 2.7192 34.492 104.685 141.94 141.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 6.4e-05 1024 280 725 262400 25.4642 13.5088 220.811 417.01 676.955 677.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 6.4e-05 4096 185 3300 153600 136.085 55.552 2271.01 1667.2 4130.01 4130.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 6.4e-05 2048 420 2000 249600 52.9237 28.3054 1166.26 833.692 2081.34 2081.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.000128 1024 190 750 136000 11.0867 6.84576 114.796 208.678 341.533 341.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.001024 1024 90 200 18200 0.692768 3.27885 27.6739 31.6868 31.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 0.000128 512 120 400 151200 4.43392 3.42221 32.5258 106.58 147.066 147.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 0.000256 1024 330 1275 60800 5.75651 3.37898 86.8452 103.485 199.593 199.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 0.001024 1024 155 650 14400 0.720896 0.692224 9.09549 26.1689 36.7478 36.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 490 0.001024 4096 60 1925 15000 2.7136 100.186 104.083 207.025 207.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 0.001024 4096 280 375 17600 2.72176 23.2653 104.69 130.719 130.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 6.4e-05 1024 280 725 263424 25.4897 13.5229 320.79 418.822 778.792 778.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 6.4e-05 4096 185 3300 155904 135.729 55.6834 3317.09 1674.49 5183.15 5183.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 6.4e-05 2048 420 2000 250880 52.9403 28.4373 1699.02 838.462 2619.03 2619.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.000128 1024 190 750 137984 11.0284 6.83632 168.835 209.529 396.358 396.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.001024 1024 90 200 18368 0.69392 4.71386 26.8076 32.2565 32.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.000128 512 120 400 151424 4.40934 4.06506 46.8179 104.833 160.226 160.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 0.000256 1024 330 1275 62720 5.77331 3.41107 129.545 104.921 243.777 243.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 760 0.001024 1024 155 650 14336 0.717888 0.692992 12.5862 26.1396 40.2076 40.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 490 0.001024 4096 60 1925 15232 2.72246 145.863 104.866 253.496 253.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 0.001024 4096 280 375 17696 2.71974 33.0721 104.745 140.579 140.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 6.4e-05 1024 280 725 261632 25.5833 13.5366 209.264 419.008 667.558 667.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 6.4e-05 4096 185 3300 154112 136.043 55.629 2143.2 1675.25 4010.28 4010.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 6.4e-05 2048 420 2000 250880 52.8674 28.2742 1112.12 837.703 2031.12 2031.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.000128 1024 190 750 137984 11.0117 6.83232 110.69 209.698 338.357 338.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.001024 1024 90 200 18144 0.69376 3.10877 26.665 30.5074 30.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.000128 512 120 400 151424 4.41114 3.40778 30.7944 104.919 143.634 143.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 0.000256 1024 330 1275 60928 5.75741 3.38096 82.4073 103.88 195.554 195.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 760 0.001024 1024 155 650 14336 0.718624 0.693696 8.33427 26.2957 36.1103 36.1829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 490 0.001024 4096 60 1925 15008 2.71117 93.8577 104.27 200.882 200.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 0.001024 4096 280 375 17472 2.71155 22.0417 105.568 130.362 130.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 6.4e-05 1024 280 725 263040 25.489 13.5266 310.468 417.841 767.491 767.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 6.4e-05 4096 185 3300 155520 135.674 55.6292 3198.61 1670.71 5060.79 5060.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 6.4e-05 2048 420 2000 249600 53.1008 28.3218 1636.8 835.442 2553.83 2553.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.000128 1024 190 750 137280 11.0282 6.84122 162.435 209.044 389.476 389.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.001024 1024 90 200 18360 0.694112 4.43802 27.7855 32.9617 33.0179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.000128 512 120 400 151680 4.42906 3.41472 45.3315 104.915 158.188 158.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 0.000256 1024 330 1275 62400 5.78989 3.41402 124.339 104.685 238.359 238.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 0.001024 1024 155 650 14400 0.716224 0.687552 12.2835 26.0671 39.8254 39.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 490 0.001024 4096 60 1925 15240 2.73165 140.907 104.968 248.651 248.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 0.001024 4096 280 375 17640 2.71917 32.1921 104.493 139.449 139.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 6.4e-05 1024 280 725 261120 25.5557 13.5143 202.39 417.605 659.232 659.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 6.4e-05 4096 185 3300 153600 136.224 55.6148 2100.81 1669.62 3962.43 3962.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 6.4e-05 2048 420 2000 249600 52.9899 28.3319 1086.28 834.902 2002.67 2002.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.000128 1024 190 750 136320 11.0837 6.84237 108.02 209.005 335.078 335.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.001024 1024 90 200 18240 0.692224 2.95971 26.7835 30.4768 30.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.000128 512 120 400 150720 4.41158 3.41181 30.3131 104.571 142.809 142.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 0.000256 1024 330 1275 61440 5.71661 3.37405 82.0526 103.459 194.73 194.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 0.001024 1024 155 650 14400 0.718848 0.692544 8.11418 26.2005 35.7972 35.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 490 0.001024 4096 60 1925 15120 2.72752 92.9688 104.862 200.6 200.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 0.001024 4096 280 375 17520 2.72035 22.0095 104.396 129.17 129.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 6.4e-05 1024 280 725 262144 25.4996 13.5015 295.308 418.149 752.632 752.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 6.4e-05 4096 185 3300 155648 135.384 55.5619 3065.88 1671.79 4928.78 4928.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 6.4e-05 2048 420 2000 249856 52.9248 28.3156 1562.35 836.165 2479.93 2480.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.000128 1024 190 750 137216 11.0115 6.82973 154.709 209.201 381.883 381.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.001024 1024 90 200 18304 0.693312 4.28173 26.7481 31.7646 31.8256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.000128 512 120 400 151040 4.41146 3.41056 43.4338 104.67 156.026 156.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 0.000256 1024 330 1275 62464 5.77786 3.41354 119.087 104.769 233.177 233.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 760 0.001024 1024 155 650 14336 0.716512 0.692096 11.7918 26.0752 39.3453 39.4224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 490 0.001024 4096 60 1925 15232 2.73203 134.228 104.953 241.957 242.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 0.001024 4096 280 375 17664 2.72077 30.7351 104.659 138.159 138.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 6.4e-05 1024 280 725 262144 25.4978 13.5055 205.924 418.324 663.416 663.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 6.4e-05 4096 185 3300 155648 135.403 55.5684 2178.56 1672.49 4042.2 4042.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 6.4e-05 2048 420 2000 249856 52.9469 28.2519 1104.44 837.374 2023.18 2023.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.000128 1024 190 750 137216 11.0304 6.83008 110.029 209.377 337.396 337.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.001024 1024 90 200 18176 0.69472 3.1273 26.748 30.6114 30.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.000128 512 120 400 150528 4.41485 3.41923 30.7356 104.761 143.434 143.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 0.000256 1024 330 1275 61440 5.83606 3.41312 83.2177 104.939 197.537 197.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 760 0.001024 1024 155 650 13824 0.713632 0.686272 7.99542 25.905 35.3732 35.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 490 0.001024 4096 60 1925 15104 2.73264 95.3031 104.953 203.034 203.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 0.001024 4096 280 375 17408 2.70746 21.7031 103.969 128.422 128.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 6.4e-05 1024 280 736 265728 25.3459 13.5209 213.569 419.17 671.774 671.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 580 6.4e-05 4096 185 3296 154112 136.408 55.6067 2220.3 1675.39 4087.86 4087.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 6.4e-05 2048 420 2016 251392 52.9728 28.3404 1154.81 838.015 2074.31 2074.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.000128 1024 190 736 137984 11.0225 6.83622 112.597 209.578 340.165 340.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.001024 1024 90 224 18400 0.698368 3.46317 27.1096 31.3128 31.3679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 0.000128 512 120 384 151552 4.41702 3.4112 30.3372 104.86 143.123 143.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1260 0.000256 1024 330 1280 63232 5.76922 3.42051 87.3931 104.896 201.612 201.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 760 0.001024 1024 155 672 14656 0.719296 0.696224 8.79059 26.2723 36.5548 36.6285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 490 0.001024 4096 60 1920 15328 2.72794 98.0769 104.806 205.655 205.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1780 0.001024 4096 280 384 17760 2.72947 22.4627 104.795 130.03 130.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 6.4e-05 1024 280 736 265216 25.4169 13.5134 167.073 419.439 625.606 625.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 580 6.4e-05 4096 185 3296 153600 136.635 55.6039 1777.5 1676.96 3646.86 3646.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 6.4e-05 2048 420 2016 250880 53.0045 28.3345 740.742 838.674 1660.91 1661.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1250 0.000128 1024 190 736 137728 11.0486 6.84006 74.4501 209.814 302.279 302.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1250 0.001024 1024 90 224 18368 0.696736 2.29066 26.3215 29.3523 29.4113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 0.000128 512 120 384 151552 4.41645 3.41402 19.9589 104.974 132.867 132.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1260 0.000256 1024 330 1280 62976 5.75546 3.40534 56.3956 104.684 170.367 170.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 760 0.001024 1024 155 672 14592 0.72272 0.698368 5.83389 26.3353 33.6626 33.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 490 0.001024 4096 60 1920 15296 2.72787 63.0866 104.894 170.752 170.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1780 0.001024 4096 280 384 17728 2.72864 14.7401 104.872 122.384 122.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 6.4e-05 1024 280 736 265600 25.4626 13.5605 219.601 419.056 677.848 677.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 6.4e-05 4096 185 3296 153600 136.94 55.7409 2249.3 1675.42 4117.57 4117.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 6.4e-05 2048 420 2016 250880 53.2152 28.3812 1175.89 838.592 2096.24 2096.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.000128 1024 190 736 137920 11.0831 6.85446 115.498 209.602 343.166 343.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.001024 1024 90 224 18400 0.69936 3.56371 27.2461 31.5529 31.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 0.000128 512 120 384 151520 4.4367 3.42118 31.4265 104.865 144.254 144.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1260 0.000256 1024 330 1280 63360 5.78413 3.42426 89.5596 104.909 203.807 203.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 760 0.001024 1024 155 672 14640 0.722144 0.698368 9.06854 26.2627 36.8243 36.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 490 0.001024 4096 60 1920 15320 2.72816 100.745 104.804 208.323 208.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 0.001024 4096 280 384 17760 2.73846 23.1772 104.826 130.789 130.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 6.4e-05 1024 280 736 264960 25.4528 13.5344 141.888 419.045 600.086 600.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 580 6.4e-05 4096 185 3296 153600 136.622 55.6919 1462.91 1675.38 3330.79 3330.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 6.4e-05 2048 420 2016 250880 53.0382 28.3647 757.16 837.991 1676.72 1676.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.000128 1024 190 736 137600 11.0503 6.84163 74.415 209.618 302.059 302.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.001024 1024 90 224 18320 0.69632 2.34307 26.2532 29.3361 29.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 0.000128 512 120 384 151360 4.42688 3.41901 20.4097 104.887 133.243 133.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1260 0.000256 1024 330 1280 62720 5.71757 3.38995 57.3652 104.088 170.692 170.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 760 0.001024 1024 155 672 14560 0.720192 0.693792 5.99834 26.2027 33.6865 33.7613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 490 0.001024 4096 60 1920 15280 2.724 64.2821 104.787 171.839 171.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1780 0.001024 4096 280 384 17680 2.72371 14.9912 104.598 122.357 122.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 6.4e-05 1024 280 736 264960 25.4066 13.5218 237.146 418.733 694.966 695.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 6.4e-05 4096 185 3296 153600 136.542 55.6748 2433.73 1674.26 4300.36 4300.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 6.4e-05 2048 420 2016 250368 53.0582 28.3484 1274.27 838.406 2194.24 2194.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.000128 1024 190 736 137856 11.0041 6.83446 124.617 209.438 352.024 352.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.001024 1024 90 224 18384 0.694752 3.87459 28.0562 32.6681 32.7229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.000128 512 120 384 151488 4.41725 3.4145 34.1833 104.924 147.04 147.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1260 0.000256 1024 330 1280 62976 5.76768 3.41222 96.7323 104.832 210.874 210.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 760 0.001024 1024 155 672 14592 0.717824 0.693248 9.81238 26.2352 37.5314 37.6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 490 0.001024 4096 60 1920 15312 2.72682 109.12 104.893 216.783 216.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 0.001024 4096 280 384 17760 2.73466 25.3768 104.957 133.112 133.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 6.4e-05 1024 280 736 264192 25.4106 13.5075 153.678 418.857 611.626 611.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 6.4e-05 4096 185 3296 153600 136.194 55.6175 1554.35 1674.62 3420.95 3421.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 6.4e-05 2048 420 2016 250368 52.9134 28.2686 814.476 837.535 1733.36 1733.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.000128 1024 190 736 137472 11.0204 6.82803 80.708 209.534 308.221 308.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.001024 1024 90 224 18336 0.697024 2.53542 27.9533 31.2294 31.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 0.000128 512 120 384 151296 4.41216 3.40794 22.3587 104.837 135.117 135.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1260 0.000256 1024 330 1280 62208 5.74323 3.40173 61.9604 104.397 175.63 175.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 760 0.001024 1024 155 672 14592 0.72112 0.694624 6.41827 26.294 34.2001 34.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 490 0.001024 4096 60 1920 15264 2.72589 69.7567 104.907 177.435 177.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 0.001024 4096 280 384 17664 2.7177 16.4639 104.715 123.939 124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 6.4e-05 1024 280 736 265216 25.4556 13.5493 236.361 418.398 693.933 694.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 6.4e-05 4096 185 3296 153216 136.968 55.7179 2384.99 1672.77 4250.62 4250.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 6.4e-05 2048 420 2016 250880 53.1402 28.3361 1252.93 836.486 2171.07 2171.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.000128 1024 190 736 137536 11.0755 6.84426 123.369 209.277 350.695 350.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.001024 1024 90 224 18368 0.696864 3.79357 26.2942 30.8284 30.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.000128 512 120 384 151424 4.436 3.41562 33.628 104.855 146.436 146.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 0.000256 1024 330 1280 63168 5.78182 3.41968 96.0186 106.307 211.653 211.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 760 0.001024 1024 155 672 14560 0.720448 0.6968 9.69306 26.192 37.3746 37.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 490 0.001024 4096 60 1920 15288 2.72506 106.861 104.717 214.347 214.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 0.001024 4096 280 384 17752 2.73818 24.83 104.867 132.478 132.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 6.4e-05 1024 280 736 265216 25.3633 13.5254 150.26 418.756 608.074 608.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 6.4e-05 4096 185 3296 152320 136.577 55.6864 1520.4 1674.24 3387.07 3387.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 6.4e-05 2048 420 2016 250880 52.973 28.3873 801.577 837.336 1720.43 1720.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.000128 1024 190 736 137088 11.0507 6.83226 78.8032 209.494 306.31 306.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.001024 1024 90 224 18256 0.692224 2.45965 26.2432 29.4367 29.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.000128 512 120 384 150976 4.41811 3.41395 21.7082 104.817 134.457 134.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1260 0.000256 1024 330 1280 62720 5.77878 3.41606 61.1165 104.902 175.339 175.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 760 0.001024 1024 155 672 14336 0.7168 0.688864 6.21882 26.1339 33.8299 33.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 490 0.001024 4096 60 1920 15232 2.72429 68.6479 104.796 176.21 176.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 0.001024 4096 280 384 17696 2.72851 16.0759 104.939 123.787 123.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 6.4e-05 1024 280 736 263424 25.5771 13.6907 123.339 418.932 581.701 581.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 6.4e-05 4096 185 3296 153216 136.92 55.7788 1260.89 1674.94 3128.7 3128.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 6.4e-05 2048 420 2016 249984 53.2565 28.3858 657.221 837.554 1576.58 1576.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.000128 1024 190 736 137088 11.0995 6.83981 65.0675 209.626 292.76 292.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.001024 1024 90 224 18144 0.692224 2.15859 26.7381 29.6316 29.6879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 0.000128 512 120 384 151200 4.4361 3.41798 18.0976 104.886 130.936 131.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1260 0.000256 1024 330 1280 63168 5.79251 3.42442 50.9009 105.007 165.253 165.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 760 0.001024 1024 155 672 14112 0.718848 0.69008 5.01818 26.0652 32.5658 32.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 490 0.001024 4096 60 1920 15120 2.71693 56.0318 104.516 163.308 163.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 0.001024 4096 280 384 17640 2.72998 13.4571 104.97 121.2 121.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 6.4e-05 1024 280 736 265216 25.4217 13.5127 238.68 419.408 697.19 697.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 6.4e-05 4096 185 3296 153600 136.538 55.6112 2423.08 1677.14 4292.54 4292.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 6.4e-05 2048 420 2016 250880 52.9915 28.2848 1264.37 838.491 2184.31 2184.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.000128 1024 190 736 137728 11.0506 6.85466 125.046 209.787 352.874 352.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.001024 1024 90 224 18368 0.702048 3.91578 26.319 30.9797 31.0342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.000128 512 120 384 151552 4.41914 3.4143 34.2568 104.958 147.15 147.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 0.000256 1024 330 1280 62976 5.75539 3.40787 95.9593 104.677 209.931 210.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 760 0.001024 1024 155 672 14592 0.72112 0.697088 9.95258 26.338 37.7803 37.8522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 490 0.001024 4096 60 1920 15296 2.72691 107.3 104.882 214.953 215.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 0.001024 4096 280 384 17728 2.72934 25.228 104.861 132.86 132.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 6.4e-05 1024 280 736 264192 25.3643 13.8387 160.066 418.202 617.637 617.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 6.4e-05 4096 185 3296 151552 136.456 55.5567 1612.28 1672.02 3476.47 3476.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 6.4e-05 2048 420 2016 249856 52.8888 28.2788 841.76 836.177 1759.27 1759.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.000128 1024 190 736 137216 11.0167 6.82854 84.329 209.237 311.54 311.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.001024 1024 90 224 18304 0.69632 2.68026 26.9029 30.3239 30.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.000128 512 120 384 151040 4.40918 3.40992 23.4515 104.682 136.053 136.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 0.000256 1024 330 1280 62464 5.77754 3.4136 63.5001 104.782 177.606 177.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 760 0.001024 1024 155 672 14336 0.716544 0.694176 6.68602 26.0756 34.2446 34.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 490 0.001024 4096 60 1920 15232 2.73011 71.1237 104.903 178.801 178.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 0.001024 4096 280 384 17664 2.72589 17.4636 104.883 125.117 125.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 6.4e-05 1024 280 736 261120 25.4309 13.461 131.932 416.401 587.393 587.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 6.4e-05 4096 185 3296 150528 136.243 55.3898 1325.53 1664.79 3182.12 3182.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 6.4e-05 2048 420 2016 248832 52.8234 28.1484 698.516 833.091 1612.74 1612.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.000128 1024 190 736 136704 11.0052 6.82227 70.0848 208.37 296.413 296.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.001024 1024 90 224 18240 0.694272 2.24803 27.8445 30.8276 30.8825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 0.000128 512 120 384 151296 4.41744 3.41197 19.4902 104.768 132.189 132.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1260 0.000256 1024 330 1280 61440 5.70883 3.37101 52.179 103.365 164.752 164.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 760 0.001024 1024 155 672 14208 0.716928 0.692768 5.52045 26.1339 33.1357 33.2083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 490 0.001024 4096 60 1920 15168 2.72611 59.0504 104.774 166.594 166.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 0.001024 4096 280 384 17472 2.70944 14.7948 104.066 121.616 121.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 6.4e-05 1024 280 736 264960 25.4887 13.5436 342.681 419.322 801.206 801.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 6.4e-05 4096 185 3296 153216 136.9 55.7175 3435.43 1676.5 5304.71 5304.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 6.4e-05 2048 420 2016 251136 53.0827 28.4037 1809.4 838.431 2729.48 2729.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.000128 1024 190 736 137664 11.0725 6.8416 178.108 211.341 407.493 407.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.001024 1024 90 224 18360 0.694272 5.55542 27.9924 34.2845 34.3408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.000128 512 120 384 151488 4.42365 3.41594 48.7412 104.946 161.627 161.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 0.000256 1024 330 1280 62784 5.76214 3.40941 137.268 104.618 251.189 251.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 760 0.001024 1024 155 672 14544 0.720896 0.69408 13.9979 26.3263 41.8096 41.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 490 0.001024 4096 60 1920 15264 2.72493 154.444 104.775 261.986 262.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 0.001024 4096 280 384 17712 2.72957 36.085 104.841 143.701 143.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 6.4e-05 1024 280 736 262656 25.4611 13.5052 212.383 417.875 669.387 669.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 6.4e-05 4096 185 3296 152064 136.4 55.5786 2179.52 1670.95 4042.61 4042.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 6.4e-05 2048 420 2016 248832 53.0694 28.3045 1131.56 835.452 2048.54 2048.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.000128 1024 190 736 137088 10.9975 6.83213 113.433 209.076 340.467 340.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.001024 1024 90 224 18288 0.697472 3.66013 27.9567 32.3567 32.4119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.000128 512 120 384 151488 4.42163 3.41402 31.948 104.993 144.878 144.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 0.000256 1024 330 1280 62208 5.71373 3.38944 87.6779 103.945 200.85 200.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 760 0.001024 1024 155 672 14400 0.720672 0.695904 8.9681 26.228 36.6825 36.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 490 0.001024 4096 60 1920 15120 2.71312 98.9967 104.387 206.139 206.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 0.001024 4096 280 384 17568 2.7193 22.913 104.451 130.127 130.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 6.4e-05 1024 280 736 262656 25.5226 13.521 176.303 421.58 637.092 637.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 6.4e-05 4096 185 3296 152064 136.811 55.6612 1782.64 1685.55 3660.83 3660.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 6.4e-05 2048 420 2016 248832 53.2126 28.3249 933.74 842.856 1858.29 1858.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.000128 1024 190 736 136512 11.0703 6.8408 93.8271 212.477 324.345 324.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.001024 1024 90 224 18144 0.695424 2.9449 27.0352 30.716 30.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.000128 512 120 384 150336 4.43795 3.41434 26.2692 105.56 139.782 139.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1260 0.000256 1024 330 1280 62208 5.80531 3.41302 72.9733 105.72 188.037 188.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 760 0.001024 1024 155 672 13824 0.716672 0.686944 7.25878 26.1603 34.895 34.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 490 0.001024 4096 60 1920 15120 2.72384 80.9472 105.688 189.403 189.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 0.001024 4096 280 384 17496 2.71523 19.3577 105.354 127.47 127.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 6.4e-05 1024 280 736 264960 25.456 14.2024 317.965 419.513 777.303 777.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 6.4e-05 4096 185 3296 153600 136.56 55.6923 3244.68 1677.23 5114.33 5114.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 6.4e-05 2048 420 2016 250880 53.0068 28.4488 1693.88 838.777 2614.28 2614.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.000128 1024 190 736 137600 11.0606 6.84067 166.138 209.855 394.019 394.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.001024 1024 90 224 18320 0.696096 5.15686 27.9514 33.847 33.9026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.000128 512 120 384 151360 4.42294 3.41437 46.0308 108.168 162.138 162.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 0.000256 1024 330 1280 62720 5.71258 3.3897 128.462 104.203 241.894 241.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 760 0.001024 1024 155 672 14560 0.718848 0.692224 13.2492 26.2316 40.9624 41.0326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 490 0.001024 4096 60 1920 15280 2.72518 145.117 104.903 252.785 252.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 0.001024 4096 280 384 17680 2.7177 33.9207 104.712 141.392 141.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 6.4e-05 1024 280 736 263680 25.4733 13.5516 213.081 419.227 671.503 671.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 6.4e-05 4096 185 3296 153600 136.319 55.6095 2183.89 1676.09 4052.08 4052.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 6.4e-05 2048 420 2016 250880 52.9432 28.3218 1134.23 838.129 2053.78 2053.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.000128 1024 190 736 135680 10.9933 6.8112 109.776 208.045 335.756 335.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.001024 1024 90 224 18240 0.695488 3.48688 26.7203 30.9443 31.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.000128 512 120 384 150400 4.40016 3.40992 30.606 104.522 143.042 143.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1260 0.000256 1024 330 1280 61440 5.69789 3.36922 84.5306 103.354 197.085 197.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 760 0.001024 1024 155 672 14400 0.7168 0.69008 8.74221 26.0962 36.319 36.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 490 0.001024 4096 60 1920 15200 2.72794 97.5139 104.806 205.093 205.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 0.001024 4096 280 384 17600 2.72384 22.8253 104.615 130.21 130.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 6.4e-05 1024 280 736 261120 25.5683 13.5107 176.92 417.834 634.002 634.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 6.4e-05 4096 185 3296 149760 136.899 55.6151 1790.45 1669.66 3652.8 3652.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 6.4e-05 2048 420 2016 249600 52.9888 28.3504 946.503 834.907 1862.92 1863.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.000128 1024 190 736 136320 11.0739 6.83888 93.3271 209.007 320.379 320.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.001024 1024 90 224 18000 0.691296 2.93888 27.6743 31.3451 31.4002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.000128 512 120 384 150720 4.41571 3.40992 25.8994 104.575 138.398 138.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 0.000256 1024 330 1280 61440 5.72154 3.37523 71.1558 103.461 183.842 183.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 760 0.001024 1024 155 672 14400 0.718848 0.693056 7.52611 26.2022 35.2094 35.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 490 0.001024 4096 60 1920 15120 2.72966 81.9958 104.805 189.574 189.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 0.001024 4096 280 384 17520 2.7233 19.1933 104.615 126.575 126.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 6.4e-05 1024 280 736 264192 25.3999 13.5086 301.944 418.514 759.537 759.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 6.4e-05 4096 185 3296 153600 136.188 55.6133 3056.06 1673.23 4921.26 4921.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 2048 420 2016 250368 52.914 28.3195 1599.81 836.777 2517.99 2518.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.000128 1024 190 736 137472 11.0222 6.90586 157.492 209.363 384.914 385.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.001024 1024 90 224 18336 0.69632 4.8807 27.9369 33.5577 33.6128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.000128 512 120 384 151296 4.40717 3.41197 43.5294 104.748 156.195 156.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 0.000256 1024 330 1280 62208 5.75037 3.40154 120.558 104.311 234.153 234.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 760 0.001024 1024 155 672 14592 0.718528 0.697472 12.4372 26.2761 40.2005 40.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 490 0.001024 4096 60 1920 15264 2.72653 136.61 104.817 244.198 244.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 0.001024 4096 280 384 17664 2.71811 31.9576 104.631 139.351 139.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 6.4e-05 1024 280 736 261120 25.4385 13.4611 192.903 416.506 648.474 648.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 6.4e-05 4096 185 3296 150528 136.251 55.3904 1941.14 1665.2 3798.15 3798.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 6.4e-05 2048 420 2016 248832 52.8262 28.1571 1030.84 832.693 1944.68 1944.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.000128 1024 190 736 136704 10.9979 6.82803 102.65 209.214 329.819 329.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.001024 1024 90 224 18240 0.699232 3.19795 27.8572 31.7983 31.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.000128 512 120 384 151296 4.42512 3.41232 28.625 104.793 141.356 141.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 0.000256 1024 330 1280 61440 5.7096 3.36896 78.4364 103.39 191.032 191.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 760 0.001024 1024 155 672 14208 0.718848 0.694592 8.00166 26.1388 35.6268 35.7006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 490 0.001024 4096 60 1920 15168 2.72979 88.9607 104.802 196.536 196.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 0.001024 4096 280 384 17472 2.71472 21.3737 104.093 128.224 128.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 6.4e-05 1024 280 736 258048 25.4314 13.3919 167.209 414.525 620.722 620.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 6.4e-05 4096 185 3296 147456 136.29 55.1855 1655.09 1657.41 3504.14 3504.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 6.4e-05 2048 420 2016 244224 53.1395 28.0412 880.613 828.862 1790.83 1790.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.000128 1024 190 736 135936 10.9438 6.81472 88.5164 207.503 313.907 314.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.001024 1024 90 224 18144 0.694848 2.892 26.7599 30.3905 30.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.000128 512 120 384 150912 4.40528 3.40992 24.6427 104.587 137.144 137.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 0.000256 1024 330 1280 59904 5.70173 3.33898 66.2954 102.48 177.949 178.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 760 0.001024 1024 155 672 13824 0.714752 0.688128 6.95981 26.0076 34.4449 34.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 490 0.001024 4096 60 1920 14976 2.71587 75.7296 104.279 182.768 182.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 0.001024 4096 280 384 17280 2.7009 18.1291 103.566 124.441 124.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 6.4e-05 1024 280 736 264000 25.5771 13.5469 296.954 418.771 755.037 755.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 6.4e-05 4096 185 3296 153600 136.878 55.7739 3010.78 1674.51 4878.11 4878.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 6.4e-05 2048 420 2016 249600 53.2672 28.4819 1565.41 837.382 2484.71 2484.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.000128 1024 190 736 137600 11.1019 6.84851 154.97 209.491 382.543 382.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.001024 1024 90 224 18300 0.694624 4.77184 27.8907 33.4041 33.4582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.000128 512 120 384 151200 4.44858 3.42029 42.8013 104.813 155.581 155.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 0.000256 1024 330 1280 62400 5.77219 3.40947 119.209 104.358 232.878 232.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 760 0.001024 1024 155 672 14600 0.723136 0.698144 12.452 26.2887 40.2372 40.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 490 0.001024 4096 60 1920 15200 2.72259 0 104.496 107.229 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 6.4e-05 1024 280 736 262400 25.4656 13.5047 202.985 416.69 658.805 658.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 6.4e-05 4096 185 3296 150400 136.86 55.5621 2076.86 1665.96 3935.39 3935.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 6.4e-05 2048 420 2016 246400 53.4402 28.2658 1079.67 833.067 1994.61 1994.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.000128 1024 190 736 136000 11.0845 6.8384 106.786 208.52 333.356 333.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.001024 1024 90 224 18200 0.692832 3.47677 26.6504 30.8617 30.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.000128 512 120 384 151200 4.43549 3.4201 30.0575 104.867 142.88 142.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 0.000256 1024 330 1280 60800 5.75344 3.37686 81.1715 103.407 193.838 193.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 760 0.001024 1024 155 672 14400 0.719264 0.692224 8.6287 26.1489 36.2594 36.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 490 0.001024 4096 60 1920 15000 2.7049 92.9075 103.946 199.601 199.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 0.001024 4096 280 384 17600 2.72925 22.0448 104.822 129.638 129.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 6.4e-05 1024 280 736 264000 25.5738 13.547 171.801 419.038 630.129 630.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 6.4e-05 4096 185 3296 153600 136.918 55.7695 1744.76 1675.31 3612.93 3613.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 6.4e-05 2048 420 2016 249600 53.4018 28.373 907.929 837.883 1827.77 1827.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.000128 1024 190 736 134400 10.9993 6.84547 88.7888 206.534 313.299 313.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.001024 1024 90 224 18000 0.692288 3.05709 26.1258 29.9212 29.9797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.000128 512 120 384 150000 4.42416 3.41526 25.0237 104.144 137.111 137.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1260 0.000256 1024 330 1280 60000 5.81194 3.38032 67.5017 103.559 180.381 180.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 760 0.001024 1024 155 672 14400 0.724864 0.69632 7.35008 26.2873 35.1302 35.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 490 0.001024 4096 60 1920 15000 2.72384 0 104.495 107.231 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 6.4e-05 1024 280 736 265216 25.3926 13.525 287.394 418.862 745.338 745.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 6.4e-05 4096 185 3296 152320 136.597 55.6797 2928.74 1674.69 4795.86 4795.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 6.4e-05 2048 420 2016 250880 52.9388 28.3079 1543.12 837.525 2462.05 2462.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.000128 1024 190 736 137088 11.0512 6.83571 150.826 209.553 378.396 378.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.001024 1024 90 224 18256 0.694016 4.66586 27.8709 33.2734 33.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.000128 512 120 384 150976 4.41427 3.40979 41.6934 104.843 154.461 154.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1260 0.000256 1024 330 1280 62720 5.77267 3.41414 117.188 104.934 231.438 231.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 760 0.001024 1024 155 672 14336 0.7144 0.693344 11.7391 26.142 39.3582 39.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 490 0.001024 4096 60 1920 15232 2.73171 131.825 104.827 239.427 239.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 0.001024 4096 280 384 17696 2.73206 30.4291 107.805 141.01 141.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 6.4e-05 1024 280 736 265216 25.3506 13.5107 199.532 419.005 657.571 657.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 6.4e-05 4096 185 3296 150528 136.86 55.6246 2019.57 1675.25 3887.47 3887.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 6.4e-05 2048 420 2016 250880 52.9092 28.283 1076.32 838.932 1996.61 1996.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.000128 1024 190 736 136192 11.1126 6.82986 105.485 209.696 333.259 333.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.001024 1024 90 224 18144 0.694752 3.44496 26.8173 31.0016 31.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.000128 512 120 384 150528 4.41632 3.40989 29.2577 104.921 142.106 142.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1260 0.000256 1024 330 1280 60928 5.7511 3.3792 80.3741 103.883 193.516 193.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 760 0.001024 1024 155 672 14336 0.719552 0.694496 8.3409 26.2945 36.1203 36.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 490 0.001024 4096 60 1920 15008 2.7095 91.2365 104.219 198.21 198.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 0.001024 4096 280 384 17472 2.71219 21.5139 104.369 128.638 128.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 6.4e-05 1024 280 736 263424 25.4922 13.9253 165.538 419.166 624.294 624.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 6.4e-05 4096 185 3296 150528 137.13 55.6831 1652.34 1675.87 3521.19 3521.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 6.4e-05 2048 420 2016 247296 53.6092 28.3021 869.912 838.209 1790.2 1790.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.000128 1024 190 736 137088 11.0979 6.84442 87.5434 209.864 315.479 315.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.001024 1024 90 224 17808 0.6888 2.85901 27.6096 31.1995 31.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.000128 512 120 384 150528 4.43021 3.41606 24.1506 104.992 137.088 137.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1260 0.000256 1024 330 1280 59136 5.68096 3.31162 64.1162 101.631 174.865 174.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 760 0.001024 1024 155 672 13440 0.712576 0.684032 6.60589 25.8461 33.9164 33.9895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 490 0.001024 4096 60 1920 14784 2.69654 73.3676 103.623 179.729 179.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 0.001024 4096 280 384 17472 2.72682 18.7631 104.973 126.504 126.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 6.4e-05 1024 280 736 263040 25.4993 13.515 276.97 417.804 733.96 734.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 6.4e-05 4096 185 3296 151680 136.985 55.6339 2875.75 1670.4 4738.94 4739.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 6.4e-05 2048 420 2016 249600 53.0748 28.3206 1502.15 835.412 2419.12 2419.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.000128 1024 190 736 137280 11.037 6.84627 146.858 209.026 373.897 374.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.001024 1024 90 224 18240 0.691968 4.58752 27.777 33.1003 33.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.000128 512 120 384 151200 4.42714 3.4153 40.603 104.904 153.448 153.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 0.000256 1024 330 1280 62400 5.79469 3.41606 112.702 104.673 226.716 226.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 760 0.001024 1024 155 672 14400 0.71792 0.692224 11.6675 26.0631 39.2091 39.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 490 0.001024 4096 60 1920 15240 2.72982 128.858 104.891 236.524 236.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 0.001024 4096 280 384 17640 2.72166 29.9298 104.701 137.394 137.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 6.4e-05 1024 280 736 261120 25.5472 13.516 199.634 417.953 656.814 656.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 6.4e-05 4096 185 3296 149760 136.886 55.6107 2000.84 1671.02 3864.51 3864.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 6.4e-05 2048 420 2016 249600 52.9474 28.3465 1069.46 835.742 1986.65 1986.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.000128 1024 190 736 136320 11.0726 6.83875 105.175 209.175 332.39 332.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.001024 1024 90 224 18000 0.687808 3.28272 27.5585 31.5718 31.6259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.000128 512 120 384 150720 4.41398 3.41811 29.0526 104.654 141.636 141.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 0.000256 1024 330 1280 61440 5.7119 3.37859 80.418 103.544 193.178 193.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 760 0.001024 1024 155 672 14400 0.718848 0.690176 8.55398 26.2227 36.2582 36.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 490 0.001024 4096 60 1920 15120 2.71936 91.1244 104.89 198.778 198.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 0.001024 4096 280 384 17520 2.71462 21.2309 104.698 128.686 128.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 6.4e-05 1024 280 736 259200 25.7779 13.5823 164.342 417.664 621.53 621.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 6.4e-05 4096 185 3296 149760 137.294 55.6859 1672.9 1669.87 3535.92 3536.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 6.4e-05 2048 420 2016 247680 53.4293 28.362 881.549 835.42 1798.93 1799.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.000128 1024 190 736 135360 11.2011 6.8463 87.6424 209.122 314.942 315.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.001024 1024 90 224 18000 0.696512 3.07181 26.7726 30.5855 30.6401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.000128 512 120 384 149760 4.44528 3.41821 24.4246 104.624 137.011 137.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1260 0.000256 1024 330 1280 60480 5.89597 3.42736 66.5453 104.878 180.875 180.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 760 0.001024 1024 155 672 13680 0.714208 0.680416 6.67619 25.7149 33.8559 33.9302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 490 0.001024 4096 60 1920 14760 2.69926 75.1534 103.49 181.385 181.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 0.001024 4096 280 384 17280 2.71197 18.2862 103.944 124.985 125.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 6.4e-05 1024 280 736 264192 25.375 13.5004 284.858 418.304 742.198 742.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 6.4e-05 4096 185 3296 151552 136.517 55.5591 2854.45 1671.51 4718.2 4718.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 6.4e-05 2048 420 2016 249856 52.8967 28.2829 1507.81 836.688 2425.84 2425.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.000128 1024 190 736 137216 11.0118 6.83123 148.469 209.175 375.617 375.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.001024 1024 90 224 18304 0.694272 4.6121 26.8931 32.2434 32.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.000128 512 120 384 151040 4.40778 3.41069 41.0521 104.651 153.62 153.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 0.000256 1024 330 1280 62464 5.7783 3.40656 114.861 104.75 228.928 229.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 760 0.001024 1024 155 672 14336 0.716032 0.691744 11.6531 26.0693 39.2026 39.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 490 0.001024 4096 60 1920 15232 2.72422 129.279 104.871 236.917 236.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 0.001024 4096 280 384 17664 2.7233 30.6027 104.852 138.222 138.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 6.4e-05 1024 280 736 262144 25.5065 13.5972 191.489 418.283 649.043 649.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 6.4e-05 4096 185 3296 151552 136.509 55.5787 1925.54 1672.46 3790.24 3790.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 6.4e-05 2048 420 2016 249856 52.9423 28.2485 1019.62 836.24 1937.21 1937.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.000128 1024 190 736 137216 11.0218 7.33773 101.222 209.351 329.061 329.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.001024 1024 90 224 18176 0.699616 3.3088 27.95 32.0012 32.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.000128 512 120 384 150528 4.41942 3.4168 27.9601 104.746 140.642 140.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1260 0.000256 1024 330 1280 61440 5.82531 3.40749 76.8519 104.933 191.144 191.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 760 0.001024 1024 155 672 13824 0.712832 0.68608 7.81363 25.9012 35.1872 35.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 490 0.001024 4096 60 1920 15104 2.72454 87.3517 104.884 195.004 195.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 0.001024 4096 280 384 17408 2.7095 19.777 104.17 126.699 126.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 6.4e-05 1024 280 736 258048 25.3072 13.3406 168.565 413.038 620.426 620.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 6.4e-05 4096 185 3296 147456 135.668 55.0012 1724.31 1651.36 3566.51 3566.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 6.4e-05 2048 420 2016 245760 52.4896 27.9194 914.797 825.861 1821.22 1821.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.000128 1024 190 736 135168 10.9171 6.80707 90.548 206.826 315.229 315.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.001024 1024 90 224 18048 0.695456 2.83478 26.6725 30.246 30.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.000128 512 120 384 150528 4.40739 3.40851 25.538 104.507 137.965 138.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 0.000256 1024 330 1280 61440 5.73709 3.70403 69.6721 103.75 182.988 183.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 760 0.001024 1024 155 672 13056 0.702464 0.676448 6.70608 25.3929 33.5496 33.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 490 0.001024 4096 60 1920 14976 2.72419 79.3374 104.905 187.011 187.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 0.001024 4096 280 384 17280 2.70941 18.3155 104.195 125.263 125.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 6.4e-05 1024 280 720 265216 25.3782 13.5105 219.698 419.391 678.142 678.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 580 6.4e-05 4096 185 3280 154112 136.394 55.6114 2250.13 1676.76 4119.07 4119.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 6.4e-05 2048 420 2000 251392 52.9542 28.4324 1175.18 838.689 2095.43 2095.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.000128 1024 190 760 138752 10.9941 6.83408 118.559 209.764 346.281 346.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.001024 1024 90 200 18496 0.696864 3.17664 26.3004 30.218 30.2721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 0.000128 512 120 400 151680 4.41325 3.41098 32.1356 106.531 146.59 146.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1260 0.000256 1024 330 1280 62464 5.79274 3.41811 88.5406 104.983 202.864 202.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 760 0.001024 1024 155 680 14784 0.72 0.701568 9.06483 26.2934 36.8498 36.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 490 0.001024 4096 60 1920 15328 2.72736 100.134 104.89 207.796 207.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1780 0.001024 4096 280 400 17696 2.73549 23.9842 104.913 131.675 131.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1300 6.4e-05 1024 280 720 265216 25.4372 13.5185 163.974 419.482 622.577 622.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 580 6.4e-05 4096 185 3280 153600 136.497 55.636 1449.32 1677.12 3318.74 3318.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 6.4e-05 2048 420 2000 250880 53.0251 28.2858 753.855 838.756 1674.09 1674.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1250 0.000128 1024 190 760 138752 11.0085 6.82803 77.5718 209.827 305.366 305.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1250 0.001024 1024 90 200 18432 0.694208 2.13862 27.0178 29.8929 29.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 0.000128 512 120 400 151552 4.42224 3.41827 20.8103 104.989 133.741 133.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1260 0.000256 1024 330 1280 61952 5.78752 3.40787 57.0851 104.696 171.103 171.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 760 0.001024 1024 155 680 14720 0.722336 0.697216 5.9903 26.3379 33.8172 33.8903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 490 0.001024 4096 60 1920 15296 2.72986 64.172 104.904 171.849 171.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1780 0.001024 4096 280 400 17664 2.73818 15.6077 104.924 123.314 123.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 6.4e-05 1024 280 720 264960 25.5224 13.5434 247.631 419.412 706.278 706.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 6.4e-05 4096 185 3280 154240 136.817 55.7341 2555 1676.83 4424.55 4424.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 6.4e-05 2048 420 2000 251520 53.1118 28.4156 1348.1 838.512 2268.31 2268.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.000128 1024 190 760 138880 11.0479 6.84275 133.818 209.771 361.616 361.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.001024 1024 90 200 18480 0.697408 3.61926 26.2879 30.6444 30.7039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 0.000128 512 120 400 151680 4.42771 3.4209 36.7481 104.954 149.652 149.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1260 0.000256 1024 330 1280 62400 5.82013 3.42819 101.69 105.001 216.07 216.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 760 0.001024 1024 155 680 14720 0.722048 0.69632 10.3581 26.2835 38.1324 38.2067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 490 0.001024 4096 60 1920 15320 2.72854 114.815 104.892 222.482 222.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 0.001024 4096 280 400 17680 2.72909 27.7381 104.87 135.381 135.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 6.4e-05 1024 280 720 264960 25.432 13.5305 159.902 419.11 618.137 618.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 6.4e-05 4096 185 3280 153600 136.557 55.6842 1608.34 1675.66 3476.41 3476.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 6.4e-05 2048 420 2000 250880 52.9779 28.3211 846.894 838.051 1766.4 1766.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.000128 1024 190 760 138880 11.0128 6.83667 86.168 209.656 313.799 313.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.001024 1024 90 200 18400 0.69392 2.3367 26.8263 29.899 29.9562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 0.000128 512 120 400 151680 4.41789 3.42003 23.6877 106.191 137.817 137.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1260 0.000256 1024 330 1280 61440 5.76042 3.38915 63.901 104.103 177.282 177.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 760 0.001024 1024 155 680 14560 0.71824 0.692224 6.69693 26.2015 34.3831 34.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 490 0.001024 4096 60 1920 15280 2.72589 72.4263 104.805 180.001 180.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1780 0.001024 4096 280 400 17600 2.71776 17.7959 104.569 125.126 125.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 6.4e-05 1024 280 720 263040 25.486 13.527 130.5 417.343 587.022 587.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 580 6.4e-05 4096 185 3280 151680 136.937 55.6309 1321.81 1668.57 3183.12 3183.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 6.4e-05 2048 420 2000 249600 53.0978 28.3107 693.295 834.437 1609.31 1609.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.000128 1024 190 760 138240 11.0148 6.83811 70.6817 208.792 297.459 297.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.001024 1024 90 200 18360 0.69392 2.04416 27.7541 30.5346 30.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 0.000128 512 120 400 151200 4.43949 3.41635 19.6317 104.787 132.374 132.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1260 0.000256 1024 330 1280 61440 5.83555 3.41757 52.6953 104.564 166.639 166.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 760 0.001024 1024 155 680 14400 0.718464 0.690144 5.41258 26.0364 32.9288 32.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 490 0.001024 4096 60 1920 15240 2.72384 59.2453 104.777 166.79 166.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1780 0.001024 4096 280 400 17520 2.71971 14.6518 104.331 121.744 121.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 6.4e-05 1024 280 720 264192 25.4478 13.5228 229.073 418.793 687.005 687.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 6.4e-05 4096 185 3280 153600 136.484 55.6687 2335.76 1673.74 4201.82 4201.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 6.4e-05 2048 420 2000 251136 52.9154 28.3423 1232.35 837.1 2150.88 2151.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.000128 1024 190 760 138624 10.9937 6.83581 123.723 210.356 352.039 352.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.001024 1024 90 200 18480 0.69632 3.3792 28.0002 32.1171 32.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.000128 512 120 400 151488 4.41731 3.41984 33.671 104.893 146.502 146.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1260 0.000256 1024 330 1280 62208 5.7951 3.41402 93.1391 104.81 207.289 207.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 0.001024 1024 155 680 14688 0.718752 0.69632 9.5473 26.2201 37.2571 37.3289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 490 0.001024 4096 60 1920 15312 2.72755 105.062 104.873 212.707 212.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 0.001024 4096 280 400 17664 2.72998 25.4793 104.808 133.061 133.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 6.4e-05 1024 280 720 264192 25.3925 13.5134 150.648 418.842 608.561 608.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 6.4e-05 4096 185 3280 153600 136.237 55.6225 1525.36 1674.55 3391.94 3392.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 6.4e-05 2048 420 2000 250368 52.9495 28.2972 801.544 837.56 1720.51 1720.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.000128 1024 190 760 138240 10.9948 6.83142 80.982 209.527 308.469 308.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.001024 1024 90 200 18432 0.69632 2.31891 26.8767 29.9369 29.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 0.000128 512 120 400 151296 4.40842 3.41264 22.196 104.834 134.952 135.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1260 0.000256 1024 330 1280 61440 5.78538 3.40419 60.3267 104.393 174.039 174.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 760 0.001024 1024 155 680 14592 0.719744 0.696544 6.34256 26.2922 34.1239 34.2014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 490 0.001024 4096 60 1920 15264 2.73114 68.8661 104.904 176.546 176.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 0.001024 4096 280 400 17568 2.72589 0 104.581 107.316 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 6.4e-05 1024 280 720 262656 25.4477 15.5058 123.182 417.481 581.781 581.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 6.4e-05 4096 185 3280 152064 136.444 55.5704 1246.26 1669.13 3107.56 3107.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 6.4e-05 2048 420 2000 248832 53.0242 28.2821 660.713 835.336 1577.52 1577.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.000128 1024 190 760 138240 10.971 6.83853 67.1532 208.88 293.97 294.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.001024 1024 90 200 18288 0.692224 1.92922 27.7765 30.4423 30.5002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 0.000128 512 120 400 151488 4.42128 3.41824 18.5715 104.894 131.408 131.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1260 0.000256 1024 330 1280 61056 5.75971 3.38534 49.8558 103.846 162.973 163.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 760 0.001024 1024 155 680 14400 0.720704 0.694848 5.20022 26.2044 32.8929 32.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 490 0.001024 4096 60 1920 15120 2.71165 56.3651 104.292 163.413 163.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 0.001024 4096 280 400 17568 2.72589 13.7383 104.744 121.251 121.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 6.4e-05 1024 280 720 264320 25.5087 13.5414 334.077 418.341 791.643 791.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 6.4e-05 4096 185 3280 153216 136.881 55.7343 3316.57 1672.55 5181.9 5182.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 6.4e-05 2048 420 2000 250880 53.0741 28.332 1762.89 836.543 2681.01 2681.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.000128 1024 190 760 138432 11.0289 6.85056 179.237 209.249 406.496 406.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.001024 1024 90 200 18480 0.696256 4.90291 27.9126 33.5539 33.6118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.000128 512 120 400 151648 4.42912 3.42221 48.1379 104.841 160.929 161.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 0.000256 1024 330 1280 62272 5.80624 3.41862 135.023 104.742 249.117 249.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 760 0.001024 1024 155 680 14672 0.718848 0.6952 13.7714 26.1903 41.4478 41.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 490 0.001024 4096 60 1920 15288 2.72445 148.789 104.705 256.262 256.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 0.001024 4096 280 400 17640 2.72573 36.2353 104.653 143.657 143.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 6.4e-05 1024 280 720 263424 25.484 13.7689 208.563 418.76 666.739 666.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 6.4e-05 4096 185 3280 152320 136.523 55.6894 2075.13 1674.4 3941.9 3942.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 6.4e-05 2048 420 2000 250880 52.9517 28.4016 1105.37 837.699 2024.59 2024.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.000128 1024 190 760 137984 11.006 6.84032 111.506 209.491 338.971 339.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.001024 1024 90 200 18368 0.690176 3.16198 26.6654 30.5588 30.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.000128 512 120 400 151424 4.4145 3.41302 30.7969 104.819 143.54 143.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 0.000256 1024 330 1280 61824 5.81437 3.41174 83.7018 104.902 197.968 198.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 760 0.001024 1024 155 680 14560 0.715552 0.688128 8.59917 26.1359 36.2102 36.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 490 0.001024 4096 60 1920 15232 2.71379 93.2902 104.788 200.835 200.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 0.001024 4096 280 400 17584 2.72106 23.3032 104.822 130.888 130.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 6.4e-05 1024 280 720 263424 25.565 13.6986 169.591 418.86 627.879 628.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 6.4e-05 4096 185 3280 153216 136.945 55.7467 1699.72 1674.6 3567.17 3567.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 6.4e-05 2048 420 2000 249984 53.2692 28.3996 897.198 837.478 1816.5 1816.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.000128 1024 190 760 138432 11.0443 6.84416 92.1029 210.944 321.064 321.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.001024 1024 90 200 18312 0.692832 2.6785 26.2276 29.6415 29.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 0.000128 512 120 400 151200 4.43098 3.41984 25.4386 104.858 138.248 138.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1260 0.000256 1024 330 1280 61824 5.84512 3.42938 68.9002 104.984 183.286 183.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 760 0.001024 1024 155 680 14448 0.717568 0.689344 7.22141 26.0628 34.7615 34.8378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 490 0.001024 4096 60 1920 15120 2.7192 76.1771 104.496 183.435 183.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 0.001024 4096 280 400 17472 2.7177 18.9665 104.435 126.161 126.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 6.4e-05 1024 280 720 265216 25.4097 13.5248 311.824 419.494 770.417 770.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 6.4e-05 4096 185 3280 153600 136.442 55.611 3094.33 1677.15 4963.7 4963.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 6.4e-05 2048 420 2000 250880 52.9645 28.4368 1635.44 838.774 2555.78 2555.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.000128 1024 190 760 138752 11.0036 6.83178 167.073 209.827 394.866 394.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.001024 1024 90 200 18432 0.694272 4.58861 27.9218 33.2468 33.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.000128 512 120 400 151552 4.42336 3.41398 45.1149 108.061 161.113 161.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 0.000256 1024 330 1280 61952 5.78768 3.41024 123.902 104.698 237.927 238.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 760 0.001024 1024 155 680 14720 0.7208 0.69984 12.9457 26.3356 40.7726 40.8465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 490 0.001024 4096 60 1920 15296 2.72915 138.444 104.901 246.117 246.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 0.001024 4096 280 400 17664 2.73402 33.7306 104.924 141.431 141.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 6.4e-05 1024 280 720 264192 25.3678 13.9553 197.592 418.201 655.282 655.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 6.4e-05 4096 185 3280 151552 136.405 55.5457 1946.3 1672 3810.41 3810.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 6.4e-05 2048 420 2000 249856 52.8991 28.2884 1030.2 836.081 1947.64 1947.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.000128 1024 190 760 138240 10.982 6.84646 106.069 209.233 333.258 333.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.001024 1024 90 200 18304 0.69232 2.94157 26.8063 30.4849 30.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.000128 512 120 400 151040 4.40784 3.41373 29.3828 104.684 141.989 142.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 0.000256 1024 330 1280 61440 5.81818 3.41168 77.961 104.785 192.106 192.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 760 0.001024 1024 155 680 14336 0.714752 0.689888 8.048 26.0794 35.6032 35.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 490 0.001024 4096 60 1920 15232 2.72736 87.5429 104.907 195.219 195.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 0.001024 4096 280 400 17536 2.72336 0 104.581 107.313 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 6.4e-05 1024 280 720 261120 25.4367 13.4636 157.813 416.494 613.371 613.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 6.4e-05 4096 185 3280 150528 136.314 55.3726 1572.43 1665.17 3429.45 3429.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 6.4e-05 2048 420 2000 248832 52.8642 28.1865 835.988 832.81 1750.01 1750.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.000128 1024 190 760 136704 11.0045 6.82461 85.012 208.412 311.387 311.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.001024 1024 90 200 18240 0.692224 2.29546 26.6405 29.6705 29.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.000128 512 120 400 151296 4.41744 3.40752 24.0093 104.788 136.722 136.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 0.000256 1024 330 1280 59904 5.77754 3.37101 62.1387 103.386 174.8 174.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 760 0.001024 1024 155 680 14208 0.717824 0.690304 6.76054 26.1352 34.3765 34.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 490 0.001024 4096 60 1920 15168 2.72838 71.2436 104.796 178.813 178.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 0.001024 4096 280 400 17472 2.72419 0 104.475 107.208 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 6.4e-05 1024 280 720 264960 25.4918 13.5651 318.131 419.249 776.606 776.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 6.4e-05 4096 185 3280 154368 136.624 55.7302 3196.87 1676.39 5065.78 5065.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 6.4e-05 2048 420 2000 251136 53.0572 28.3853 1680.63 838.326 2600.57 2600.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.000128 1024 190 760 138816 11.0277 6.84387 170.164 209.711 397.876 397.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.001024 1024 90 200 18432 0.693632 4.56499 26.8764 32.1775 32.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.000128 512 120 400 151488 4.43213 3.41421 46.7943 104.921 159.661 159.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 0.000256 1024 330 1280 62208 5.78637 3.41197 127.738 104.6 241.664 241.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 760 0.001024 1024 155 680 14688 0.722528 0.694944 13.0003 26.3192 40.8073 40.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 490 0.001024 4096 60 1920 15264 2.72634 143.182 104.751 250.704 250.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 0.001024 4096 280 400 17640 2.72419 34.8871 104.817 142.471 142.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 6.4e-05 1024 280 720 262656 25.4706 13.6929 205.029 417.81 663.086 663.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 6.4e-05 4096 185 3280 152064 136.399 55.5803 2043.7 1669.05 3904.89 3905.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 6.4e-05 2048 420 2000 248832 53.0598 28.2804 1080.64 836.016 1998.16 1998.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.000128 1024 190 760 138240 10.9654 6.84851 109.912 208.869 336.717 336.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.001024 1024 90 200 18288 0.690464 3.07808 27.6314 31.4412 31.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.000128 512 120 400 151488 4.41971 3.41626 30.2079 104.892 143.034 143.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 0.000256 1024 330 1280 61056 5.76227 3.38429 81.4144 103.842 194.531 194.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 760 0.001024 1024 155 680 14400 0.719904 0.690528 8.40058 26.2057 36.087 36.1605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 490 0.001024 4096 60 1920 15120 2.70666 92.3972 104.284 199.428 199.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 0.001024 4096 280 400 17568 2.72195 22.2331 104.737 129.735 129.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 6.4e-05 1024 280 720 262656 25.5315 13.5336 180.276 417.888 637.394 637.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 6.4e-05 4096 185 3280 152064 136.827 55.6708 1805.21 1670.74 3668.61 3668.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 6.4e-05 2048 420 2000 248832 53.1986 28.3255 952.389 835.463 1869.54 1869.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.000128 1024 190 760 138240 11.0212 6.84794 96.9647 209.127 324.089 324.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.001024 1024 90 200 18144 0.690176 2.8305 26.5098 30.0719 30.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.000128 512 120 400 150336 4.43427 3.42147 26.6078 104.629 139.194 139.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 0.000256 1024 330 1280 62208 5.80749 3.41709 73.3496 104.797 187.502 187.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 760 0.001024 1024 155 680 14256 0.71488 0.686048 7.39178 25.9339 34.7972 34.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 490 0.001024 4096 60 1920 15120 2.71638 81.8158 104.752 189.328 189.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 0.001024 4096 280 400 17496 2.72144 19.6564 104.819 127.24 127.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 6.4e-05 1024 280 720 258048 25.4324 13.3902 157.811 414.579 611.382 611.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 6.4e-05 4096 185 3280 147456 136.277 55.1743 1566.21 1657.69 3415.52 3415.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 6.4e-05 2048 420 2000 244224 53.1544 28.1222 835.539 829.817 1746.8 1746.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.000128 1024 190 760 135936 10.9366 6.81744 85.3183 207.524 310.723 310.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.001024 1024 90 200 18144 0.692704 2.47194 27.5447 30.7527 30.8122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.000128 512 120 400 150912 4.4063 3.40989 23.974 104.602 136.491 136.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1260 0.000256 1024 330 1280 59904 5.69878 3.33786 63.6828 102.492 175.338 175.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 760 0.001024 1024 155 680 13824 0.7168 0.688128 6.41459 26.0094 33.899 33.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 490 0.001024 4096 60 1920 14976 2.70989 72.0665 104.283 179.105 179.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 0.001024 4096 280 400 17280 2.71315 17.5073 103.965 124.227 124.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 6.4e-05 1024 280 720 264960 25.463 13.5348 297.617 419.509 756.294 756.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 6.4e-05 4096 185 3280 153600 136.573 55.6892 2987.63 1677.24 4857.3 4857.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 6.4e-05 2048 420 2000 250880 53.0066 28.3075 1571.45 838.821 2491.75 2491.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.000128 1024 190 760 138880 11.0094 6.83683 158.977 209.849 386.8 386.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.001024 1024 90 200 18400 0.69408 4.26221 27.9001 32.8995 32.9536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.000128 512 120 400 151680 4.41344 3.42035 43.6783 104.992 156.606 156.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 0.000256 1024 330 1280 61440 5.77469 3.38749 117.922 104.2 231.414 231.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 0.001024 1024 155 680 14560 0.718848 0.69296 12.2028 26.2272 39.9163 39.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 490 0.001024 4096 60 1920 15280 2.7233 133.833 107.164 243.763 243.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 0.001024 4096 280 400 17600 2.71965 32.5568 104.665 139.984 140.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 6.4e-05 1024 280 720 263680 25.4679 13.5152 200.539 419.605 659.293 659.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 6.4e-05 4096 185 3280 153600 136.339 55.608 2044.83 1677.65 3914.6 3914.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 6.4e-05 2048 420 2000 250880 52.9236 28.3812 1071.01 838.914 1991.39 1991.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.000128 1024 190 760 136960 10.9489 6.81984 107.837 208.234 333.971 334.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.001024 1024 90 200 18240 0.6928 3.048 26.5862 30.3724 30.4292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.000128 512 120 400 151040 4.4041 3.40992 30.0778 104.619 142.608 142.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 0.000256 1024 330 1280 60160 5.76042 3.36896 79.6801 103.457 192.396 192.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 760 0.001024 1024 155 680 14400 0.71536 0.693152 8.46346 26.1182 36.0623 36.1403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 490 0.001024 4096 60 1920 15200 2.72829 91.6654 104.903 199.342 199.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 0.001024 4096 280 400 17440 2.71155 22.6283 104.237 129.622 129.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 6.4e-05 1024 280 720 261120 25.5617 13.5104 167.368 417.601 624.207 624.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 6.4e-05 4096 185 3280 149760 136.935 55.6127 1665.37 1669.62 3527.7 3527.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 6.4e-05 2048 420 2000 249600 53.0121 28.3611 894.817 835.022 1811.38 1811.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.000128 1024 190 760 138240 10.9866 6.84032 91.712 209.017 318.684 318.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.001024 1024 90 200 18240 0.694272 2.59072 26.2086 29.5368 29.5935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.000128 512 120 400 150720 4.41142 3.41709 25.2359 104.57 137.736 137.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 0.000256 1024 330 1280 59520 5.81165 3.37354 66.1246 103.458 178.896 179.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 0.001024 1024 155 680 14400 0.720896 0.69632 6.88131 26.2042 34.5765 34.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 490 0.001024 4096 60 1920 15120 2.72733 76.5133 104.804 184.09 184.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 0.001024 4096 280 400 17280 2.70131 18.7533 103.72 125.217 125.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 6.4e-05 1024 280 720 256000 25.46 13.9407 158.574 412.571 610.713 610.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 6.4e-05 4096 185 3280 148480 135.561 54.9742 1671.61 1649.48 3511.79 3511.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 6.4e-05 2048 420 2000 245760 52.47 28.0527 875.433 824.904 1781.02 1781.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.000128 1024 190 760 135680 10.8927 6.80141 87.3869 206.553 311.763 311.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.001024 1024 90 200 17920 0.688 2.7095 26.1362 29.5777 29.6363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.000128 512 120 400 149760 4.40176 3.40378 24.3884 104.194 136.49 136.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1260 0.000256 1024 330 1280 58880 5.83584 3.37302 64.0989 103.566 176.999 177.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 760 0.001024 1024 155 680 14080 0.72704 0.697056 6.84118 26.3126 34.6513 34.7304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 490 0.001024 4096 60 1920 15040 2.72198 76.1111 104.806 183.683 183.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 0.001024 4096 280 400 17280 2.71245 18.4289 104.143 125.329 125.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 6.4e-05 1024 280 720 264192 25.3985 13.5053 277.379 418.703 735.153 735.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 6.4e-05 4096 185 3280 153600 136.214 55.6134 2851.09 1672.69 4715.77 4715.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 6.4e-05 2048 420 2000 250368 52.938 28.2804 1482.26 836.542 2400.18 2400.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.000128 1024 190 760 138240 10.9818 6.82579 148.299 209.297 375.534 375.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.001024 1024 90 200 18432 0.694272 4.18202 27.9008 32.8194 32.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.000128 512 120 400 151296 4.40934 3.41158 41.041 104.712 153.671 153.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 0.000256 1024 330 1280 61440 5.77997 3.40221 110.2 104.274 223.787 223.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 760 0.001024 1024 155 680 14592 0.719328 0.694272 11.5873 26.2655 39.3384 39.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 490 0.001024 4096 60 1920 15264 2.72589 126.784 104.783 234.337 234.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 0.001024 4096 280 400 17568 2.72483 0 104.46 107.196 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 6.4e-05 1024 280 720 261120 25.4366 13.802 195.777 416.865 652.046 652.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 6.4e-05 4096 185 3280 150528 136.264 55.3923 1965.9 1666.65 3824.36 3824.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 6.4e-05 2048 420 2000 248832 52.8113 28.1596 1047.01 833.415 1961.56 1961.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.000128 1024 190 760 136704 11.0058 6.83018 105.862 208.603 332.433 332.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.001024 1024 90 200 18240 0.691936 2.83245 26.1666 29.7321 29.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.000128 512 120 400 151296 4.41549 3.41248 29.4329 104.882 142.243 142.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 0.000256 1024 330 1280 59904 5.77821 3.37318 77.9153 103.481 190.676 190.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 760 0.001024 1024 155 680 14208 0.716992 0.691968 8.36643 26.161 36.0084 36.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 490 0.001024 4096 60 1920 15168 2.72589 89.6942 104.892 197.354 197.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 0.001024 4096 280 400 17472 2.72573 0 104.571 107.305 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 6.4e-05 1024 280 720 258048 25.4268 13.3857 160.709 414.969 614.656 614.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 6.4e-05 4096 185 3280 147456 136.318 55.1588 1592.47 1659.1 3443.21 3443.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 6.4e-05 2048 420 2000 244224 53.1454 28.0619 849.861 829.743 1760.97 1761.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.000128 1024 190 760 135936 10.9454 6.81501 87.1046 207.718 312.713 312.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.001024 1024 90 200 18144 0.694272 2.49162 26.631 29.8575 29.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.000128 512 120 400 150912 4.40902 3.41184 24.3624 104.702 136.986 137.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 0.000256 1024 330 1280 59904 5.70243 3.34234 64.7444 102.59 176.506 176.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 760 0.001024 1024 155 680 13824 0.715456 0.690176 6.4568 26.0346 33.9688 34.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 490 0.001024 4096 60 1920 14976 2.71546 73.3731 104.387 180.52 180.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 0.001024 4096 280 400 17280 2.71178 17.8029 104.065 124.623 124.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 6.4e-05 1024 280 720 258048 25.3045 13.3448 151.638 413.045 603.5 603.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 6.4e-05 4096 185 3280 147456 135.654 55.0093 1490.04 1651.37 3332.24 3332.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 6.4e-05 2048 420 2000 245760 52.4977 27.9547 803.365 825.849 1709.83 1709.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.000128 1024 190 760 135168 10.9076 6.8055 81.6684 206.828 306.339 306.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.001024 1024 90 200 18048 0.693568 2.48598 26.4063 29.6285 29.6817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.000128 512 120 400 150528 4.4041 3.41494 22.7241 104.517 135.161 135.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 0.000256 1024 330 1280 58368 5.87504 3.37411 58.9156 103.752 172.042 172.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 760 0.001024 1024 155 680 13056 0.70064 0.671744 6.08202 25.3919 32.9191 32.9931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 490 0.001024 4096 60 1920 14976 2.72566 69.1692 104.901 176.839 176.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 0.001024 4096 280 400 17280 2.72042 0 104.579 107.309 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 6.4e-05 1024 280 720 264000 25.5614 13.5537 289.28 418.776 747.337 747.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 6.4e-05 4096 185 3280 153600 136.836 55.767 2927.67 1674.61 4795.04 4795.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 6.4e-05 2048 420 2000 251200 53.1115 28.3544 1546.52 837.246 2465.39 2465.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.000128 1024 190 760 138400 11.0633 6.84442 155.709 212.408 386.156 386.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.001024 1024 90 200 18400 0.694016 4.26826 27.868 32.8749 32.9279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.000128 512 120 400 151200 4.45011 3.41875 42.939 104.813 155.726 155.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 0.000256 1024 330 1280 61600 5.81869 3.41574 116.102 104.361 229.823 229.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 0.001024 1024 155 680 14600 0.721856 0.6976 12.1455 26.2906 39.9278 39.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 490 0.001024 4096 60 1920 15200 2.72582 0 104.501 107.235 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 6.4e-05 1024 280 720 262400 25.4636 13.4967 196.546 417.089 652.758 652.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 6.4e-05 4096 185 3280 150400 136.835 55.5516 1941.97 1667.55 3802.07 3802.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 6.4e-05 2048 420 2000 249600 52.9046 28.3021 1041.42 834.529 1957.31 1957.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.000128 1024 190 760 137600 11.0264 6.83859 105.611 208.72 332.327 332.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.001024 1024 90 200 18200 0.692 2.91021 27.6811 31.3269 31.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.000128 512 120 400 151200 4.43699 3.42016 29.4153 104.962 142.331 142.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 0.000256 1024 330 1280 60800 5.76272 3.3751 78.2275 103.506 191 191.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 0.001024 1024 155 680 14400 0.722176 0.690848 8.23306 26.1723 35.8935 35.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 490 0.001024 4096 60 1920 15000 2.71222 87.3625 104.04 194.159 194.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 0.001024 4096 280 400 17400 2.708 21.404 104.236 128.393 128.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 6.4e-05 1024 280 720 264000 25.5938 13.5456 170.902 418.979 629.196 629.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 6.4e-05 4096 185 3280 153600 136.91 55.7796 1765.39 1675.11 3633.35 3633.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 6.4e-05 2048 420 2000 249600 53.4147 28.431 905.684 837.727 1825.43 1825.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.000128 1024 190 760 134400 10.9985 6.82061 90.0634 206.514 314.529 314.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.001024 1024 90 200 18000 0.688192 2.70358 26.3168 29.7521 29.8086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.000128 512 120 400 150000 4.42202 3.41402 25.4509 104.126 137.518 137.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1260 0.000256 1024 330 1280 60000 5.81376 3.38349 67.8681 103.539 180.736 180.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 0.001024 1024 155 680 14400 0.726528 0.6968 7.10413 26.2868 34.8866 34.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 490 0.001024 4096 60 1920 15000 2.72336 0 104.482 107.215 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 6.4e-05 1024 280 720 256000 25.4797 13.3504 153.317 413.016 605.333 605.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 6.4e-05 4096 185 3280 147200 135.761 55.0576 1520.06 1651.24 3362.28 3362.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 6.4e-05 2048 420 2000 243200 52.9108 27.9379 811.828 825.807 1718.65 1718.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.000128 1024 190 760 134400 10.9571 6.81158 83.3146 206.808 308.025 308.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.001024 1024 90 200 18000 0.68816 2.6665 26.3552 29.7531 29.8085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.000128 512 120 400 150400 4.41549 3.41354 23.5424 104.547 136.018 136.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1260 0.000256 1024 330 1280 60800 5.77043 3.38256 62.8244 103.76 175.865 175.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 0.001024 1024 155 680 13600 0.705824 0.670944 6.56803 25.3665 33.3814 33.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 490 0.001024 4096 60 1920 14800 2.70131 70.7358 104.032 177.512 177.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 0.001024 4096 280 400 17200 2.71565 18.51 104.229 125.496 125.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 6.4e-05 1024 280 720 262144 25.6055 14.3747 235.838 419.444 695.422 695.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 580 6.4e-05 4096 185 3312 155648 135.737 55.5961 2468.55 1676.99 4337.03 4337.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 6.4e-05 2048 420 2016 250880 52.9493 28.2783 1262.65 838.679 2182.73 2182.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.000128 1024 190 768 138240 10.9978 7.08282 127.173 209.787 355.166 355.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.001024 1024 90 240 18304 0.699264 4.08362 27.0559 31.8816 31.9372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 0.000128 512 120 384 151680 4.40922 3.41149 33.2628 104.96 146.145 146.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1260 0.000256 1024 330 1296 62976 5.76707 3.41754 98.3739 104.997 212.684 212.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 760 0.001024 1024 155 672 14656 0.7192 0.698656 9.8471 26.2965 37.6338 37.7063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 490 0.001024 4096 60 1920 15328 2.72794 108.273 104.905 215.946 216.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1780 0.001024 4096 280 384 17760 2.7295 25.2005 104.883 132.855 132.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1300 6.4e-05 1024 280 720 262144 25.6344 13.7607 151.724 419.05 610.338 610.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 580 6.4e-05 4096 185 3312 155648 135.864 55.6329 1591.04 1675.64 3458.33 3458.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 6.4e-05 2048 420 2016 250880 52.9686 28.2969 810.853 837.896 1730.18 1730.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.000128 1024 190 768 138240 11.0281 6.99802 83.148 209.604 310.904 311.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.001024 1024 90 240 18240 0.694304 2.65037 27.8979 31.2862 31.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 0.000128 512 120 384 151552 4.41712 3.41485 21.735 104.873 134.541 134.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1260 0.000256 1024 330 1296 62464 5.77482 3.4063 63.1101 104.588 177.005 177.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 760 0.001024 1024 155 672 14592 0.722368 0.69632 6.37747 26.3108 34.1772 34.2503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 490 0.001024 4096 60 1920 15296 2.72986 69.5275 104.793 177.093 177.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1780 0.001024 4096 280 384 17728 2.72794 16.3782 104.772 123.922 123.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 6.4e-05 1024 280 720 261120 25.6259 13.5074 161.932 418.845 620.073 620.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 580 6.4e-05 4096 185 3312 155136 135.822 55.5921 1779.36 1674.57 3645.51 3645.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 6.4e-05 2048 420 2016 250368 52.9216 28.2749 670.632 837.524 1589.51 1589.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1250 0.000128 1024 190 768 137472 11.0213 6.82944 70.0843 209.531 297.597 297.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1250 0.001024 1024 90 240 18240 0.697696 2.19802 26.8792 29.818 29.8744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 0.000128 512 120 384 151296 4.41126 3.40995 17.9537 104.831 130.706 130.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1260 0.000256 1024 330 1296 62208 5.74845 3.40387 51.9903 104.394 165.664 165.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 760 0.001024 1024 155 672 14592 0.7192 0.698368 5.45424 26.2994 33.2459 33.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 490 0.001024 4096 60 1920 15264 2.72672 57.666 104.906 165.342 165.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1780 0.001024 4096 280 384 17664 2.72336 13.5685 104.71 121.043 121.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 6.4e-05 1024 280 720 261760 25.7213 13.7835 226.968 419.401 686.045 686.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 6.4e-05 4096 185 3312 155520 136.445 55.7441 2372.67 1676.83 4241.86 4241.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 6.4e-05 2048 420 2016 250880 53.1799 28.3651 1225.43 838.5 2145.64 2145.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.000128 1024 190 768 138240 11.0633 6.84442 124.287 209.771 352.094 352.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.001024 1024 90 240 18320 0.69952 3.95853 26.6342 31.3315 31.3856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 0.000128 512 120 384 151680 4.43462 3.41786 32.1742 104.954 145.08 145.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1260 0.000256 1024 330 1296 63040 5.79472 3.42835 94.835 104.993 209.179 209.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 760 0.001024 1024 155 672 14640 0.720832 0.695488 9.48925 26.282 37.2598 37.3352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 490 0.001024 4096 60 1920 15320 2.73274 104.773 104.899 212.449 212.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 0.001024 4096 280 384 17760 2.73818 24.5162 104.914 132.213 132.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 6.4e-05 1024 280 720 261120 25.6953 13.5331 148.602 419.409 607.401 607.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 6.4e-05 4096 185 3312 154880 136.266 55.7056 1543.59 1676.81 3412.53 3412.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 6.4e-05 2048 420 2016 250880 52.9936 28.3724 800.171 838.607 1720.3 1720.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.000128 1024 190 768 138240 11.0141 6.84106 81.5087 209.793 309.287 309.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.001024 1024 90 240 18240 0.69456 2.6256 26.8912 30.2566 30.3104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 0.000128 512 120 384 151680 4.42707 3.41811 21.3397 104.969 134.252 134.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1260 0.000256 1024 330 1296 62080 5.73987 3.39133 61.6122 104.446 175.317 175.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 760 0.001024 1024 155 672 14560 0.717696 0.692608 6.32013 26.221 34.0255 34.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 490 0.001024 4096 60 1920 15280 2.72733 68.7644 104.88 176.414 176.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 0.001024 4096 280 384 17680 2.71974 15.9865 104.684 123.431 123.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 6.4e-05 1024 280 720 259200 25.7519 13.5205 120.78 417.848 578.064 578.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 580 6.4e-05 4096 185 3312 153600 136.614 55.6482 1270.69 1670.72 3133.84 3133.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 6.4e-05 2048 420 2016 249600 53.1049 28.3214 655.293 835.396 1572.28 1572.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.000128 1024 190 768 137280 11.0392 6.84032 66.9744 209.045 294.027 294.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.001024 1024 90 240 18240 0.694528 2.29222 27.8863 30.9177 30.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 0.000128 512 120 384 151200 4.44064 3.41747 17.8377 104.914 130.711 130.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1260 0.000256 1024 330 1296 62400 5.7952 3.41606 51.0274 104.688 165.055 165.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 760 0.001024 1024 155 672 14400 0.718688 0.689728 5.14282 26.0761 32.6986 32.7721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 490 0.001024 4096 60 1920 15240 2.72998 56.1233 104.903 163.799 163.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1780 0.001024 4096 280 384 17640 2.72422 13.5604 104.714 121.041 121.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 6.4e-05 1024 280 720 261120 25.6577 13.7277 319.994 418.735 778.283 778.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 6.4e-05 4096 185 3312 155136 135.967 55.6872 3271.85 1674.1 5137.77 5137.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 6.4e-05 2048 420 2016 250368 52.991 28.6065 1705.06 837.251 2624.08 2624.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.000128 1024 190 768 137856 11.019 6.83578 174.654 209.436 402.075 402.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.001024 1024 90 240 18288 0.69632 5.67706 27.9252 34.3415 34.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.000128 512 120 384 151488 4.4161 3.41514 44.7078 104.917 157.559 157.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 0.000256 1024 330 1296 62976 5.76365 3.41805 133.71 104.834 247.86 247.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 0.001024 1024 155 672 14592 0.71824 0.692128 13.3461 26.2233 41.0516 41.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 490 0.001024 4096 60 1920 15312 2.7289 144.707 104.89 252.371 252.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 0.001024 4096 280 384 17760 2.73597 33.7574 104.956 141.492 141.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 6.4e-05 1024 280 720 261120 25.6195 13.5121 199.767 418.861 657.926 658.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 6.4e-05 4096 185 3312 155136 135.681 55.603 2064.02 1674.63 3930.09 3930.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 6.4e-05 2048 420 2016 250368 52.9035 28.2659 1069 837.407 1987.74 1987.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.000128 1024 190 768 137472 11.0206 6.83334 108.66 209.531 336.169 336.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.001024 1024 90 240 18240 0.693792 3.42861 26.7407 30.9057 30.9599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 0.000128 512 120 384 151296 4.40525 3.41181 28.8029 104.836 141.559 141.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1260 0.000256 1024 330 1296 62208 5.74586 3.40029 82.6135 104.403 196.292 196.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 760 0.001024 1024 155 672 14592 0.719712 0.694272 8.57549 26.2947 36.3557 36.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 490 0.001024 4096 60 1920 15264 2.72256 91.2138 104.906 198.884 198.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 0.001024 4096 280 384 17664 2.71728 21.3008 104.716 128.776 128.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 6.4e-05 1024 280 720 260352 25.6056 13.5095 161.065 417.831 618.179 618.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 6.4e-05 4096 185 3312 154368 135.758 55.5771 1658.34 1670.51 3520.35 3520.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 6.4e-05 2048 420 2016 248832 53.0196 28.4037 860.811 835.459 1777.85 1777.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.000128 1024 190 768 137088 11.0086 6.83242 88.4801 209.064 315.515 315.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.001024 1024 90 240 18144 0.695232 2.99622 26.8106 30.5442 30.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 0.000128 512 120 384 151488 4.42957 3.41629 23.7078 104.983 136.635 136.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1260 0.000256 1024 330 1296 62208 5.71565 3.38739 67.7111 103.935 180.877 180.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 760 0.001024 1024 155 672 14400 0.717376 0.693312 6.88973 26.2268 34.5989 34.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 490 0.001024 4096 60 1920 15120 2.7192 73.6132 104.375 180.75 180.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1780 0.001024 4096 280 384 17568 2.71757 17.6924 104.442 124.897 124.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 6.4e-05 1024 280 720 258048 25.6635 13.6142 135.677 416.582 591.703 591.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 6.4e-05 4096 185 3312 153600 135.54 55.3861 1396.47 1665.49 3253.05 3253.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 6.4e-05 2048 420 2016 248832 52.8428 28.1825 728.109 832.84 1642.14 1642.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.000128 1024 190 768 136704 11.005 6.83418 74.524 208.456 300.949 301.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.001024 1024 90 240 18048 0.691872 2.34851 27.5936 30.6744 30.7285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 0.000128 512 120 384 151296 4.41763 3.40784 19.9993 104.812 132.737 132.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1260 0.000256 1024 330 1296 61440 5.70518 3.37101 56.5408 103.412 169.157 169.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 760 0.001024 1024 155 672 14208 0.716896 0.688576 6.01542 26.1408 33.636 33.7074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 490 0.001024 4096 60 1920 15168 2.72166 62.2276 104.82 169.815 169.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1780 0.001024 4096 280 384 17472 2.70803 14.5489 104.112 121.412 121.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 6.4e-05 1024 280 720 261632 25.6905 13.5386 298.088 418.681 756.163 756.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 6.4e-05 4096 185 3312 155008 136.328 55.718 3027.99 1673.88 4894.09 4894.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 6.4e-05 2048 420 2016 249984 53.2236 28.3298 1576.94 837.359 2496.02 2496.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.000128 1024 190 768 137984 11.0453 6.84893 162.053 209.418 389.492 389.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.001024 1024 90 240 18256 0.694272 5.08835 27.8957 33.7199 33.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.000128 512 120 384 151648 4.42579 3.41594 41.642 104.929 154.512 154.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 0.000256 1024 330 1296 62720 5.792 3.4169 123.512 104.829 237.678 237.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 0.001024 1024 155 672 14560 0.718848 0.69488 12.2824 26.2111 39.9791 40.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 490 0.001024 4096 60 1920 15288 2.72774 133.43 104.791 240.992 241.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 0.001024 4096 280 384 17752 2.72771 31.4926 104.943 139.205 139.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 6.4e-05 1024 280 720 261632 25.6274 13.5268 187.248 418.76 645.331 645.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 6.4e-05 4096 185 3312 154112 136.287 55.6954 1902.7 1674.22 3769.07 3769.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 6.4e-05 2048 420 2016 249088 53.2188 28.3986 987.421 837.207 1906.41 1906.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.000128 1024 190 768 137984 11.0152 6.83622 102.534 209.5 330.017 330.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.001024 1024 90 240 18144 0.691904 3.23133 26.7613 30.728 30.7843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.000128 512 120 384 151424 4.41802 3.41571 27.485 104.815 140.237 140.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1260 0.000256 1024 330 1296 62720 5.78365 3.41414 78.5265 104.911 192.762 192.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 760 0.001024 1024 155 672 14336 0.717344 0.691104 7.79763 26.1348 35.4138 35.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 490 0.001024 4096 60 1920 15232 2.72784 84.992 104.789 192.554 192.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 0.001024 4096 280 384 17696 2.73203 20.0099 104.944 127.728 127.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 6.4e-05 1024 280 720 260736 25.7447 14.005 153.195 418.509 611.623 611.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 6.4e-05 4096 185 3312 153216 136.971 55.7622 1558.65 1673.23 3424.78 3424.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 6.4e-05 2048 420 2016 249984 53.263 28.414 817.582 836.874 1736.29 1736.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.000128 1024 190 768 137088 11.1019 6.84109 83.3661 209.404 310.848 310.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.001024 1024 90 240 18144 0.693504 2.63718 27.8714 31.2432 31.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.000128 512 120 384 151200 4.4345 3.41478 22.344 104.771 135.067 135.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1260 0.000256 1024 330 1296 61824 5.83952 3.42778 63.7816 104.905 178.082 178.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 760 0.001024 1024 155 672 14112 0.717824 0.688288 6.58995 26.04 34.1068 34.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 490 0.001024 4096 60 1920 15120 2.71453 69.2797 104.409 176.448 176.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 0.001024 4096 280 384 17640 2.72794 16.8354 104.86 124.465 124.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 6.4e-05 1024 280 720 261632 25.5846 13.507 138.459 418.916 596.63 596.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 6.4e-05 4096 185 3312 154112 135.985 55.6216 1418.83 1674.83 3285.43 3285.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 6.4e-05 2048 420 2016 247296 53.5001 28.2828 729.936 837.512 1649.39 1649.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.000128 1024 190 768 137984 11.0036 6.83984 76.0017 209.644 303.616 303.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.001024 1024 90 240 17920 0.692224 2.37568 27.5624 30.6724 30.7287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 0.000128 512 120 384 151424 4.40877 3.40787 20.0898 104.887 132.894 132.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1260 0.000256 1024 330 1296 60928 5.76125 3.37715 55.7524 103.852 168.869 168.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 760 0.001024 1024 155 672 14336 0.720864 0.69424 5.89648 26.2877 33.6701 33.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 490 0.001024 4096 60 1920 15008 2.70957 62.1097 104.19 169.052 169.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1780 0.001024 4096 280 384 17472 2.71126 15.563 104.337 122.655 122.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 6.4e-05 1024 280 720 262144 25.6388 13.5423 287.062 419.436 745.843 745.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 6.4e-05 4096 185 3312 155648 135.907 55.6175 2953.88 1677.05 4822.63 4822.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 6.4e-05 2048 420 2016 250880 52.9656 28.335 1531.75 838.622 2451.84 2451.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.000128 1024 190 768 138240 11.0021 6.83082 156.546 209.809 384.325 384.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.001024 1024 90 240 18240 0.69056 4.91904 26.8708 32.5252 32.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.000128 512 120 384 151552 4.42262 3.41606 41.4188 104.971 154.332 154.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1260 0.000256 1024 330 1296 62464 5.77155 3.40787 118.063 104.692 232.065 232.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 0.001024 1024 155 672 14592 0.723168 0.694976 11.9091 26.3337 39.7327 39.8111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 490 0.001024 4096 60 1920 15296 2.72934 128.501 104.891 236.17 236.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 0.001024 4096 280 384 17728 2.72179 30.4414 104.872 138.08 138.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 6.4e-05 1024 280 720 260096 25.6378 13.5111 184.59 418.152 642.059 642.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 6.4e-05 4096 185 3312 153600 136.206 55.555 1878.23 1671.82 3741.98 3742.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 6.4e-05 2048 420 2016 249856 52.9227 28.2657 981.337 836.128 1898.82 1898.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.000128 1024 190 768 137216 11.0123 6.82813 100.528 209.202 327.699 327.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.001024 1024 90 240 18176 0.69088 3.35245 26.8311 30.9173 30.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.000128 512 120 384 151040 4.41139 3.40787 26.64 104.669 139.228 139.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1260 0.000256 1024 330 1296 62464 5.77958 3.40787 76.1158 104.77 190.198 190.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 0.001024 1024 155 672 14336 0.7168 0.691424 7.84221 26.0729 35.396 35.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 490 0.001024 4096 60 1920 15232 2.72365 83.348 104.893 191.008 191.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 0.001024 4096 280 384 17664 2.72589 20.3836 104.869 128.021 128.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 6.4e-05 1024 280 720 258048 25.647 13.4635 153.117 416.865 609.255 609.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 6.4e-05 4096 185 3312 153600 135.559 55.3758 1574.67 1666.66 3432.43 3432.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 6.4e-05 2048 420 2016 248832 52.8068 28.239 815.416 833.503 1730.12 1730.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.000128 1024 190 768 136704 10.9988 6.83418 84.1236 208.598 310.683 310.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.001024 1024 90 240 18048 0.690464 2.69725 26.5308 29.9608 30.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.000128 512 120 384 151296 4.41536 3.40787 22.3386 104.883 135.145 135.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1260 0.000256 1024 330 1296 61440 5.70797 3.36976 62.7022 103.482 175.389 175.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 0.001024 1024 155 672 14208 0.715232 0.690176 6.78877 26.1588 34.4259 34.4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 490 0.001024 4096 60 1920 15168 2.71571 68.7924 104.894 176.445 176.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 0.001024 4096 280 384 17472 2.70259 16.5827 104.184 123.513 123.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 6.4e-05 1024 280 720 258048 25.8755 13.5068 135.225 418.33 593.097 593.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 6.4e-05 4096 185 3312 151552 136.478 55.5749 1374.47 1672.5 3239.18 3239.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 6.4e-05 2048 420 2016 249856 52.9283 28.2823 722.9 836.413 1640.68 1640.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.000128 1024 190 768 137216 11.0222 6.82934 74.1047 209.382 301.464 301.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.001024 1024 90 240 17920 0.692224 2.65779 27.6064 30.9968 31.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.000128 512 120 384 150528 4.41805 3.4103 19.7104 104.757 132.395 132.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1260 0.000256 1024 330 1296 61440 5.83437 3.40992 55.0071 104.956 169.334 169.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 760 0.001024 1024 155 672 13824 0.712736 0.688384 5.72237 26.735 33.933 34.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 490 0.001024 4096 60 1920 15104 2.72752 60.4739 104.892 168.134 168.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 0.001024 4096 280 384 17408 2.70202 14.269 104.184 121.198 121.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 6.4e-05 1024 280 720 261504 25.7309 13.5376 276.5 418.921 747.492 747.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 6.4e-05 4096 185 3312 155520 136.23 55.7319 2926.82 1674.94 4801.78 4801.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 6.4e-05 2048 420 2016 249984 53.2174 28.3458 1501.34 837.595 2420.66 2420.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.000128 1024 190 768 138240 11.0244 6.84442 152.129 209.561 379.689 379.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.001024 1024 90 240 18288 0.694528 4.93824 27.9789 33.6533 33.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.000128 512 120 384 151488 4.42986 3.41731 40.3198 104.844 153.11 153.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1260 0.000256 1024 330 1296 62784 5.76573 3.41194 116.409 107.371 233.084 233.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 0.001024 1024 155 672 14544 0.722944 0.693728 11.6553 26.2991 39.4434 39.5139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 490 0.001024 4096 60 1920 15264 2.72794 128.635 104.673 236.083 236.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 0.001024 4096 280 384 17712 2.72483 29.7042 104.739 137.213 137.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 6.4e-05 1024 280 720 260352 25.6288 15.1335 193.518 417.773 652.219 652.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 6.4e-05 4096 185 3312 154368 135.751 55.5797 2003.56 1670.3 3865.35 3865.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 6.4e-05 2048 420 2016 248832 60.4964 28.2849 1030.12 836.007 1955.07 1955.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.000128 1024 190 768 137088 11.0008 6.84819 105.494 209.025 332.497 332.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.001024 1024 90 240 18144 0.695072 3.53034 26.8103 31.0761 31.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.000128 512 120 384 151488 4.42573 3.41523 28.0448 104.963 140.95 141.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1260 0.000256 1024 330 1296 62208 5.71971 3.38566 80.5964 103.921 193.752 193.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 0.001024 1024 155 672 14400 0.718848 0.692512 8.18208 26.2219 35.8884 35.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 490 0.001024 4096 60 1920 15120 2.70912 87.7423 104.362 194.855 194.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 0.001024 4096 280 384 17568 2.71155 21.2805 104.428 128.46 128.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 6.4e-05 1024 280 720 259200 25.7372 13.5297 163.179 417.96 620.576 620.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 6.4e-05 4096 185 3312 152064 136.83 55.6969 1670.38 1671.4 3534.47 3534.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 6.4e-05 2048 420 2016 248832 53.2111 28.4256 875.614 835.704 1793.12 1793.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.000128 1024 190 768 136512 11.0864 6.84896 89.359 209.183 316.612 316.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.001024 1024 90 240 18144 0.69632 3.19763 27.9645 31.9038 31.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.000128 512 120 384 150336 4.43286 3.41661 23.7432 104.651 136.347 136.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1260 0.000256 1024 330 1296 62208 5.80512 3.41658 69.0182 106.298 184.672 184.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 760 0.001024 1024 155 672 13824 0.715968 0.687552 6.86038 25.938 34.2742 34.3489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 490 0.001024 4096 60 1920 15120 2.72144 75.9409 104.773 183.478 183.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 0.001024 4096 280 384 17496 2.71664 18.0628 104.452 125.276 125.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 6.4e-05 1024 280 720 258048 25.4355 13.3884 162.003 414.892 615.887 616.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 6.4e-05 4096 185 3312 152064 135.079 55.1667 1676.68 1658.75 3525.84 3525.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 6.4e-05 2048 420 2016 244224 53.1412 28.0198 861.586 829.468 1772.38 1772.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.000128 1024 190 768 135936 10.9433 6.85043 88.7977 207.688 314.41 314.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.001024 1024 90 240 17856 0.690016 3.01056 26.366 30.1083 30.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.000128 512 120 384 150912 4.40845 3.41123 23.5274 104.683 136.131 136.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1260 0.000256 1024 330 1296 59904 5.70362 3.34154 66.5169 102.569 178.261 178.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 0.001024 1024 155 672 13824 0.716832 0.687488 6.58557 26.0288 34.0906 34.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 490 0.001024 4096 60 1920 14976 2.70976 74.9789 104.368 182.101 182.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 0.001024 4096 280 384 17280 2.69459 18.5487 103.664 124.95 125.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 6.4e-05 1024 280 720 261120 25.7129 13.5318 274.124 419.507 733.04 733.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 6.4e-05 4096 185 3312 154880 136.288 55.7158 2896.85 1677.25 4766.27 4766.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 6.4e-05 2048 420 2016 250880 53.0001 28.3727 1488.37 838.722 2408.63 2408.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.000128 1024 190 768 138240 11.0241 6.84163 149.522 209.861 377.38 377.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.001024 1024 90 240 18240 0.69232 4.81965 26.9 32.4555 32.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.000128 512 120 384 151680 4.4185 3.41811 39.5176 104.995 152.45 152.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 0.000256 1024 330 1296 62080 5.74227 3.38893 112.886 104.204 226.351 226.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 760 0.001024 1024 155 672 14560 0.718848 0.693408 11.5772 26.2266 39.2877 39.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 490 0.001024 4096 60 1920 15280 2.72861 126.972 104.907 234.653 234.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 0.001024 4096 280 384 17680 2.71933 29.5115 104.71 136.983 137.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 6.4e-05 1024 280 720 261120 25.6755 13.5146 196.646 419.619 655.618 655.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 6.4e-05 4096 185 3312 153600 136.335 55.6112 2030.72 1677.66 3900.5 3900.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 6.4e-05 2048 420 2016 250880 52.9351 28.2892 1059.64 838.909 1979.95 1980.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.000128 1024 190 768 136960 10.9505 6.81955 107.891 208.236 334.027 334.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.001024 1024 90 240 18080 0.691904 3.65206 27.6877 32.0756 32.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.000128 512 120 384 151040 4.39347 3.41085 28.3984 104.615 140.919 141.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1260 0.000256 1024 330 1296 61440 5.70502 3.37306 81.1945 103.448 193.847 193.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 760 0.001024 1024 155 672 14400 0.717408 0.692192 8.44531 26.1222 36.0494 36.1214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 490 0.001024 4096 60 1920 15200 2.72589 90.7206 106.417 199.907 199.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 0.001024 4096 280 384 17600 2.7177 21.0801 104.71 128.55 128.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 6.4e-05 1024 280 720 257280 25.9053 13.5142 161.246 417.676 618.509 618.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 6.4e-05 4096 185 3312 153600 136.28 55.6066 1678.81 1669.88 3540.74 3540.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 6.4e-05 2048 420 2016 249600 52.9538 28.4246 873.288 835.133 1789.96 1790.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.000128 1024 190 768 136320 11.0814 6.84131 88.9483 209.042 316.043 316.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.001024 1024 90 240 18000 0.69264 3.0208 26.728 30.4823 30.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.000128 512 120 384 150720 4.41901 3.41216 23.5491 104.588 136.07 136.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 0.000256 1024 330 1296 61440 5.71494 3.37674 67.3148 103.475 180.008 180.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 0.001024 1024 155 672 14400 0.7208 0.692352 7.0193 26.2084 34.7156 34.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 490 0.001024 4096 60 1920 15120 2.72384 75.6233 104.819 183.209 183.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 0.001024 4096 280 384 17520 2.71946 17.95 104.63 125.341 125.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 6.4e-05 1024 280 720 256000 25.4574 13.3395 150.367 412.874 602.212 602.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 6.4e-05 4096 185 3312 148480 135.601 54.999 1510.77 1650.68 3352.22 3352.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 6.4e-05 2048 420 2016 245760 52.4893 27.8835 801.993 825.481 1708.01 1708.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.000128 1024 190 768 135680 10.8891 6.79981 81.9555 206.691 306.465 306.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.001024 1024 90 240 17920 0.692128 3.11469 26.4138 30.2614 30.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.000128 512 120 384 149760 4.39933 3.4041 22.039 104.275 134.216 134.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1260 0.000256 1024 330 1296 61440 5.72531 3.37306 63.1337 103.64 176.003 176.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 760 0.001024 1024 155 672 14080 0.724416 0.694528 6.8584 26.331 34.678 34.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 490 0.001024 4096 60 1920 15040 2.72525 69.2862 104.882 176.936 176.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 0.001024 4096 280 384 17280 2.69981 17.3117 103.83 123.885 123.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 6.4e-05 1024 280 750 260096 25.772 13.5107 251.697 419.116 710.261 710.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 580 6.4e-05 4096 185 3300 151552 136.778 55.6005 2526.23 1675.65 4394.43 4394.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 6.4e-05 2048 420 2000 249856 53.0863 28.3233 1327.72 838.037 2247.34 2247.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.000128 1024 190 750 137728 11.0213 6.82861 132.697 209.618 360.298 360.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.001024 1024 90 200 18496 0.697472 3.58618 28.0821 32.406 32.4649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 0.000128 512 120 400 151424 4.41398 3.40838 36.3502 104.879 149.152 149.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1260 0.000256 1024 330 1300 62976 5.77517 3.41578 101.868 104.922 216.108 216.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 760 0.001024 1024 155 650 14720 0.718816 0.697664 10.0089 26.2741 37.7708 37.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 490 0.001024 4096 60 1950 15264 2.72755 114.985 104.833 222.589 222.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1780 0.001024 4096 280 400 17696 2.73683 27.5354 104.841 135.157 135.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 6.4e-05 1024 280 750 260096 25.7852 13.519 162.542 419.157 621.171 621.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 580 6.4e-05 4096 185 3300 151552 136.947 55.6224 1613.26 1675.94 3481.93 3482.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 6.4e-05 2048 420 2000 249856 53.1579 28.2892 839.425 838.188 1759.23 1759.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.000128 1024 190 750 137728 11.0383 6.8353 84.8523 209.667 312.518 312.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.001024 1024 90 200 18432 0.693984 2.33072 27.9002 30.969 31.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 0.000128 512 120 400 151296 4.42912 3.41718 23.5255 104.898 136.369 136.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1260 0.000256 1024 330 1300 62464 5.77229 3.40602 65.0333 104.614 178.955 179.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 760 0.001024 1024 155 650 14720 0.720896 0.698368 6.48861 26.3166 34.2989 34.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 490 0.001024 4096 60 1950 15232 2.72672 73.0898 104.825 180.686 180.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1780 0.001024 4096 280 400 17664 2.73613 17.7018 105.065 125.548 125.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1300 6.4e-05 1024 280 750 259584 25.7429 13.5045 171.073 418.844 629.338 629.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 580 6.4e-05 4096 185 3300 150528 136.869 55.5821 1767.17 1674.59 3634.37 3634.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 6.4e-05 2048 420 2000 248832 53.1993 28.2685 686.879 839.199 1607.71 1607.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1250 0.000128 1024 190 750 137472 11.0386 6.82602 71.7188 209.535 299.245 299.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1250 0.001024 1024 90 200 18432 0.698944 2.03546 26.8714 29.651 29.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 0.000128 512 120 400 150912 4.42051 3.41155 19.442 104.831 132.206 132.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1260 0.000256 1024 330 1300 62208 5.75123 3.39968 53.4432 104.394 167.117 167.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 760 0.001024 1024 155 650 14592 0.720896 0.697888 5.54768 26.2951 33.3342 33.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 490 0.001024 4096 60 1950 15168 2.71763 59.7287 104.735 167.224 167.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1780 0.001024 4096 280 400 17568 2.72829 14.6027 104.581 121.956 122.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 6.4e-05 1024 280 750 259840 25.9118 13.5416 236.181 419.459 695.259 695.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 6.4e-05 4096 185 3300 151680 137.369 55.7317 2335.49 1677.04 4205.8 4205.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 6.4e-05 2048 420 2000 249600 53.3786 28.5471 1231.02 840.12 2153.23 2153.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.000128 1024 190 750 137600 11.0763 6.84442 123.443 209.795 351.289 351.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.001024 1024 90 200 18480 0.698208 3.4263 28.0678 32.2361 32.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 0.000128 512 120 400 151360 4.44138 3.42016 33.839 104.972 146.774 146.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1260 0.000256 1024 330 1300 62720 5.80698 3.42426 94.9547 105.013 209.328 209.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 760 0.001024 1024 155 650 14720 0.723136 0.695232 9.38122 26.286 37.158 37.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 490 0.001024 4096 60 1950 15240 2.72698 106.449 104.83 214.05 214.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1780 0.001024 4096 280 400 17680 2.7295 25.24 104.882 132.894 132.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 6.4e-05 1024 280 750 259840 25.8569 13.5373 151.97 419.117 610.648 610.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 6.4e-05 4096 185 3300 151040 137.057 55.692 1494.52 1675.67 3363.1 3363.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 6.4e-05 2048 420 2000 249600 53.2365 28.353 788.93 838.143 1708.83 1708.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.000128 1024 190 750 137600 11.0654 6.84304 79.5085 209.655 307.202 307.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.001024 1024 90 200 18400 0.692672 2.23472 27.8777 30.8496 30.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 0.000128 512 120 400 151360 4.42211 3.41808 21.9353 104.894 134.769 134.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1260 0.000256 1024 330 1300 62080 5.74704 3.38986 60.6044 104.108 173.977 174.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 760 0.001024 1024 155 650 14560 0.718304 0.694048 6.05568 26.2033 33.7397 33.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 490 0.001024 4096 60 1950 15200 2.73155 68.3072 104.728 175.81 175.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1780 0.001024 4096 280 400 17600 2.72179 16.3912 104.574 123.728 123.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 6.4e-05 1024 280 750 257280 25.9585 13.5252 126.026 417.843 583.517 583.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 580 6.4e-05 4096 185 3300 149760 137.156 55.6337 1256.16 1670.56 3119.67 3119.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 6.4e-05 2048 420 2000 247680 53.3924 28.2993 657.379 835.517 1574.75 1574.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.000128 1024 190 750 136320 11.0829 6.84301 66.5248 209.04 293.623 293.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.001024 1024 90 200 18360 0.693376 1.83354 26.7325 29.3001 29.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 0.000128 512 120 400 151200 4.43584 3.41402 18.6139 104.912 131.476 131.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1260 0.000256 1024 330 1300 62400 5.79568 3.41606 51.1684 104.684 165.191 165.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 760 0.001024 1024 155 650 14400 0.717792 0.690656 5.01542 26.067 32.5625 32.6345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 490 0.001024 4096 60 1950 15120 2.71738 57.1592 104.61 164.53 164.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1780 0.001024 4096 280 400 17520 2.71133 14.2423 104.452 121.448 121.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 6.4e-05 1024 280 750 258560 25.9615 15.7173 109.207 419.518 570.57 570.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 580 6.4e-05 4096 185 3300 151040 136.831 55.604 1092.92 1677.23 2962.75 2962.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 6.4e-05 2048 420 2000 248320 53.4139 28.2843 565.552 838.719 1486.14 1486.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.000128 1024 190 750 135680 11.0011 6.81574 56.9717 208.185 283.103 283.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.001024 1024 90 200 18240 0.692736 1.64646 26.5817 28.965 29.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 0.000128 512 120 400 150400 4.4072 3.41046 15.9108 104.59 128.42 128.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1260 0.000256 1024 330 1300 61440 5.70669 3.37101 43.5452 103.428 156.179 156.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 760 0.001024 1024 155 650 14400 0.717152 0.694272 4.61469 26.1144 32.2135 32.2881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 490 0.001024 4096 60 1950 15040 2.71565 48.6666 104.366 155.792 155.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1780 0.001024 4096 280 400 17440 2.71222 11.881 104.221 118.857 118.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 6.4e-05 1024 280 750 259584 25.7903 13.5311 326.311 418.729 784.532 784.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 6.4e-05 4096 185 3300 151296 136.793 55.677 3165.72 1674.11 5032.48 5032.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 6.4e-05 2048 420 2000 248832 53.2504 28.3414 1674.08 837.317 2593.16 2593.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.000128 1024 190 750 137472 11.0389 6.84442 170.034 209.438 397.483 397.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.001024 1024 90 200 18480 0.694592 4.62538 26.2941 31.6578 31.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.000128 512 120 400 151296 4.41981 3.41606 45.7195 104.916 158.575 158.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 0.000256 1024 330 1300 62592 5.77978 3.41197 130.566 104.835 244.727 244.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 0.001024 1024 155 650 14592 0.720736 0.691584 12.8577 26.2282 40.5713 40.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 490 0.001024 4096 60 1950 15216 2.72179 143.757 104.726 251.251 251.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 0.001024 4096 280 400 17664 2.72877 34.689 104.829 142.291 142.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 6.4e-05 1024 280 750 259584 25.7289 13.5448 202.059 418.445 659.944 660.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 6.4e-05 4096 185 3300 150528 136.736 55.6139 1960.41 1672.98 3825.89 3826.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 6.4e-05 2048 420 2000 248832 53.1635 28.3325 1037.94 836.566 1956.17 1956.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.000128 1024 190 750 137472 11.0217 6.83622 105.031 209.327 332.346 332.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.001024 1024 90 200 18432 0.694752 2.97766 27.768 31.4824 31.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 0.000128 512 120 400 150912 4.41085 3.41446 29.0588 104.734 141.716 141.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1260 0.000256 1024 330 1300 62208 5.74653 3.39968 80.17 104.296 193.742 193.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 760 0.001024 1024 155 650 14592 0.72144 0.694176 8.18176 26.2668 35.9375 36.0109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 490 0.001024 4096 60 1950 15168 2.7136 89.7624 104.64 197.159 197.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 0.001024 4096 280 400 17568 2.72384 0 104.481 107.213 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 6.4e-05 1024 280 750 258048 25.8118 13.5086 164.118 417.834 621.439 621.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 6.4e-05 4096 185 3300 149760 136.791 55.5868 1592.24 1670.54 3455.32 3455.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 6.4e-05 2048 420 2000 246528 53.4906 28.2749 841.686 835.484 1759.09 1759.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.000128 1024 190 750 137088 11.0103 6.83165 85.8711 209.056 312.902 313.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.001024 1024 90 200 18288 0.694112 2.44512 27.7964 30.9775 31.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 0.000128 512 120 400 150912 4.43053 3.41942 24.0452 105.002 136.994 137.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1260 0.000256 1024 330 1300 61056 5.76531 3.38541 65.0201 103.939 178.236 178.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 760 0.001024 1024 155 650 14400 0.720768 0.696384 6.70096 26.2226 34.4128 34.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 490 0.001024 4096 60 1950 15120 2.71565 73.7775 104.729 181.267 181.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1780 0.001024 4096 280 400 17568 2.73283 18.1617 104.83 125.767 125.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 6.4e-05 1024 280 750 258048 25.6552 13.4856 139.886 416.862 596.057 596.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 6.4e-05 4096 185 3300 147456 137.321 55.3828 1342.32 1666.62 3201.81 3201.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 6.4e-05 2048 420 2000 245760 53.3628 28.2077 717.667 833.418 1632.82 1632.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.000128 1024 190 750 136704 10.9978 6.82755 73.4789 208.601 300.038 300.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.001024 1024 90 200 18240 0.693824 2.07901 26.1659 28.9845 29.0386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 0.000128 512 120 400 150528 4.41958 3.4097 20.5964 104.882 133.408 133.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1260 0.000256 1024 330 1300 61440 5.7152 3.37072 56.1659 103.485 168.862 168.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 760 0.001024 1024 155 650 14208 0.718048 0.690176 5.88314 26.1571 33.518 33.5935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 490 0.001024 4096 60 1950 14976 2.70746 61.9767 104.21 168.936 168.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1780 0.001024 4096 280 400 17472 2.72256 15.0385 104.568 122.373 122.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 6.4e-05 1024 280 750 258944 25.9235 13.5422 300.36 418.397 758.392 758.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 6.4e-05 4096 185 3300 150528 137.355 55.7343 2899.48 1672.76 4765.5 4765.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 6.4e-05 2048 420 2000 249088 53.3615 28.3194 1545.07 837.103 2464.02 2464.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.000128 1024 190 750 137536 11.0569 6.84886 157.199 209.283 384.519 384.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.001024 1024 90 200 18480 0.69632 4.32186 27.9156 32.9768 33.0344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.000128 512 120 400 151424 4.43306 3.41901 42.2669 104.857 155.077 155.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 0.000256 1024 330 1300 62720 5.79702 3.41667 120.744 104.757 234.844 234.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 760 0.001024 1024 155 650 14560 0.720896 0.692672 11.6735 26.1925 39.3534 39.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 490 0.001024 4096 60 1950 15232 2.7273 131.138 104.768 238.678 238.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 0.001024 4096 280 400 17640 2.72947 31.9611 104.651 139.388 139.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 6.4e-05 1024 280 750 258048 25.9562 13.7702 189.042 418.463 647.393 647.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 6.4e-05 4096 185 3300 150528 137.006 55.6936 1834.35 1673.27 3700.48 3700.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 6.4e-05 2048 420 2000 249088 53.217 28.4081 974.956 836.612 1893.35 1893.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.000128 1024 190 750 137088 11.0558 6.83213 99.2763 209.344 326.64 326.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.001024 1024 90 200 18368 0.692992 2.75763 26.7878 30.2829 30.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.000128 512 120 400 150976 4.41795 3.41197 28.0295 105.637 141.597 141.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1260 0.000256 1024 330 1300 62720 5.78051 3.41402 76.9378 104.831 191.089 191.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 760 0.001024 1024 155 650 14336 0.716096 0.692064 7.38803 26.1164 34.9828 35.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 490 0.001024 4096 60 1950 15120 2.71328 83.4867 104.465 190.708 190.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 0.001024 4096 280 400 17584 2.71968 20.3199 104.655 127.739 127.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 6.4e-05 1024 280 750 258048 26.0223 13.54 154.304 418.546 612.577 612.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 6.4e-05 4096 185 3300 150528 137.397 55.7408 1509.76 1673.36 3376.42 3376.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 6.4e-05 2048 420 2000 247296 53.7542 28.3548 794.436 836.848 1713.56 1713.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.000128 1024 190 750 137088 11.1076 6.84032 80.7841 209.425 308.284 308.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.001024 1024 90 200 18312 0.690176 2.33645 27.7336 30.803 30.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.000128 512 120 400 151200 4.43552 3.41606 22.6948 104.782 135.426 135.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1260 0.000256 1024 330 1300 61824 5.84288 3.42515 61.962 104.904 176.263 176.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 760 0.001024 1024 155 650 14112 0.720224 0.68608 6.34557 26.0429 33.8615 33.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 490 0.001024 4096 60 1950 15120 2.72211 68.7652 104.765 176.297 176.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 0.001024 4096 280 400 17472 2.7096 17.066 104.356 124.174 124.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 6.4e-05 1024 280 750 258048 25.9319 13.5127 140.097 418.614 598.323 598.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 6.4e-05 4096 185 3300 150528 136.874 55.6079 1364.46 1673.64 3230.76 3230.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 6.4e-05 2048 420 2000 247296 53.542 28.3029 717.231 836.932 1636.17 1636.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.000128 1024 190 750 136192 11.1208 6.83245 72.9776 209.501 300.559 300.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.001024 1024 90 200 18144 0.692288 2.01782 26.5215 29.2739 29.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 0.000128 512 120 400 150528 4.42288 3.40563 20.3546 104.819 133.102 133.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1260 0.000256 1024 330 1300 60928 5.76499 3.37946 54.4176 103.79 167.479 167.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 760 0.001024 1024 155 650 14336 0.718976 0.694272 5.61802 26.2694 33.3726 33.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 490 0.001024 4096 60 1950 15008 2.71469 62.0379 104.467 169.259 169.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1780 0.001024 4096 280 400 17472 2.72666 15.8474 104.661 123.278 123.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 6.4e-05 1024 280 750 260096 25.8126 13.8378 294.881 419.485 754.181 754.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 6.4e-05 4096 185 3300 151552 136.947 55.6 2885.67 1677.15 4755.53 4755.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 6.4e-05 2048 420 2000 249856 53.1175 28.2834 1526.57 838.838 2446.97 2447.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.000128 1024 190 750 137728 11.0399 6.8353 153.532 209.837 381.37 381.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.001024 1024 90 200 18432 0.696128 4.12467 27.9273 32.7899 32.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.000128 512 120 400 151296 4.42429 3.41635 42.8676 104.982 155.79 155.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 0.000256 1024 330 1300 62464 5.7728 3.40787 117.458 104.697 231.464 231.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 760 0.001024 1024 155 650 14720 0.722816 0.699712 11.6047 26.3411 39.4371 39.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 490 0.001024 4096 60 1950 15232 2.72659 130.044 104.909 237.723 237.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 0.001024 4096 280 400 17664 2.73565 31.6788 104.924 139.382 139.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 6.4e-05 1024 280 750 258048 25.8233 13.5016 190.374 418.212 648.078 648.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 6.4e-05 4096 185 3300 149504 137.023 55.5558 1845.53 1672.03 3710.3 3710.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 6.4e-05 2048 420 2000 247808 53.2669 28.2829 976.636 836.099 1894.45 1894.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.000128 1024 190 750 137216 11.0239 6.83213 99.7025 209.232 326.918 327.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.001024 1024 90 200 18304 0.692384 2.86106 26.1734 29.7705 29.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.000128 512 120 400 150528 4.41798 3.41197 27.901 104.679 140.512 140.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 0.000256 1024 330 1300 62464 5.7825 3.41139 76.2975 104.788 190.404 190.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 760 0.001024 1024 155 650 14336 0.714528 0.690176 7.56797 26.0774 35.1227 35.1988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 490 0.001024 4096 60 1950 15104 2.70746 84.087 104.568 191.407 191.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 0.001024 4096 280 400 17536 2.72179 0 104.583 107.314 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 6.4e-05 1024 280 750 258048 25.6492 13.9801 161.661 416.52 617.976 618.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 6.4e-05 4096 185 3300 147456 137.327 55.3933 1539.58 1665.49 3397.96 3398.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 6.4e-05 2048 420 2000 245760 53.3829 28.178 820.487 832.866 1735.07 1735.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.000128 1024 190 750 136704 11.0118 7.15571 84.9612 208.432 311.69 311.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.001024 1024 90 200 18240 0.692608 2.43974 28.2886 31.4639 31.5187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.000128 512 120 400 150528 4.41965 3.41107 23.5583 104.798 136.289 136.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 0.000256 1024 330 1300 61440 5.70845 3.37264 64.1136 103.396 176.718 176.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 760 0.001024 1024 155 650 14208 0.717088 0.691904 6.81203 26.1436 34.4364 34.5081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 490 0.001024 4096 60 1950 14976 2.70912 70.2348 104.126 177.114 177.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 0.001024 4096 280 400 17472 2.72435 0 104.482 107.215 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 6.4e-05 1024 280 750 258048 25.8602 13.5019 143.069 418.038 600.639 600.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 6.4e-05 4096 185 3300 147456 137.984 55.5544 1373.4 1671.33 3238.43 3238.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 6.4e-05 2048 420 2000 245760 53.6502 28.4397 727.165 835.81 1645.23 1645.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.000128 1024 190 750 137216 11.0198 6.83171 74.9543 209.226 302.162 302.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.001024 1024 90 200 18176 0.694272 2.34275 26.6148 29.6927 29.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.000128 512 120 400 150528 4.4217 3.41226 20.9138 104.686 133.531 133.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1260 0.000256 1024 330 1300 61440 5.83325 3.41402 55.6902 104.868 169.936 170.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 760 0.001024 1024 155 650 13824 0.71392 0.68608 5.59667 25.886 32.9525 33.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 490 0.001024 4096 60 1950 14848 2.69664 61.4935 103.793 168.028 168.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 0.001024 4096 280 400 17408 2.7192 0 104.497 107.226 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 6.4e-05 1024 280 750 259200 25.9546 13.5396 300.849 418.994 759.499 759.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 6.4e-05 4096 185 3300 150912 137.396 55.716 2969.17 1675.16 4837.61 4837.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 6.4e-05 2048 420 2000 248832 53.4816 28.331 1554.68 837.757 2474.41 2474.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.000128 1024 190 750 137664 11.0632 6.83827 156.645 209.588 384.262 384.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.001024 1024 90 200 18432 0.694272 4.44006 26.863 32.0393 32.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.000128 512 120 400 151200 4.4385 3.41757 43.3657 104.862 156.186 156.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 0.000256 1024 330 1300 62208 5.79347 3.41398 119.559 104.537 233.432 233.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 760 0.001024 1024 155 650 14688 0.722784 0.695712 11.8048 26.3029 39.5965 39.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 490 0.001024 4096 60 1950 15192 2.71974 134.882 104.654 242.299 242.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 0.001024 4096 280 400 17640 2.7247 32.0551 104.757 139.58 139.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 6.4e-05 1024 280 750 258048 25.8146 13.5074 212.056 417.777 669.315 669.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 6.4e-05 4096 185 3300 149760 136.767 55.5902 2088.14 1670.38 3951.03 3951.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 6.4e-05 2048 420 2000 246528 53.4972 28.2794 1095.46 835.238 2012.64 2012.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.000128 1024 190 750 137088 11.0084 6.83466 111.661 209.031 338.665 338.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.001024 1024 90 200 18288 0.693504 3.19075 26.7406 30.665 30.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.000128 512 120 400 150912 4.42368 3.41808 31.0427 104.97 143.954 144.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 0.000256 1024 330 1300 61056 5.7617 3.38253 84.4925 104.144 197.912 198.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 760 0.001024 1024 155 650 14400 0.7208 0.690208 8.67059 26.2227 36.3762 36.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 490 0.001024 4096 60 1950 15120 2.71974 96.4192 104.713 203.894 203.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 0.001024 4096 280 400 17568 2.72413 23.7206 104.813 131.3 131.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 6.4e-05 1024 280 750 255744 26.0739 13.525 174.282 417.567 631.614 631.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 6.4e-05 4096 185 3300 148608 137.782 55.6654 1706.33 1669.68 3569.63 3569.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 6.4e-05 2048 420 2000 245376 53.8943 28.3568 899.157 834.955 1816.53 1816.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.000128 1024 190 750 136512 11.0895 6.85219 92.2648 208.983 319.317 319.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.001024 1024 90 200 18144 0.692128 2.46419 26.6272 29.8263 29.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.000128 512 120 400 150336 4.43194 3.41763 25.7244 104.554 138.227 138.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1260 0.000256 1024 330 1300 62208 5.81469 3.41411 71.7026 104.713 185.777 185.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 760 0.001024 1024 155 650 14256 0.7168 0.68608 6.91744 25.9161 34.3048 34.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 490 0.001024 4096 60 1950 14904 2.70883 78.4324 103.864 185.048 185.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 0.001024 4096 280 400 17496 2.72659 19.5441 104.739 127.053 127.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 6.4e-05 1024 280 750 253440 25.8253 13.3904 165.608 414.64 619.635 619.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 6.4e-05 4096 185 3300 147456 136.268 55.1603 1602.94 1657.76 3452.3 3452.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 6.4e-05 2048 420 2000 244224 53.1249 28.0345 849.286 828.984 1759.6 1759.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.000128 1024 190 750 135936 10.9467 6.81779 87.0055 207.56 312.461 312.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.001024 1024 90 200 18144 0.689056 2.48496 26.1491 29.3664 29.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.000128 512 120 400 149760 4.41344 3.41382 24.2143 104.616 136.753 136.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 0.000256 1024 330 1300 59904 5.71152 3.33421 64.8228 102.509 176.512 176.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 760 0.001024 1024 155 650 13824 0.71424 0.688128 6.8225 26.0154 34.3072 34.3847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 490 0.001024 4096 60 1950 14976 2.71715 74.025 104.658 181.444 181.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 0.001024 4096 280 400 17280 2.70934 19.2028 103.982 125.937 125.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 6.4e-05 1024 280 750 253440 26.2425 13.5274 151.215 421.861 613.01 613.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 6.4e-05 4096 185 3300 149760 137.278 55.6879 1490.32 1686.63 3370.09 3370.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 6.4e-05 2048 420 2000 247680 53.4353 28.3548 790.399 843.468 1715.82 1715.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.000128 1024 190 750 135360 11.1961 6.84237 79.7095 211.215 309.091 309.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.001024 1024 90 200 18000 0.689728 2.19277 26.7511 29.6767 29.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.000128 512 120 400 149760 4.44605 3.42016 22.3762 105.675 136.015 136.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1260 0.000256 1024 330 1300 60480 5.89574 3.42426 61.04 105.931 176.418 176.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 760 0.001024 1024 155 650 13680 0.712672 0.679072 6.43994 25.973 33.8756 33.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 490 0.001024 4096 60 1950 14760 2.69942 67.8789 104.881 175.501 175.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 0.001024 4096 280 400 17280 2.71155 17.0562 105.377 125.187 125.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 6.4e-05 1024 280 750 259840 25.877 13.5311 292.612 419.097 751.282 751.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 6.4e-05 4096 185 3300 151040 137.102 55.6802 2875.03 1675.61 4743.57 4743.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 6.4e-05 2048 420 2000 249600 53.2264 28.3996 1517.63 838.009 2437.43 2437.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.000128 1024 190 750 137600 11.051 6.83958 153.177 209.652 380.849 380.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.001024 1024 90 200 18400 0.691872 4.20189 27.8755 32.8125 32.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.000128 512 120 400 151360 4.42358 3.41606 42.4761 104.89 155.306 155.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 0.000256 1024 330 1300 62080 5.74157 3.39334 116.592 104.1 229.956 230.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 0.001024 1024 155 650 14560 0.718848 0.6928 11.4547 26.2042 39.1436 39.2165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 490 0.001024 4096 60 1950 15200 2.72493 131.304 104.724 238.795 238.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 0.001024 4096 280 400 17600 2.71914 31.1706 104.624 138.557 138.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 6.4e-05 1024 280 750 258560 25.9746 13.894 201.264 419.274 660.578 660.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 6.4e-05 4096 185 3300 151040 136.811 55.6298 1967.87 1676.45 3836.93 3837.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 6.4e-05 2048 420 2000 248320 53.4388 28.4305 1035.71 838.243 1955.99 1956.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.000128 1024 190 750 135680 10.9958 6.81456 103.728 209.158 330.829 330.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.001024 1024 90 200 18240 0.693536 2.90816 26.5692 30.214 30.2709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.000128 512 120 400 150400 4.4095 3.40502 28.754 104.533 141.205 141.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1260 0.000256 1024 330 1300 61440 5.71309 3.3744 79.1387 103.59 191.951 192.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 760 0.001024 1024 155 650 14400 0.7168 0.691904 8.1209 26.0987 35.7051 35.7797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 490 0.001024 4096 60 1950 15040 2.70717 88.8689 104.311 195.932 195.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 0.001024 4096 280 400 17440 2.70429 21.4092 104.157 128.311 128.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 6.4e-05 1024 280 750 257280 25.9049 13.5211 169.203 417.566 626.356 626.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 6.4e-05 4096 185 3300 149760 136.973 55.6108 1681.48 1669.69 3543.91 3544.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 6.4e-05 2048 420 2000 245760 53.7009 28.2918 873.137 835.582 1790.87 1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.000128 1024 190 750 136320 11.0594 6.8313 89.1999 208.993 316.212 316.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.001024 1024 90 200 18240 0.692224 2.65779 27.8384 31.2298 31.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.000128 512 120 400 150720 4.42314 3.41549 24.7464 104.557 137.239 137.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 0.000256 1024 330 1300 61440 5.72448 3.37594 67.8602 103.446 180.534 180.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 0.001024 1024 155 650 14400 0.719488 0.690176 6.84445 26.2042 34.5294 34.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 490 0.001024 4096 60 1950 14880 2.70739 75.5692 103.855 182.175 182.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 0.001024 4096 280 400 17280 2.70086 18.8908 103.698 125.332 125.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 6.4e-05 1024 280 750 250880 25.8605 13.3452 152.89 412.569 604.835 604.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 6.4e-05 4096 185 3300 143360 136.912 54.9643 1475.36 1649.44 3316.85 3316.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 6.4e-05 2048 420 2000 240640 53.3655 27.894 793.443 825.398 1700.27 1700.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.000128 1024 190 750 133120 10.989 6.79731 80.6307 206.538 305.091 305.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.001024 1024 90 200 17920 0.688128 2.60378 25.8845 29.2208 29.2741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.000128 512 120 400 149760 4.40179 3.40378 23.0723 104.204 135.183 135.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1260 0.000256 1024 330 1300 61440 5.73366 3.3751 63.0675 103.567 175.877 175.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 760 0.001024 1024 155 650 14080 0.720896 0.698592 6.51264 26.3114 34.3199 34.3935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 490 0.001024 4096 60 1950 14720 2.69187 69.8923 103.437 176.069 176.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 0.001024 4096 280 400 17280 2.71834 18.1207 104.137 125.02 125.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 6.4e-05 1024 280 750 249600 26.0469 13.4144 145.827 412.681 598.136 598.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 6.4e-05 4096 185 3300 140800 137.895 55.0605 1393.41 1649.91 3236.45 3236.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 6.4e-05 2048 420 2000 243200 52.9265 27.9592 767.114 825.589 1673.75 1673.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.000128 1024 190 750 134400 10.9639 6.8096 78.2114 206.65 302.765 302.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.001024 1024 90 200 18000 0.688384 2.3417 27.3956 30.4684 30.5257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.000128 512 120 400 150400 4.40525 3.41661 22.1467 104.461 134.533 134.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1260 0.000256 1024 330 1300 60800 5.76106 3.38125 60.1908 103.675 173.134 173.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 0.001024 1024 155 650 13600 0.702848 0.66976 6.01283 25.3482 32.8038 32.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 490 0.001024 4096 60 1950 14800 2.70909 68.0918 104.295 175.139 175.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 0.001024 4096 280 400 17200 2.71222 18.5169 104.138 125.41 125.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 6.4e-05 1024 280 720 262144 25.5887 13.5105 227.563 418.997 685.829 685.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 580 6.4e-05 4096 185 3300 148992 137.748 55.6052 2277.34 1675.17 4146.03 4146.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 6.4e-05 2048 420 2040 251392 52.9143 28.329 1236.61 837.804 2155.83 2155.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.000128 1024 190 780 136448 11.1169 6.87309 125.324 209.559 353.006 353.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.001024 1024 90 240 18304 0.697824 3.93075 28.1211 32.7934 32.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 0.000128 512 120 420 150784 4.41658 3.40637 35.9011 104.846 148.672 148.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1260 0.000256 1024 330 1260 62208 5.79638 3.4168 91.7582 104.887 205.992 206.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 760 0.001024 1024 155 660 14464 0.718976 0.697152 9.34739 26.2714 37.1077 37.1863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 490 0.001024 4096 60 1920 15328 2.72998 104.392 104.794 211.962 212.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1780 0.001024 4096 280 420 17600 2.73008 26.2719 107.019 136.065 136.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 6.4e-05 1024 280 720 262144 25.618 13.5306 150.086 419.154 608.553 608.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 580 6.4e-05 4096 185 3300 148480 138.055 55.6423 1494.2 1675.95 3364 3364.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 6.4e-05 2048 420 2040 250880 52.9815 28.3167 807.178 838.163 1726.8 1726.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.000128 1024 190 780 136192 11.146 6.83418 81.9528 209.66 309.721 309.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.001024 1024 90 240 18240 0.69296 2.61018 27.9013 31.248 31.3035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 0.000128 512 120 420 150784 4.42061 3.41536 23.7234 104.897 136.556 136.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1260 0.000256 1024 330 1260 61952 5.79258 3.40582 60.0165 105.581 174.922 175.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 760 0.001024 1024 155 660 14464 0.71984 0.694272 6.26707 26.3182 34.0717 34.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 490 0.001024 4096 60 1920 15296 2.72563 68.3947 104.823 175.992 176.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1780 0.001024 4096 280 420 17536 2.71744 17.653 104.636 125.047 125.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 6.4e-05 1024 280 720 261120 25.639 13.5052 154.187 418.855 612.353 612.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 580 6.4e-05 4096 185 3300 147456 138.096 55.5868 1204.86 1674.82 3073.52 3073.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 6.4e-05 2048 420 2040 250368 52.9132 28.2972 653.408 837.511 1572.29 1572.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1250 0.000128 1024 190 780 135936 11.123 6.82803 69.3745 209.532 296.987 297.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1250 0.001024 1024 90 240 18240 0.69632 2.27123 26.8776 29.8877 29.9459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 0.000128 512 120 420 150528 4.41818 3.40787 19.7986 104.835 132.558 132.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1260 0.000256 1024 330 1260 61440 5.78064 3.39968 49.1115 104.398 162.816 162.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 760 0.001024 1024 155 660 14400 0.720896 0.69648 5.28806 26.9477 33.7259 33.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 490 0.001024 4096 60 1920 15264 2.72506 55.6667 104.906 163.339 163.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1780 0.001024 4096 280 420 17472 2.71606 14.1485 104.553 121.462 121.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 6.4e-05 1024 280 720 260096 25.6832 13.5009 138.946 418.204 596.496 596.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 580 6.4e-05 4096 185 3300 147456 138.133 55.5479 1429.22 1671.99 3295.05 3295.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 6.4e-05 2048 420 2040 249856 52.9182 28.2468 567.231 836.152 1484.7 1484.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1250 0.000128 1024 190 780 135168 11.1498 6.83622 59.8336 209.226 287.174 287.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1250 0.001024 1024 90 240 18176 0.692224 1.98534 27.8895 30.6092 30.6657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 0.000128 512 120 420 150016 4.41811 3.41178 16.958 104.682 129.571 129.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1260 0.000256 1024 330 1260 61440 5.82861 3.41056 42.476 105.535 157.378 157.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 760 0.001024 1024 155 660 14080 0.715712 0.692352 4.38742 26.0787 31.9462 32.0198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 490 0.001024 4096 60 1920 15232 2.72333 47.8432 104.905 155.516 155.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1780 0.001024 4096 280 420 17408 2.71117 12.1432 104.376 119.275 119.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 6.4e-05 1024 280 720 261760 25.7236 13.5383 319.32 419.404 778.154 778.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 6.4e-05 4096 185 3300 148480 138.417 55.7144 3094.8 1676.82 4965.92 4966.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 6.4e-05 2048 420 2040 251520 53.0601 28.3806 1707.2 838.617 2627.42 2627.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.000128 1024 190 780 136320 11.175 6.84237 175.046 213.011 406.203 406.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.001024 1024 90 240 18320 0.694912 5.44989 27.9986 34.187 34.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 0.000128 512 120 420 150880 4.43629 3.41731 48.9895 104.954 161.898 161.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1260 0.000256 1024 330 1260 62080 5.83072 3.42621 128.236 104.993 242.611 242.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 760 0.001024 1024 155 660 14400 0.722048 0.694144 13.0675 26.2803 40.8336 40.9063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 490 0.001024 4096 60 1920 15320 2.73018 143.356 104.89 251.019 251.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1780 0.001024 4096 280 420 17600 2.72813 36.3021 104.932 144.005 144.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 6.4e-05 1024 280 720 261120 25.6955 13.5291 196.689 419.458 655.535 655.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 6.4e-05 4096 185 3300 148480 138.096 55.679 1929 1677.05 3799.98 3800.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 6.4e-05 2048 420 2040 250880 53.0049 28.351 1055.32 838.613 1975.45 1975.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.000128 1024 190 780 136320 11.1412 6.83834 107.768 209.826 335.705 335.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.001024 1024 90 240 18240 0.691168 3.48979 27.8095 32.0334 32.0892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 0.000128 512 120 420 150720 4.42614 3.42182 31.2992 104.982 144.229 144.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1260 0.000256 1024 330 1260 61440 5.77245 3.384 78.5369 104.19 192.011 192.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 760 0.001024 1024 155 660 14240 0.718848 0.691968 7.97904 26.225 35.6832 35.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 490 0.001024 4096 60 1920 15280 2.72179 88.8031 104.892 196.46 196.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1780 0.001024 4096 280 420 17520 2.70963 22.6772 104.712 130.141 130.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 6.4e-05 1024 280 720 259200 25.7559 13.5229 159.782 417.765 616.989 617.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 6.4e-05 4096 185 3300 145920 138.827 55.6401 1544.33 1670.23 3409.19 3409.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 6.4e-05 2048 420 2040 249600 53.107 28.3067 858.52 835.943 1776.04 1776.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.000128 1024 190 780 135360 11.156 6.84192 88.0146 209 315.143 315.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.001024 1024 90 240 18240 0.694784 2.77053 26.8343 30.3428 30.3986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 0.000128 512 120 420 150720 4.43802 3.41811 25.9377 104.892 138.785 138.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1260 0.000256 1024 330 1260 61440 5.83981 3.41286 64.4288 104.666 178.475 178.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 760 0.001024 1024 155 660 14160 0.719008 0.68768 6.70979 26.0606 34.2484 34.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 490 0.001024 4096 60 1920 15240 2.72586 72.6753 104.882 180.329 180.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1780 0.001024 4096 280 420 17520 2.73408 19.3927 104.918 127.09 127.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 6.4e-05 1024 280 720 261120 25.6734 13.5964 136.198 419.53 595.167 595.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 580 6.4e-05 4096 185 3300 148480 137.928 55.6217 1365.9 1677.3 3236.91 3237.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 6.4e-05 2048 420 2040 250880 52.9155 28.3505 732.093 838.81 1652.34 1652.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.000128 1024 190 780 134400 11.0876 6.81469 74.1597 208.197 300.388 300.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.001024 1024 90 240 18080 0.692224 2.41562 27.5638 30.7142 30.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 0.000128 512 120 420 149760 4.41968 3.40877 21.9388 104.599 134.469 134.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1260 0.000256 1024 330 1260 60160 5.75949 3.36576 53.7047 103.427 166.388 166.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 760 0.001024 1024 155 660 14080 0.71744 0.691392 5.85955 26.114 33.4538 33.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 490 0.001024 4096 60 1920 15200 2.72794 61.2864 104.885 168.943 168.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1780 0.001024 4096 280 420 17440 2.71981 16.2464 104.699 123.708 123.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 6.4e-05 1024 280 720 261120 25.6646 13.7418 291.961 418.784 750.317 750.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 6.4e-05 4096 185 3300 148224 137.931 55.6633 2838.04 1674.34 4706.14 4706.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 6.4e-05 2048 420 2040 250368 53.0125 28.3 1562.7 837.424 2481.6 2481.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.000128 1024 190 780 135936 11.117 6.83622 160.396 209.474 387.957 388.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.001024 1024 90 240 18288 0.697024 5.11594 26.8761 32.7322 32.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.000128 512 120 420 150720 4.42438 3.41504 45.0059 104.93 157.88 157.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1260 0.000256 1024 330 1260 62208 5.7903 3.4136 117.927 104.847 232.111 232.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 760 0.001024 1024 155 660 14400 0.718848 0.69632 11.9897 26.2292 39.7069 39.7822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 490 0.001024 4096 60 1920 15312 2.72982 131.078 104.907 238.758 238.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 0.001024 4096 280 420 17568 2.7256 32.998 104.814 140.582 140.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 6.4e-05 1024 280 720 261120 25.6268 13.5043 183.095 418.851 641.252 641.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 6.4e-05 4096 185 3300 147456 138.036 55.6134 1769.37 1674.56 3637.75 3637.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 6.4e-05 2048 420 2040 250368 52.9221 28.3341 978.837 837.958 1898.22 1898.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.000128 1024 190 780 135936 11.1248 6.82845 100.981 209.526 328.593 328.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.001024 1024 90 240 18240 0.69584 3.34774 26.8761 30.9646 31.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 0.000128 512 120 420 150528 4.41981 3.41037 29.9768 104.831 142.742 142.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1260 0.000256 1024 330 1260 61440 5.77642 3.40262 73.2575 104.393 186.961 187.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 760 0.001024 1024 155 660 14400 0.72 0.696704 7.81702 26.2916 35.5968 35.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 490 0.001024 4096 60 1920 15264 2.72797 82.3107 104.908 189.991 190.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 0.001024 4096 280 420 17472 2.71286 20.8323 104.554 128.142 128.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 6.4e-05 1024 280 720 260352 25.6175 13.5089 150.056 417.472 606.817 606.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 6.4e-05 4096 185 3300 147456 137.853 55.6032 1460.29 1669.1 3323.01 3323.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 6.4e-05 2048 420 2040 248832 53.0363 28.2765 799.544 835.325 1716.35 1716.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.000128 1024 190 780 134784 11.1486 6.83667 81.7774 208.875 308.771 308.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.001024 1024 90 240 18144 0.691904 2.72202 26.2101 29.6667 29.7227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 0.000128 512 120 420 150336 4.43315 3.41974 24.2545 104.889 137.098 137.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1260 0.000256 1024 330 1260 61056 5.76614 3.38742 59.4681 103.846 172.594 172.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 760 0.001024 1024 155 660 14112 0.721056 0.692032 6.13254 26.202 33.8212 33.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 490 0.001024 4096 60 1920 15120 2.71318 67.3478 104.286 174.393 174.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1780 0.001024 4096 280 420 17424 2.71091 17.4584 104.448 124.662 124.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 6.4e-05 1024 280 720 258048 25.6439 13.458 134.392 416.902 590.568 590.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 6.4e-05 4096 185 3300 144384 138.336 55.3805 1294.1 1666.8 3154.78 3154.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 6.4e-05 2048 420 2040 248832 52.8367 28.1953 721.263 834.079 1636.54 1636.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.000128 1024 190 780 135168 11.0924 6.82803 73.6829 208.846 300.581 300.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.001024 1024 90 240 18048 0.694816 2.45779 26.1716 29.3684 29.4257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 0.000128 512 120 420 150528 4.42746 3.41152 21.6334 104.901 134.477 134.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1260 0.000256 1024 330 1260 59904 5.7735 3.37187 53.161 103.5 165.938 166.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 760 0.001024 1024 155 660 14208 0.719584 0.694048 5.74595 26.1619 33.3921 33.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 490 0.001024 4096 60 1920 15168 2.72557 61.7669 104.904 169.441 169.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1780 0.001024 4096 280 420 17280 2.70221 16.2374 104.036 123.023 123.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 6.4e-05 1024 280 720 257280 25.9184 13.5084 115.501 417.558 572.653 572.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 6.4e-05 4096 185 3300 145920 138.553 55.5986 1129.79 1669.44 2993.54 2993.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 6.4e-05 2048 420 2040 249600 52.9527 28.3528 627.288 834.815 1543.57 1543.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.000128 1024 190 780 134400 11.1901 6.83622 64.1444 208.984 291.282 291.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.001024 1024 90 240 18000 0.69264 2.20678 27.6565 30.5993 30.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 0.000128 512 120 420 149760 4.42774 3.41312 18.8741 104.566 131.381 131.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1260 0.000256 1024 330 1260 59520 5.80912 3.37706 45.6718 103.448 158.437 158.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 760 0.001024 1024 155 660 13920 0.72064 0.690624 4.80925 26.2 32.4924 32.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 490 0.001024 4096 60 1920 15120 2.72285 51.702 104.791 159.26 159.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1780 0.001024 4096 280 420 17280 2.7136 13.8895 104.18 120.826 120.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 6.4e-05 1024 280 720 261632 25.693 13.6891 278.619 418.397 736.565 736.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 6.4e-05 4096 185 3300 147840 138.435 55.7322 2715.89 1672.77 4582.99 4583.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 6.4e-05 2048 420 2040 250880 53.0862 28.3802 1494.11 836.554 2412.29 2412.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.000128 1024 190 780 136192 11.1393 6.8408 151.976 209.278 379.368 379.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.001024 1024 90 240 18256 0.69168 4.91261 26.8239 32.4704 32.5264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.000128 512 120 420 150752 4.43574 3.41434 44.1923 104.859 157.002 157.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1260 0.000256 1024 330 1260 61824 5.8263 3.41501 111.029 104.761 225.16 225.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 760 0.001024 1024 155 660 14336 0.720768 0.694208 11.319 26.1934 38.9967 39.0715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 490 0.001024 4096 60 1920 15288 2.72179 125.537 104.72 233.02 233.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 0.001024 4096 280 420 17584 2.73286 32.1222 104.838 139.737 139.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 6.4e-05 1024 280 720 261632 25.6241 13.525 177.515 418.82 635.644 635.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 6.4e-05 4096 185 3300 146944 138.59 55.6926 1710.42 1674.46 3579.32 3579.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 6.4e-05 2048 420 2040 250880 52.986 28.308 945.935 838.053 1865.44 1865.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.000128 1024 190 780 136192 11.124 6.83741 96.5995 209.528 324.217 324.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.001024 1024 90 240 18144 0.691136 3.13379 26.7692 30.6374 30.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.000128 512 120 420 150528 4.42582 3.41606 28.2968 104.831 141.072 141.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1260 0.000256 1024 330 1260 61824 5.81888 3.41606 71.1208 104.924 185.406 185.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 760 0.001024 1024 155 660 14112 0.71712 0.68832 7.20464 26.1374 34.8193 34.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 490 0.001024 4096 60 1920 15232 2.72531 79.2924 104.808 186.869 186.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 0.001024 4096 280 420 17472 2.71856 21.0341 104.626 128.421 128.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 6.4e-05 1024 280 720 260736 25.7312 13.5419 148.468 418.491 606.402 606.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 6.4e-05 4096 185 3300 147840 138.495 55.7369 1447.33 1673.11 3314.83 3314.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 6.4e-05 2048 420 2040 249984 53.214 28.3547 793.462 836.772 1711.97 1712.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.000128 1024 190 780 135744 11.1954 6.84032 81.0762 209.392 308.636 308.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.001024 1024 90 240 18144 0.692224 2.74842 26.7022 30.1871 30.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.000128 512 120 420 150528 4.43661 3.41398 24.0172 104.77 136.74 136.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1260 0.000256 1024 330 1260 61824 5.84237 3.42611 59.7059 104.89 173.987 174.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 760 0.001024 1024 155 660 14112 0.7168 0.690176 6.30605 26.0384 33.8229 33.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 490 0.001024 4096 60 1920 15120 2.71267 66.633 104.402 173.79 173.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 0.001024 4096 280 420 17472 2.72582 17.0452 104.82 124.633 124.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 6.4e-05 1024 280 720 261632 25.5802 13.5089 130.593 418.561 588.407 588.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 6.4e-05 4096 185 3300 146944 138.39 55.6518 1268.68 1673.41 3136.3 3136.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 6.4e-05 2048 420 2040 250880 52.9131 28.2769 702.342 837.037 1620.73 1620.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.000128 1024 190 780 136192 11.113 6.85354 72.3345 209.467 299.893 300.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.001024 1024 90 240 17920 0.688704 2.29722 27.6494 30.6757 30.7327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 0.000128 512 120 420 150528 4.42461 3.40768 20.9721 104.804 133.708 133.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1260 0.000256 1024 330 1260 60928 5.76829 3.3775 51.3658 103.766 164.41 164.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 760 0.001024 1024 155 660 13888 0.722656 0.69536 5.4272 26.2676 33.1826 33.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 490 0.001024 4096 60 1920 15008 2.71213 57.3231 104.101 164.18 164.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 0.001024 4096 280 420 17248 2.70131 14.5229 103.917 121.184 121.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 6.4e-05 1024 280 720 255360 25.8152 13.4357 113.155 415.694 568.265 568.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 6.4e-05 4096 185 3300 143360 138.52 55.3247 1089.96 1661.09 2945.06 2945.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 6.4e-05 2048 420 2040 246400 53.0978 28.0708 607.403 830.64 1519.37 1519.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.000128 1024 190 780 134400 11.0947 6.82573 62.5292 207.968 288.542 288.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.001024 1024 90 240 17920 0.690144 2.0176 26.4644 29.2156 29.2691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 0.000128 512 120 420 150080 4.44291 3.41558 18.4856 104.8 131.242 131.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1260 0.000256 1024 330 1260 58240 5.8145 3.35008 44.0264 102.75 156.063 156.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 760 0.001024 1024 155 660 14000 0.718848 0.687904 5.03488 26.0647 32.5748 32.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 490 0.001024 4096 60 1920 14840 2.69504 49.507 103.616 155.86 155.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1780 0.001024 4096 280 420 17360 2.72589 13.8803 104.942 121.59 121.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 6.4e-05 1024 280 720 262144 25.6446 13.5151 265.233 418.994 723.552 723.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 6.4e-05 4096 185 3300 148480 138.097 55.6175 2577.36 1675.12 4446.36 4446.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 6.4e-05 2048 420 2040 250880 52.9604 28.2835 1415.64 837.754 2334.8 2334.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.000128 1024 190 780 136192 11.1361 6.83376 145.234 209.572 372.907 373.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.001024 1024 90 240 18240 0.692224 4.57933 26.8434 32.1558 32.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.000128 512 120 420 150784 4.42422 3.41222 42.6397 104.866 155.447 155.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1260 0.000256 1024 330 1260 61952 5.79651 3.40445 105.407 104.569 219.306 219.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 760 0.001024 1024 155 660 14464 0.72256 0.700128 10.9804 26.3071 38.7841 38.8567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 490 0.001024 4096 60 1920 15296 2.72589 117.123 104.78 224.673 224.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 0.001024 4096 280 420 17536 2.71763 30.4927 104.595 137.847 137.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 6.4e-05 1024 280 720 260096 25.6274 13.4984 178.292 418.149 635.734 635.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 6.4e-05 4096 185 3300 147456 138.007 55.5455 1745.61 1671.83 3611.16 3611.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 6.4e-05 2048 420 2040 249856 52.9238 28.263 953.982 836.086 1871.42 1871.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.000128 1024 190 780 135168 11.1288 6.83306 98.267 209.206 325.565 325.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.001024 1024 90 240 18176 0.692864 3.27328 27.8838 31.8935 31.9496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.000128 512 120 420 150016 4.42506 3.41197 28.7541 104.67 141.364 141.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1260 0.000256 1024 330 1260 61440 5.8191 3.40787 70.9903 104.771 185.114 185.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 760 0.001024 1024 155 660 14080 0.714944 0.69024 7.31069 26.0755 34.8635 34.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 490 0.001024 4096 60 1920 15232 2.72778 79.5446 104.894 187.209 187.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 0.001024 4096 280 420 17408 2.7088 20.5103 104.371 127.633 127.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 6.4e-05 1024 280 720 258048 25.6596 13.4569 147.54 416.576 603.403 603.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 6.4e-05 4096 185 3300 144384 138.331 55.3847 1422.1 1665.72 3281.71 3281.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 6.4e-05 2048 420 2040 248832 52.8353 28.1661 790.507 832.925 1704.6 1704.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.000128 1024 190 780 135168 11.1036 6.83219 81.5721 208.453 308.09 308.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.001024 1024 90 240 18048 0.69168 2.72179 26.1523 29.6087 29.6651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.000128 512 120 420 150528 4.4247 3.41187 23.9416 104.822 136.703 136.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1260 0.000256 1024 330 1260 59904 5.77725 3.36896 57.7767 104.837 171.89 172.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 760 0.001024 1024 155 660 14208 0.719808 0.692384 6.29821 26.1436 33.9286 34.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 490 0.001024 4096 60 1920 15168 2.72384 66.6234 104.819 174.208 174.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 0.001024 4096 280 420 17280 2.70778 17.9521 103.952 124.655 124.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 6.4e-05 1024 280 720 258048 25.8682 14.287 137.187 418.281 595.784 595.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 6.4e-05 4096 185 3300 147456 138.009 55.5717 1337.58 1672.5 3203.82 3203.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 6.4e-05 2048 420 2040 249856 52.9298 28.3976 729.691 836.227 1647.4 1647.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.000128 1024 190 780 135168 11.1727 6.82506 75.4242 209.349 302.898 303.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.001024 1024 90 240 17920 0.692224 2.77094 26.0817 29.586 29.6415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.000128 512 120 420 149504 4.42979 3.41008 22.1019 104.741 134.782 134.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1260 0.000256 1024 330 1260 61440 5.8303 3.40845 54.2521 104.936 168.554 168.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 760 0.001024 1024 155 660 13824 0.714752 0.684064 5.53696 25.9008 32.9063 32.9787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 490 0.001024 4096 60 1920 15104 2.72435 59.5052 104.879 167.153 167.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 0.001024 4096 280 420 17152 2.69312 15.549 103.663 121.948 122.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 6.4e-05 1024 280 720 256000 25.4553 13.3435 124.412 412.507 575.879 576.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 6.4e-05 4096 185 3300 143360 136.888 54.979 1189.07 1649.25 3030.35 3030.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 6.4e-05 2048 420 2040 245760 52.4694 27.8876 656.516 824.705 1561.73 1561.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.000128 1024 190 780 133120 11.0019 6.80122 68.7498 206.513 293.193 293.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.001024 1024 90 240 17920 0.691104 2.53309 27.4236 30.6914 30.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.000128 512 120 420 148480 4.40995 3.40544 20.1976 104.182 132.293 132.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1260 0.000256 1024 330 1260 58880 5.84451 3.37379 47.2523 103.551 160.145 160.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 760 0.001024 1024 155 660 14080 0.722528 0.6952 5.63747 26.3061 33.4316 33.5057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 490 0.001024 4096 60 1920 15040 2.72541 55.4023 104.798 162.968 163.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 0.001024 4096 280 420 17280 2.71565 15.1654 104.608 122.531 122.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 6.4e-05 1024 280 768 259584 25.8523 13.5108 230.502 418.969 688.996 689.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 580 6.4e-05 4096 185 3328 152064 136.615 55.6066 2304.74 1675.04 4172.17 4172.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 6.4e-05 2048 420 2048 250368 53.0428 28.296 1212.91 837.719 2132.13 2132.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.000128 1024 190 768 135424 11.1619 6.82781 122.984 209.541 350.645 350.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.001024 1024 90 256 18240 0.697536 4.14285 27.0461 31.9291 31.9857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 0.000128 512 120 384 150784 4.41091 3.41402 33.5618 104.839 146.327 146.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1260 0.000256 1024 330 1280 62464 5.79181 3.41613 90.7479 104.875 204.96 205.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 760 0.001024 1024 155 704 14080 0.72032 0.69632 9.62618 26.2674 37.3799 37.4559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 490 0.001024 4096 60 1920 15328 2.72589 102.764 104.784 210.316 210.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1780 0.001024 4096 280 384 17760 2.72758 23.7705 104.763 131.303 131.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 6.4e-05 1024 280 768 259072 25.9252 13.5123 148.603 418.988 607.196 607.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 580 6.4e-05 4096 185 3328 151552 136.918 55.6296 1484.22 1675.12 3352.05 3352.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 6.4e-05 2048 420 2048 249856 53.1229 28.3418 776.632 837.969 1696.23 1696.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.000128 1024 190 768 135168 11.2036 6.83539 79.0545 209.577 306.801 306.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.001024 1024 90 256 18176 0.694272 2.70029 27.9133 31.3511 31.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 0.000128 512 120 384 150784 4.42573 3.41386 21.8195 104.863 134.623 134.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1260 0.000256 1024 330 1280 61952 5.79341 3.40678 58.1399 104.57 172.039 172.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 760 0.001024 1024 155 704 14080 0.722688 0.694688 6.30947 26.3046 34.1046 34.1795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 490 0.001024 4096 60 1920 15296 2.72941 66.2077 104.776 173.756 173.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1780 0.001024 4096 280 384 17728 2.72179 15.7333 104.756 123.255 123.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1300 6.4e-05 1024 280 768 258048 25.9175 13.5086 145.695 418.8 604.088 604.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 580 6.4e-05 4096 185 3328 150528 136.837 55.6012 1221.9 1674.39 3088.88 3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 6.4e-05 2048 420 2048 248832 53.1973 28.3133 640.969 837.463 1560.11 1560.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1250 0.000128 1024 190 768 135168 11.1765 6.84858 68.2756 209.503 295.933 296.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1250 0.001024 1024 90 256 18144 0.696064 2.3728 26.8508 29.9625 30.0194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 0.000128 512 120 384 150528 4.42122 3.41402 18.4233 104.821 131.181 131.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1260 0.000256 1024 330 1280 61440 5.784 3.40029 48.3756 104.386 162.073 162.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 760 0.001024 1024 155 704 14016 0.720192 0.695488 5.34826 26.2907 33.1236 33.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 490 0.001024 4096 60 1920 15264 2.72976 54.9879 104.9 162.66 162.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1780 0.001024 4096 280 384 17664 2.72227 13.3202 104.699 120.785 120.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 6.4e-05 1024 280 768 258048 25.867 13.5006 140.331 418.158 598.018 598.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 580 6.4e-05 4096 185 3328 149504 137.199 55.531 1443.81 1671.81 3308.51 3308.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 6.4e-05 2048 420 2048 247808 53.2487 28.2696 549.491 836.09 1467.26 1467.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1250 0.000128 1024 190 768 134144 11.2037 6.8319 58.5796 209.203 285.948 286.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1250 0.001024 1024 90 256 18048 0.690784 2.06922 26.6529 29.4558 29.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 0.000128 512 120 384 150016 4.40954 3.40938 15.7277 104.669 128.314 128.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1260 0.000256 1024 330 1280 61440 5.82246 3.40992 41.4188 104.77 155.549 155.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 760 0.001024 1024 155 704 13824 0.7168 0.69184 4.57843 26.0741 32.1308 32.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 490 0.001024 4096 60 1920 15232 2.72384 47.1751 104.891 154.833 154.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1780 0.001024 4096 280 384 17664 2.72022 11.7341 104.875 119.373 119.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 6.4e-05 1024 280 768 259200 26.0219 13.6786 313.742 419.364 772.976 773.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 6.4e-05 4096 185 3328 151680 137.324 55.7318 3072.46 1676.62 4942.31 4942.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 6.4e-05 2048 420 2048 250240 53.233 28.3577 1633.23 838.547 2553.53 2553.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.000128 1024 190 768 135360 11.2353 6.84672 166.838 209.749 394.803 394.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.001024 1024 90 256 18240 0.69632 5.56032 26.3252 32.6245 32.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 0.000128 512 120 384 150880 4.43962 3.41734 44.6736 104.942 157.573 157.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1260 0.000256 1024 330 1280 62400 5.81318 3.42678 123.001 104.986 237.356 237.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 760 0.001024 1024 155 704 14080 0.722112 0.695584 12.9835 26.2758 40.7504 40.8269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 490 0.001024 4096 60 1920 15320 2.72566 137.841 104.878 245.49 245.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1780 0.001024 4096 280 384 17760 2.73325 32.596 104.902 140.276 140.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 6.4e-05 1024 280 768 258560 26 13.5274 191.968 419.112 650.77 650.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 6.4e-05 4096 185 3328 151040 137.009 55.6903 1861.1 1675.65 3729.61 3729.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 6.4e-05 2048 420 2048 249600 53.2108 28.3223 992.58 837.918 1912.2 1912.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.000128 1024 190 768 135040 11.2256 6.84291 102.382 209.65 330.226 330.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.001024 1024 90 256 18160 0.695136 3.53485 26.8698 31.1439 31.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 0.000128 512 120 384 150720 4.43395 3.42221 28.7063 104.894 141.553 141.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1260 0.000256 1024 330 1280 61440 5.76925 3.3881 74.436 104.104 187.827 187.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 760 0.001024 1024 155 704 13920 0.718976 0.692736 8.09952 26.1998 35.7877 35.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 490 0.001024 4096 60 1920 15280 2.72794 84.3362 104.806 191.912 191.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1780 0.001024 4096 280 384 17680 2.71981 19.832 104.61 127.205 127.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 6.4e-05 1024 280 768 257280 25.9464 13.5226 157.123 417.455 614.216 614.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 6.4e-05 4096 185 3328 149760 137.138 55.6421 1531.96 1669 3393.9 3394.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 6.4e-05 2048 420 2048 247680 53.4182 28.3547 815.485 835.271 1732.7 1732.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.000128 1024 190 768 134400 11.2123 6.84493 83.683 208.849 310.72 310.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.001024 1024 90 256 18120 0.692416 2.80682 26.6138 30.154 30.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 0.000128 512 120 384 150720 4.43642 3.41565 23.2979 104.814 136.063 136.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1260 0.000256 1024 330 1280 61440 5.83568 3.41315 61.101 104.587 175.068 175.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 760 0.001024 1024 155 704 13680 0.719008 0.687264 6.53082 26.0465 34.0523 34.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 490 0.001024 4096 60 1920 15240 2.71974 70.1809 104.806 177.748 177.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1780 0.001024 4096 280 384 17640 2.71754 16.0172 104.613 123.393 123.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 6.4e-05 1024 280 768 258560 25.9617 13.5107 135.785 419.58 595 595.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 580 6.4e-05 4096 185 3328 151040 136.818 55.6093 1351.88 1677.5 3221.97 3222.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 6.4e-05 2048 420 2048 248320 53.4309 28.4267 702.246 838.903 1623.17 1623.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.000128 1024 190 768 133120 11.1749 6.8137 71.6731 208.219 298.007 298.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.001024 1024 90 256 18080 0.695904 2.50723 27.6818 30.9274 30.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 0.000128 512 120 384 149760 4.41546 3.40877 20.1675 104.605 132.699 132.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1260 0.000256 1024 330 1280 60160 5.75984 3.37142 52.1046 103.447 164.811 164.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 760 0.001024 1024 155 704 13760 0.718656 0.692224 5.7391 26.1181 33.3404 33.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 490 0.001024 4096 60 1920 15200 2.72384 59.2755 104.892 166.934 166.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1780 0.001024 4096 280 384 17600 2.7176 14.0616 104.7 121.522 121.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 6.4e-05 1024 280 768 256000 26.0117 13.5104 122.592 416.704 578.988 579.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 580 6.4e-05 4096 185 3328 147200 137.833 55.5622 1207.85 1666.04 3067.45 3067.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 6.4e-05 2048 420 2048 246400 53.4084 28.2969 637.599 833.1 1552.57 1552.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.000128 1024 190 768 134400 11.1882 6.83894 65.8625 208.526 292.544 292.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.001024 1024 90 256 18000 0.69248 2.42778 27.6431 30.8062 30.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 0.000128 512 120 384 150400 4.43997 3.42016 18.4967 104.869 131.324 131.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1260 0.000256 1024 330 1280 60800 5.76675 3.37715 48.2954 103.41 160.974 161.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 760 0.001024 1024 155 704 13600 0.722784 0.69008 4.90525 26.1505 32.5403 32.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 490 0.001024 4096 60 1920 15000 2.70496 54.6775 103.958 161.386 161.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1780 0.001024 4096 280 384 17600 2.72957 12.8829 104.826 120.483 120.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 6.4e-05 1024 280 768 258816 25.8683 13.5273 290.031 418.73 748.322 748.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 6.4e-05 4096 185 3328 151296 136.874 55.6962 2822.46 1674.12 4689.32 4689.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 6.4e-05 2048 420 2048 249600 53.0965 28.3197 1505.02 837.272 2423.88 2424.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.000128 1024 190 768 135168 11.1625 6.84029 154.706 209.452 382.287 382.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.001024 1024 90 256 18192 0.691904 5.2593 26.8496 32.8453 32.9022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.000128 512 120 384 150720 4.42102 3.41088 41.298 104.916 154.145 154.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1260 0.000256 1024 330 1280 62208 5.79178 3.41741 113.707 104.835 227.882 227.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 760 0.001024 1024 155 704 14016 0.718496 0.693568 12.1129 26.2239 39.8189 39.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 490 0.001024 4096 60 1920 15312 2.72794 126.439 104.893 234.103 234.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 0.001024 4096 280 384 17760 2.72944 29.5987 104.958 137.33 137.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 6.4e-05 1024 280 768 258048 25.9083 13.5085 180.862 418.825 639.271 639.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 6.4e-05 4096 185 3328 150528 136.796 55.6385 1750.47 1674.51 3617.58 3617.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 6.4e-05 2048 420 2048 248832 53.198 28.3726 938.723 838.64 1859.09 1859.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.000128 1024 190 768 135168 11.16 6.83827 97.4683 209.519 325.109 325.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.001024 1024 90 256 18144 0.694656 3.43459 26.8496 31.0232 31.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 0.000128 512 120 384 150528 4.42496 3.41472 27.4943 104.828 140.262 140.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1260 0.000256 1024 330 1280 61440 5.77981 3.39946 70.8866 104.392 184.587 184.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 760 0.001024 1024 155 704 14016 0.721536 0.6928 7.74448 26.2929 35.5252 35.5976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 490 0.001024 4096 60 1920 15264 2.72384 79.8504 104.903 187.52 187.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 0.001024 4096 280 384 17664 2.72141 19.0751 104.711 126.55 126.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 6.4e-05 1024 280 768 258048 25.8009 13.5086 147.605 417.536 604.617 604.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 6.4e-05 4096 185 3328 149760 136.756 55.5807 1439.16 1669.36 3301.02 3301.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 6.4e-05 2048 420 2048 248832 53.0315 28.2708 769.066 834.861 1685.39 1685.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.000128 1024 190 768 134784 11.1498 6.8321 78.9124 208.906 305.928 306.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.001024 1024 90 256 18000 0.690656 2.79552 27.6208 31.1499 31.2031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 0.000128 512 120 384 150336 4.44166 3.41638 22.1883 104.919 135.064 135.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1260 0.000256 1024 330 1280 61056 5.76205 3.38534 57.3682 103.862 170.505 170.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 760 0.001024 1024 155 704 13824 0.718848 0.690176 6.29456 26.2056 33.9801 34.0526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 490 0.001024 4096 60 1920 15120 2.70746 64.8328 104.303 171.888 171.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1780 0.001024 4096 280 384 17568 2.71085 15.1437 104.369 122.264 122.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 6.4e-05 1024 280 768 254976 25.9311 13.4636 130.829 416.573 586.96 587.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 6.4e-05 4096 185 3328 147456 137.284 55.3718 1258.84 1665.48 3117.15 3117.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 6.4e-05 2048 420 2048 245760 53.3693 28.2025 674.713 832.845 1589.29 1589.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.000128 1024 190 768 133632 11.196 6.8336 69.4903 208.458 296.11 296.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.001024 1024 90 256 18048 0.692736 2.49101 26.255 29.4814 29.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 0.000128 512 120 384 150528 4.42224 3.41101 19.5819 104.811 132.328 132.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1260 0.000256 1024 330 1280 59904 5.78579 3.37248 50.4836 103.411 163.181 163.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 760 0.001024 1024 155 704 13824 0.718848 0.693568 5.80998 26.1531 33.4467 33.5233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 490 0.001024 4096 60 1920 15168 2.72736 57.6335 104.823 165.226 165.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1780 0.001024 4096 280 384 17472 2.7112 14.8247 104.111 121.692 121.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 6.4e-05 1024 280 768 257280 25.9235 13.5146 115.014 417.957 572.569 572.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 6.4e-05 4096 185 3328 149760 136.917 55.6155 1125.47 1671.02 2989.18 2989.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 6.4e-05 2048 420 2048 245760 53.6654 28.2971 595.811 835.616 1513.54 1513.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.000128 1024 190 768 134400 11.1952 6.85206 62.0886 209.182 289.445 289.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.001024 1024 90 256 18000 0.692672 2.26304 27.7946 30.7922 30.8491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 0.000128 512 120 384 149760 4.42448 3.41453 17.3027 104.658 129.899 129.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1260 0.000256 1024 330 1280 59520 5.80739 3.37693 43.6733 103.549 156.532 156.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 760 0.001024 1024 155 704 13440 0.720256 0.69248 4.94339 26.225 32.6509 32.7282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 490 0.001024 4096 60 1920 15120 2.72173 49.6098 104.892 157.264 157.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1780 0.001024 4096 280 384 17520 2.71936 12.5238 104.7 119.986 120.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 6.4e-05 1024 280 768 258944 25.9152 13.5479 270.853 418.283 728.766 728.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 6.4e-05 4096 185 3328 151424 137.139 55.7393 2658.98 1672.32 4524.34 4524.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 6.4e-05 2048 420 2048 249984 53.221 28.3525 1413.09 836.309 2331.14 2331.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.000128 1024 190 768 134848 11.2328 6.84422 143.727 209.22 371.152 371.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.001024 1024 90 256 18200 0.69632 4.98688 26.8468 32.5722 32.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.000128 512 120 384 150752 4.43046 3.41571 39.8097 104.83 152.584 152.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1260 0.000256 1024 330 1280 62272 5.80595 3.42198 106.48 104.734 220.571 220.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 760 0.001024 1024 155 704 14000 0.719008 0.694752 11.2341 26.1851 38.9033 38.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 490 0.001024 4096 60 1920 15288 2.72794 119.642 104.689 227.099 227.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 0.001024 4096 280 384 17752 2.72998 27.6882 106.012 136.472 136.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 6.4e-05 1024 280 768 258048 25.9598 13.527 171.312 418.87 629.832 629.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 6.4e-05 4096 185 3328 150528 137.094 55.6807 1681.77 1674.64 3549.35 3549.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 6.4e-05 2048 420 2048 249088 53.2122 28.3136 893.906 837.647 1813.24 1813.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.000128 1024 190 768 134400 11.2259 6.83622 91.7464 210.321 320.257 320.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.001024 1024 90 256 18144 0.696448 3.18307 27.9276 31.8494 31.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.000128 512 120 384 150528 4.42042 3.41181 25.7233 104.84 138.495 138.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1260 0.000256 1024 330 1280 61824 5.81408 3.41539 67.7341 104.931 182.022 182.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 760 0.001024 1024 155 704 13888 0.718528 0.690752 7.31331 26.1405 34.9365 35.0083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 490 0.001024 4096 60 1920 15232 2.72179 75.562 104.817 183.143 183.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 0.001024 4096 280 384 17696 2.73574 17.6388 104.964 125.381 125.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 6.4e-05 1024 280 768 258048 26.0253 13.5905 146.064 418.698 604.541 604.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 6.4e-05 4096 185 3328 150528 137.377 55.7408 1422.09 1673.61 3288.98 3289.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 6.4e-05 2048 420 2048 249984 53.2719 28.3832 760.628 836.98 1679.42 1679.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.000128 1024 190 768 134400 11.2668 6.84016 77.6298 209.455 305.322 305.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.001024 1024 90 256 17976 0.689824 2.80365 26.5974 30.1328 30.1856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.000128 512 120 384 150528 4.43613 3.41638 21.7784 104.806 134.539 134.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1260 0.000256 1024 330 1280 61824 5.83798 3.42832 57.4372 104.922 171.758 171.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 760 0.001024 1024 155 704 13776 0.716768 0.687872 6.4281 26.0467 33.9516 34.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 490 0.001024 4096 60 1920 15120 2.71248 63.5831 104.432 170.771 170.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 0.001024 4096 280 384 17640 2.72794 15.8396 104.886 123.496 123.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 6.4e-05 1024 280 768 258048 25.9329 13.5085 128.39 419.013 587.011 587.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 6.4e-05 4096 185 3328 150528 136.845 55.6142 1249.98 1675.24 3117.84 3117.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 6.4e-05 2048 420 2048 247296 53.5302 28.3174 661.123 837.716 1580.85 1580.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.000128 1024 190 768 134400 11.2058 6.83418 68.6209 209.697 296.484 296.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.001024 1024 90 256 17920 0.690176 2.34064 27.6664 30.7384 30.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 0.000128 512 120 384 150528 4.42106 3.40723 19.0214 104.916 131.865 131.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1260 0.000256 1024 330 1280 60928 5.76368 3.37715 48.9042 103.876 162.048 162.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 760 0.001024 1024 155 704 13888 0.720896 0.694144 5.5441 26.2928 33.3248 33.3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 490 0.001024 4096 60 1920 15008 2.70845 55.0543 104.22 162.027 162.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 0.001024 4096 280 384 17472 2.70746 12.9331 104.365 120.048 120.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 6.4e-05 1024 280 768 255360 25.8239 14.4077 112.355 415.485 568.233 568.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 6.4e-05 4096 185 3328 147840 136.845 55.3206 1090.24 1661.1 2943.66 2943.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 6.4e-05 2048 420 2048 246400 53.1157 28.1231 582.898 830.652 1494.95 1495.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.000128 1024 190 768 132160 11.2352 6.82394 59.7964 207.969 285.95 286.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.001024 1024 90 256 17920 0.69584 2.05619 26.5744 29.3696 29.4235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 0.000128 512 120 384 150080 4.44285 3.42106 16.8431 104.806 129.612 129.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1260 0.000256 1024 330 1280 60480 5.72758 3.35251 44.1297 102.753 156.088 156.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 760 0.001024 1024 155 704 13440 0.718688 0.688512 4.61002 26.071 32.1582 32.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 490 0.001024 4096 60 1920 14840 2.70064 48.4 103.612 154.756 154.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1780 0.001024 4096 280 384 17360 2.70528 12.193 104.069 119.01 119.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 6.4e-05 1024 280 768 259072 25.9572 13.5137 269.245 419.095 727.979 728.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 6.4e-05 4096 185 3328 151552 140.133 55.6073 2633.19 1675.58 4504.67 4504.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 6.4e-05 2048 420 2048 249856 53.1352 28.2835 1395.42 850.79 2327.8 2327.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.000128 1024 190 768 135168 11.2005 6.83024 143.703 209.637 371.498 371.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.001024 1024 90 256 18176 0.694496 4.83328 27.9214 33.4905 33.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.000128 512 120 384 150784 4.42662 3.41392 39.9866 104.891 152.819 152.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1260 0.000256 1024 330 1280 61952 5.79043 3.41027 104.36 104.603 218.291 218.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 760 0.001024 1024 155 704 14080 0.722656 0.698432 11.3208 26.3125 39.1253 39.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 490 0.001024 4096 60 1920 15296 2.72384 116.635 107.669 227.072 227.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 0.001024 4096 280 384 17728 2.72573 27.9041 104.786 135.457 135.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 6.4e-05 1024 280 768 258048 25.8352 15.4378 179.962 421.81 643.204 643.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 6.4e-05 4096 185 3328 149504 137.096 55.5576 1740.21 1686.45 3619.47 3619.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 6.4e-05 2048 420 2048 247808 53.261 28.285 924.873 843.501 1850.08 1850.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.000128 1024 190 768 134144 11.1899 6.82803 95.9794 211.03 325.156 325.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.001024 1024 90 256 18048 0.690688 3.45261 26.9947 31.1806 31.2368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.000128 512 120 384 150016 4.41738 3.40787 26.6248 106.268 140.817 140.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1260 0.000256 1024 330 1280 61440 5.82269 3.40826 69.0665 105.687 184.11 184.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 760 0.001024 1024 155 704 13824 0.714752 0.6936 7.59046 26.3037 35.3742 35.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 490 0.001024 4096 60 1920 15232 2.72794 78.0519 105.807 186.63 186.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 0.001024 4096 280 384 17664 2.72506 19.6474 105.79 128.204 128.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 6.4e-05 1024 280 768 254976 25.9208 13.4744 147.556 416.915 604.04 604.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 6.4e-05 4096 185 3328 147456 137.297 55.3863 1427.01 1666.84 3286.7 3286.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 6.4e-05 2048 420 2048 245760 53.3609 28.1857 761.369 833.78 1676.87 1677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.000128 1024 190 768 133632 11.2012 6.82387 79.2489 208.636 306.035 306.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.001024 1024 90 256 18048 0.693024 2.84435 26.2825 29.8662 29.9252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.000128 512 120 384 150528 4.41741 3.40611 22.2715 104.905 135.103 135.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1260 0.000256 1024 330 1280 59904 5.78688 3.36941 56.3599 103.496 169.143 169.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 760 0.001024 1024 155 704 13824 0.719072 0.690304 6.54493 26.1632 34.1898 34.2671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 490 0.001024 4096 60 1920 15168 2.72365 63.9384 104.905 171.611 171.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 0.001024 4096 280 384 17472 2.71315 16.626 104.198 123.581 123.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 6.4e-05 1024 280 768 258048 25.8631 14.1539 137.627 417.956 595.765 595.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 6.4e-05 4096 185 3328 147456 138.012 55.5684 1310.4 1671 3175.15 3175.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 6.4e-05 2048 420 2048 245760 53.653 28.3379 699.054 836.244 1617.46 1617.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.000128 1024 190 768 133120 11.2498 6.83418 72.7707 209.188 300.172 300.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.001024 1024 90 256 17920 0.690176 2.83238 27.679 31.245 31.3023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.000128 512 120 384 149504 4.42618 3.41104 20.3184 104.663 132.918 133.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1260 0.000256 1024 330 1280 61440 5.83552 3.41056 52.2984 104.857 166.531 166.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 760 0.001024 1024 155 704 13312 0.713312 0.684288 5.72861 25.8861 33.0858 33.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 490 0.001024 4096 60 1920 15104 2.72384 58.747 104.8 166.314 166.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 0.001024 4096 280 384 17408 2.70944 13.8102 104.088 120.651 120.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 6.4e-05 1024 280 768 250880 25.844 13.3468 124.258 412.639 576.253 576.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 6.4e-05 4096 185 3328 143360 136.898 54.9921 1174.03 1649.73 3015.81 3015.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 6.4e-05 2048 420 2048 240640 53.3246 27.9082 632.292 825.443 1539.13 1539.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.000128 1024 190 768 130560 11.1568 6.80925 65.41 206.571 290.077 290.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.001024 1024 90 256 17920 0.69488 2.684 26.2584 29.6785 29.7333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.000128 512 120 384 148480 4.41229 3.4056 18.7544 104.212 130.885 130.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1260 0.000256 1024 330 1280 58880 5.84186 3.37018 47.2337 103.584 160.156 160.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 760 0.001024 1024 155 704 13440 0.727264 0.693152 5.3112 26.3148 33.1186 33.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 490 0.001024 4096 60 1920 15040 2.72291 53.3272 104.821 160.914 160.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 0.001024 4096 280 384 17280 2.69792 13.2399 103.766 119.747 119.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 6.4e-05 1024 280 768 251904 25.7799 13.3442 118.069 413.047 570.404 570.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 6.4e-05 4096 185 3328 141312 137.808 54.994 1100.06 1651.38 2944.4 2944.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 6.4e-05 2048 420 2048 239616 53.5944 27.8859 596.714 825.79 1504.15 1504.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.000128 1024 190 768 132096 11.0694 6.80685 63.899 206.818 288.719 288.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.001024 1024 90 256 17664 0.68896 2.30835 27.4247 30.4643 30.5206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 0.000128 512 120 384 148992 4.42394 3.40992 17.9721 104.512 130.415 130.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1260 0.000256 1024 330 1280 58368 5.88323 3.37325 43.9997 103.753 157.137 157.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 760 0.001024 1024 155 704 13056 0.706528 0.675328 5.18221 25.3937 32.0282 32.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 490 0.001024 4096 60 1920 14976 2.7271 51.4478 104.907 159.122 159.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 0.001024 4096 280 384 17280 2.7095 12.1504 104.204 119.106 119.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 6.4e-05 1024 280 768 247808 26.8637 13.5278 375.847 419.427 835.833 835.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 580 6.4e-05 4096 185 3328 139776 141.862 55.6524 3700.37 1676.89 5574.94 5575.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 6.4e-05 2048 420 2048 250624 53.2715 28.3136 1928.65 838.53 2848.93 2849.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1250 0.000128 1024 190 768 134912 11.2647 6.83622 210.376 209.769 438.375 438.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1250 0.001024 1024 90 256 18256 0.700416 6.31974 28.3039 35.3668 35.4181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1960 0.000128 512 120 384 150400 4.45891 3.41853 57.1624 104.993 170.134 170.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1260 0.000256 1024 330 1280 61440 5.83654 3.48349 90.9752 104.992 205.425 205.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 760 0.001024 1024 155 768 13792 0.722944 0.694464 15.749 26.3159 43.5714 43.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 490 0.001024 4096 60 1920 15344 2.72957 102.304 104.905 209.983 210.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1780 0.001024 4096 280 384 17792 2.73222 39.3523 104.97 147.099 147.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 6.4e-05 1024 280 768 247808 26.6903 13.8199 255.627 419.185 715.487 715.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 580 6.4e-05 4096 185 3328 139776 141.236 55.6155 2369.99 1675.31 4242.33 4242.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 6.4e-05 2048 420 2048 250368 52.9601 28.3607 1355.61 838.041 2275.14 2275.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.000128 1024 190 768 134912 11.1919 6.83418 142.524 209.576 370.257 370.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.001024 1024 90 256 18240 0.696672 4.66125 26.9122 32.3132 32.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 0.000128 512 120 384 150272 4.41792 3.41027 39.1778 104.863 151.972 152.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1260 0.000256 1024 330 1280 61440 5.83107 3.42102 103.972 104.893 218.248 218.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 760 0.001024 1024 155 768 13760 0.718368 0.694272 11.5259 26.2677 39.2762 39.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 490 0.001024 4096 60 1920 15328 2.72883 114.424 104.798 221.994 222.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1780 0.001024 4096 280 384 17760 2.72429 27.0417 104.776 134.585 134.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 6.4e-05 1024 280 768 247808 26.7288 13.5154 165.716 419.159 625.287 625.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 580 6.4e-05 4096 185 3328 139264 141.59 55.6154 1532.67 1675.84 3405.87 3406.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 6.4e-05 2048 420 2048 249856 53.1583 28.3793 877.668 838.132 1797.51 1797.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.000128 1024 190 768 134656 11.2304 6.82787 92.7026 209.669 320.557 320.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.001024 1024 90 256 18176 0.692704 3.1881 26.8695 30.7929 30.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 0.000128 512 120 384 150272 4.42886 3.4121 26.5889 104.902 139.433 139.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1260 0.000256 1024 330 1280 60928 5.83853 3.40915 66.6698 104.617 180.663 180.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 760 0.001024 1024 155 768 13696 0.724928 0.692704 7.44749 26.3133 35.2529 35.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 490 0.001024 4096 60 1920 15296 2.72426 74.2933 104.824 181.884 181.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1780 0.001024 4096 280 384 17728 2.72323 18.1181 104.798 125.681 125.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 6.4e-05 1024 280 768 247296 26.6983 14.1783 134.312 418.339 593.697 593.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 580 6.4e-05 4096 185 3328 138240 141.518 55.6215 1252.82 1672.54 3122.66 3122.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 6.4e-05 2048 420 2048 248832 53.1973 28.271 711.276 836.373 1629.29 1629.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.000128 1024 190 768 134400 11.2017 6.832 74.9558 209.271 302.392 302.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.001024 1024 90 256 18144 0.694272 2.58662 26.2452 29.5673 29.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 0.000128 512 120 384 149760 4.42368 3.4063 21.4933 104.703 134.133 134.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1260 0.000256 1024 330 1280 60672 5.81958 3.40515 54.2705 104.268 167.888 168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 760 0.001024 1024 155 768 13632 0.7192 0.697408 6.46154 26.2632 34.2118 34.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 490 0.001024 4096 60 1920 15264 2.73011 61.2168 104.775 168.766 168.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1780 0.001024 4096 280 384 17664 2.71885 15.2722 104.585 122.618 122.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1300 6.4e-05 1024 280 768 245760 26.7658 13.5004 119.932 417.789 578.151 578.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 580 6.4e-05 4096 185 3328 137216 141.798 55.5639 1114.1 1670.34 2981.97 2982.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 6.4e-05 2048 420 2048 247808 53.2546 28.2658 633.096 835.276 1550.06 1550.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.000128 1024 190 768 134144 11.1901 6.8272 67.0984 209.021 294.27 294.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.001024 1024 90 256 18048 0.690784 2.56742 27.6723 30.9757 31.0292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 0.000128 512 120 384 149504 4.42624 3.40902 19.4646 104.576 131.976 132.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1260 0.000256 1024 330 1280 60416 5.86758 3.41363 48.0926 104.68 162.183 162.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 760 0.001024 1024 155 768 13312 0.71696 0.692416 5.62435 26.053 33.159 33.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 490 0.001024 4096 60 1920 15232 2.72778 54.7566 104.8 162.328 162.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1780 0.001024 4096 280 384 17664 2.72403 14.1593 104.781 121.707 121.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1300 6.4e-05 1024 280 768 245760 26.8891 13.528 109.673 419.225 569.478 569.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 580 6.4e-05 4096 185 3328 138240 141.783 55.6115 1032.54 1676.1 2906.19 2906.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 6.4e-05 2048 420 2048 248320 53.4348 28.3043 582.316 838.138 1502.36 1502.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.000128 1024 190 768 133120 11.1677 6.81165 61.8339 208.039 287.981 288.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.001024 1024 90 256 18080 0.69248 2.3601 26.6055 29.7007 29.7561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 0.000128 512 120 384 149120 4.41712 3.40643 17.9288 104.522 130.374 130.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1260 0.000256 1024 330 1280 60160 5.76323 3.36714 44.6886 103.354 157.305 157.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 760 0.001024 1024 155 768 13440 0.718592 0.689088 5.29712 26.0956 32.8694 32.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 490 0.001024 4096 60 1920 15200 2.72381 48.8779 104.804 156.449 156.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1780 0.001024 4096 280 384 17600 2.7177 11.6 104.622 118.981 119.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1300 6.4e-05 1024 280 768 245760 26.6416 13.4674 131.688 416.46 588.425 588.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 580 6.4e-05 4096 185 3328 135168 141.838 55.3861 934.091 1665.18 2796.65 2796.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 6.4e-05 2048 420 2048 245760 53.3713 28.1565 532.298 832.608 1446.59 1446.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1250 0.000128 1024 190 768 133632 11.2082 6.82883 59.1218 208.397 285.685 285.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1250 0.001024 1024 90 256 18048 0.692384 1.95088 27.6906 30.3734 30.4295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 0.000128 512 120 384 149760 4.44211 3.40781 16.4404 104.784 129.174 129.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1260 0.000256 1024 330 1280 59904 5.78192 3.36896 40.9089 103.377 153.564 153.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 760 0.001024 1024 155 768 13440 0.717472 0.692672 5.15987 26.1344 32.7752 32.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 490 0.001024 4096 60 1920 15168 2.72573 46.2665 104.791 153.828 153.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1780 0.001024 4096 280 384 17472 2.70541 12.8592 104.081 119.686 119.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1300 6.4e-05 1024 280 768 247296 26.7131 13.5135 139.878 418.975 599.248 599.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 580 6.4e-05 4096 185 3328 136192 142.302 55.6073 1264.35 1675.28 3137.71 3137.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 6.4e-05 2048 420 2048 247296 53.5303 28.3238 503.28 837.639 1422.94 1423.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1250 0.000128 1024 190 768 134400 11.2213 6.83334 55.848 209.678 283.704 283.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1250 0.001024 1024 90 256 17920 0.691872 2.14682 27.642 30.525 30.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 0.000128 512 120 384 149632 4.4352 3.40854 15.5347 105.742 129.221 129.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1260 0.000256 1024 330 1280 59136 5.85098 3.38125 37.7472 103.87 150.977 151.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 760 0.001024 1024 155 768 13440 0.720896 0.696256 4.96701 26.2935 32.7506 32.8226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 490 0.001024 4096 60 1920 15008 2.70893 42.1484 104.207 149.108 149.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1780 0.001024 4096 280 384 17472 2.70909 11.2277 104.356 118.335 118.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 6.4e-05 1024 280 768 245760 26.7981 13.5058 134.156 418.365 592.992 593.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 580 6.4e-05 4096 185 3328 135168 142.482 55.551 1215.48 1672.65 3086.32 3086.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 6.4e-05 2048 420 2048 245760 53.644 28.261 477.849 836.504 1396.42 1396.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1250 0.000128 1024 190 768 133120 11.2532 6.83008 52.7471 209.399 280.362 280.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1250 0.001024 1024 90 256 17920 0.692448 2.31408 27.7111 30.7604 30.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 0.000128 512 120 384 149504 4.43245 3.40992 14.9025 104.776 127.621 127.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1260 0.000256 1024 330 1280 59392 5.93632 3.41203 37.1146 104.958 151.549 151.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 760 0.001024 1024 155 768 12800 0.71552 0.687392 4.59626 25.9066 31.977 32.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 490 0.001024 4096 60 1920 15104 2.72205 42.5569 104.908 150.229 150.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1780 0.001024 4096 280 384 17408 2.70739 9.21869 104.202 116.171 116.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 6.4e-05 1024 280 720 261632 25.6882 15.0222 380.814 418.934 840.628 840.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 580 6.4e-05 4096 185 3300 146944 138.732 55.5875 1548.32 1674.91 3417.71 3417.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 6.4e-05 2048 420 2040 250880 52.8987 28.2767 472.394 854.946 1408.68 1408.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1250 0.000128 1024 190 780 136192 11.1433 6.83434 210.3 209.655 438.063 438.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1250 0.001024 1024 90 240 17920 0.69456 6.16144 27.4652 34.3624 34.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 0.000128 512 120 420 150528 4.43373 3.40787 49.2324 104.896 162.072 162.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1260 0.000256 1024 330 1260 60928 5.76064 3.38592 34.8188 103.858 147.952 148.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 760 0.001024 1024 155 660 13888 0.71792 0.698368 14.0301 26.2911 41.8095 41.8875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 490 0.001024 4096 60 1920 15008 2.7095 39.7293 104.193 146.674 146.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1780 0.001024 4096 280 420 17248 2.70675 42.4387 104.012 149.199 149.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 6.4e-05 1024 280 768 258048 26.0376 13.5107 379.156 418.61 837.479 837.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 580 6.4e-05 4096 185 3328 150528 137.13 55.5882 1578.11 1674 3445 3445.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 6.4e-05 2048 420 2048 247296 53.5276 28.3361 456.328 837.155 1375.51 1375.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1250 0.000128 1024 190 768 134400 11.2587 6.8297 165.189 209.496 392.902 393.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1250 0.001024 1024 90 256 17920 0.694272 6.36518 28.4999 35.6003 35.6552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 0.000128 512 120 384 150528 4.43597 3.40582 44.4195 104.824 157.188 157.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1260 0.000256 1024 330 1280 60928 5.76112 3.37616 34.1786 103.779 147.224 147.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 760 0.001024 1024 155 704 13888 0.718848 0.696256 14.6114 26.2731 42.3752 42.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 490 0.001024 4096 60 1920 15008 2.71338 38.984 104.118 145.858 145.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1780 0.001024 4096 280 384 17472 2.71542 9.32051 104.268 116.349 116.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 6.4e-05 1024 280 750 255360 25.946 14.4015 396.824 415.378 852.719 852.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 580 6.4e-05 4096 185 3300 147840 137.115 55.2953 1592.57 1660.69 3445.84 3445.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 6.4e-05 2048 420 2000 246400 53.1249 28.1293 462.267 830.535 1374.21 1374.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1250 0.000128 1024 190 750 134400 11.1375 6.82822 170.631 207.915 396.642 396.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1250 0.001024 1024 90 200 18200 0.695008 5.26336 27.2173 33.2172 33.2722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 0.000128 512 120 400 150080 4.46694 3.41402 48.1685 104.833 160.984 161.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1260 0.000256 1024 330 1300 60480 5.73312 3.35158 35.9285 102.728 147.868 147.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 760 0.001024 1024 155 650 14000 0.716576 0.690176 14.4425 26.0593 41.9826 42.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 490 0.001024 4096 60 1950 14840 2.70662 40.3452 103.939 147.032 147.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1780 0.001024 4096 280 400 17360 2.71648 10.6296 104.426 117.816 117.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 6.4e-05 1024 280 720 255360 25.9291 13.4337 382.838 415.489 837.86 837.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 580 6.4e-05 4096 185 3312 152320 136.36 55.307 4028.94 1661.37 5882.14 5882.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 6.4e-05 2048 420 2016 246400 53.082 28.1538 459.958 830.668 1372.02 1372.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1250 0.000128 1024 190 768 136640 11.0293 6.85875 212.344 207.973 438.335 438.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1250 0.001024 1024 90 240 17920 0.694272 6.3655 28.459 35.5615 35.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 0.000128 512 120 384 151200 4.45366 3.4193 46.6982 104.81 159.482 159.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1260 0.000256 1024 330 1296 60480 5.74058 3.35155 35.5132 102.757 147.486 147.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 760 0.001024 1024 155 672 14000 0.718016 0.689952 14.8869 26.0671 42.4351 42.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 490 0.001024 4096 60 1920 14840 2.69949 39.723 103.617 146.084 146.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1780 0.001024 4096 280 384 17360 2.71578 40.0449 104.07 146.874 146.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 6.4e-05 1024 280 736 264192 25.4892 13.4985 380.95 417.703 837.809 837.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 580 6.4e-05 4096 185 3296 151552 137.002 55.5458 3937.66 1670.01 5800.39 5800.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 6.4e-05 2048 420 2016 249856 53.1537 28.338 1848.72 835.091 2765.48 2765.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1250 0.000128 1024 190 736 137216 11.0624 6.83011 200.353 208.979 427.358 427.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1250 0.001024 1024 90 224 18304 0.701312 5.81456 26.9215 33.4811 33.5373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1960 0.000128 512 120 384 151040 4.43408 3.40787 45.3682 104.559 157.87 157.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1260 0.000256 1024 330 1280 62464 5.77539 3.40992 40.8128 104.659 154.785 154.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 760 0.001024 1024 155 672 14336 0.71552 0.690176 14.5569 26.0466 42.0812 42.1458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 490 0.001024 4096 60 1920 15232 2.72384 45.6557 104.78 153.203 153.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1780 0.001024 4096 280 384 17664 2.72989 39.1776 104.758 146.711 146.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 6.4e-05 1024 280 736 253440 25.6328 13.3437 498.489 413.125 950.757 950.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 580 6.4e-05 4096 185 3296 145920 135.945 55.0142 2386.35 1651.72 4229.2 4229.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 6.4e-05 2048 420 2016 245760 52.4473 27.9142 797.273 826.025 1703.82 1703.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1250 0.000128 1024 190 736 134400 10.9592 6.80454 216.999 206.928 441.819 441.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1250 0.001024 1024 90 224 17760 0.692224 2.48208 26.4511 29.6674 29.7224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 0.000128 512 120 384 149760 4.42368 3.41251 62.1582 104.82 174.917 175.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1260 0.000256 1024 330 1280 61440 5.73795 3.38042 61.669 103.868 174.781 174.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 760 0.001024 1024 155 672 13440 0.69632 0.669696 19.0181 25.2584 45.716 45.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 490 0.001024 4096 60 1920 14880 2.7272 68.8829 104.892 176.547 176.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1780 0.001024 4096 280 384 17280 2.72448 17.2315 104.698 124.698 124.753
