
*** Running vivado
    with args -log design_1_Canny_accel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Canny_accel_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Canny_accel_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_Canny_accel_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 476.469 ; gain = 101.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Canny_accel_0_0' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_Canny_accel_0_0/synth/design_1_Canny_accel_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Canny_accel' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Canny_accel_AXILiteS_s_axi' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_LOW_THRESHOLD_DATA_0 bound to: 5'b10000 
	Parameter ADDR_LOW_THRESHOLD_CTRL bound to: 5'b10100 
	Parameter ADDR_HIGH_THRESHOLD_DATA_0 bound to: 5'b11000 
	Parameter ADDR_HIGH_THRESHOLD_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_AXILiteS_s_axi.v:205]
INFO: [Synth 8-6155] done synthesizing module 'Canny_accel_AXILiteS_s_axi' (1#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pre_process211' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/pre_process211.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/pre_process211.v:88]
INFO: [Synth 8-6155] done synthesizing module 'pre_process211' (2#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/pre_process211.v:10]
INFO: [Synth 8-6157] synthesizing module 'xFCannyEdgeDetector' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyEdgeDetector.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyEdgeDetector.v:72]
INFO: [Synth 8-6157] synthesizing module 'xFCannyKernel' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyKernel.v:10]
INFO: [Synth 8-6157] synthesizing module 'xFAverageGaussianMas' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state5 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state16 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state17 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:83]
INFO: [Synth 8-6157] synthesizing module 'xFAverageGaussianbkb' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianbkb.v:53]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFAverageGaussianbkb_ram' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xFAverageGaussianbkb_ram' (3#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFAverageGaussianbkb' (4#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianbkb.v:53]
INFO: [Synth 8-6157] synthesizing module 'xfExtractPixels_1' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xfExtractPixels_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xfExtractPixels_1' (5#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xfExtractPixels_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Canny_accel_mux_3eOg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Canny_accel_mux_3eOg' (6#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3eOg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1309]
INFO: [Synth 8-6155] done synthesizing module 'xFAverageGaussianMas' (7#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:10]
INFO: [Synth 8-6157] synthesizing module 'xFSobel' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel.v:65]
INFO: [Synth 8-6157] synthesizing module 'xFSobel3x3' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state23 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:65]
INFO: [Synth 8-6157] synthesizing module 'Canny_accel_mux_3fYi' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Canny_accel_mux_3fYi' (8#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3fYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1495]
INFO: [Synth 8-6155] done synthesizing module 'xFSobel3x3' (9#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xFSobel' (10#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel.v:10]
INFO: [Synth 8-6157] synthesizing module 'xFDuplicate_rows' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFDuplicate_rows.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFDuplicate_rows.v:88]
INFO: [Synth 8-6155] done synthesizing module 'xFDuplicate_rows' (11#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFDuplicate_rows.v:10]
INFO: [Synth 8-6157] synthesizing module 'xFMagnitudeKernel' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFMagnitudeKernel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFMagnitudeKernel.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFMagnitudeKernel.v:379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFMagnitudeKernel.v:381]
INFO: [Synth 8-6155] done synthesizing module 'xFMagnitudeKernel' (12#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFMagnitudeKernel.v:10]
INFO: [Synth 8-6157] synthesizing module 'xFAngleKernel' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v:59]
INFO: [Synth 8-6157] synthesizing module 'Canny_accel_mul_mg8j' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mul_mg8j.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Canny_accel_mul_mg8j_DSP48_0' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mul_mg8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Canny_accel_mul_mg8j_DSP48_0' (13#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mul_mg8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Canny_accel_mul_mg8j' (14#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mul_mg8j.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v:600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v:606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v:632]
INFO: [Synth 8-6155] done synthesizing module 'xFAngleKernel' (15#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAngleKernel.v:10]
INFO: [Synth 8-6157] synthesizing module 'xFSuppression3x3' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state5 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state6 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state7 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state16 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state17 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state18 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:79]
INFO: [Synth 8-6157] synthesizing module 'xFSuppression3x3_hbi' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_hbi.v:53]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFSuppression3x3_hbi_ram' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_hbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_hbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xFSuppression3x3_hbi_ram' (16#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_hbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFSuppression3x3_hbi' (17#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_hbi.v:53]
INFO: [Synth 8-6157] synthesizing module 'xFSuppression3x3_jbC' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_jbC.v:53]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFSuppression3x3_jbC_ram' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_jbC.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_jbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xFSuppression3x3_jbC_ram' (18#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_jbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFSuppression3x3_jbC' (19#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3_jbC.v:53]
INFO: [Synth 8-6157] synthesizing module 'xfExtractPixels' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xfExtractPixels.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xfExtractPixels' (20#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xfExtractPixels.v:10]
INFO: [Synth 8-6157] synthesizing module 'Canny_accel_mux_3mb6' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3mb6.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Canny_accel_mux_3mb6' (21#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel_mux_3mb6.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1903]
INFO: [Synth 8-6155] done synthesizing module 'xFSuppression3x3' (22#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (23#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (24#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d5_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d5_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d5_A_shiftReg' (25#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d5_A' (26#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (27#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (28#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3840_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d3840_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3840 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3840_A' (29#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d3840_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_xFSobelncg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSobelncg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_xFSobelncg_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSobelncg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFSobelncg_shiftReg' (30#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSobelncg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFSobelncg' (31#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSobelncg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_xFSupprocq' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSupprocq.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_xFSupprocq_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSupprocq.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFSupprocq_shiftReg' (32#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSupprocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFSupprocq' (33#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSupprocq.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_xFDuplipcA' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFDuplipcA.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_xFDuplipcA_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFDuplipcA.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFDuplipcA_shiftReg' (34#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFDuplipcA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFDuplipcA' (35#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFDuplipcA.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_xFMagniqcK' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFMagniqcK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_xFMagniqcK_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFMagniqcK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFMagniqcK_shiftReg' (36#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFMagniqcK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFMagniqcK' (37#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFMagniqcK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_xFAnglercU' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFAnglercU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_xFAnglercU_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFAnglercU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFAnglercU_shiftReg' (38#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFAnglercU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFAnglercU' (39#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFAnglercU.v:45]
INFO: [Synth 8-6155] done synthesizing module 'xFCannyKernel' (40#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyKernel.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xFCannyEdgeDetector' (41#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFCannyEdgeDetector.v:10]
INFO: [Synth 8-6157] synthesizing module 'post_process' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:898]
WARNING: [Synth 8-6014] Unused sequential element out_strm_V_dest_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:318]
WARNING: [Synth 8-6014] Unused sequential element out_strm_V_id_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:344]
WARNING: [Synth 8-6014] Unused sequential element out_strm_V_keep_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:370]
WARNING: [Synth 8-6014] Unused sequential element out_strm_V_strb_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:432]
WARNING: [Synth 8-6014] Unused sequential element out_strm_V_user_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:458]
INFO: [Synth 8-6155] done synthesizing module 'post_process' (42#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/post_process.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_x' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_x_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A_x.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_x_shiftReg' (43#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_x' (44#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w2_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w2_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w2_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w2_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w2_d2_A_shiftReg' (45#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w2_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w2_d2_A' (46#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w2_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_xFCannysc4' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFCannysc4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_xFCannysc4_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFCannysc4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFCannysc4_shiftReg' (47#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFCannysc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFCannysc4' (48#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFCannysc4.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_post_prtde' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_post_prtde.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_post_prtde_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_post_prtde.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_post_prtde_shiftReg' (49#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_post_prtde.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_post_prtde' (50#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_post_prtde.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Canny_accel' (51#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/Canny_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Canny_accel_0_0' (52#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_Canny_accel_0_0/synth/design_1_Canny_accel_0_0.v:58]
WARNING: [Synth 8-3331] design xFSuppression3x3_jbC has unconnected port reset
WARNING: [Synth 8-3331] design xFSuppression3x3_hbi has unconnected port reset
WARNING: [Synth 8-3331] design Canny_accel_mul_mg8j_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design xFAverageGaussianbkb has unconnected port reset
WARNING: [Synth 8-3331] design xFCannyKernel has unconnected port p_lowthreshold_ap_vld
WARNING: [Synth 8-3331] design xFCannyKernel has unconnected port p_highthreshold_ap_vld
WARNING: [Synth 8-3331] design pre_process211 has unconnected port in_strm_TKEEP[0]
WARNING: [Synth 8-3331] design pre_process211 has unconnected port in_strm_TSTRB[0]
WARNING: [Synth 8-3331] design pre_process211 has unconnected port in_strm_TUSER[0]
WARNING: [Synth 8-3331] design pre_process211 has unconnected port in_strm_TLAST[0]
WARNING: [Synth 8-3331] design pre_process211 has unconnected port in_strm_TID[0]
WARNING: [Synth 8-3331] design pre_process211 has unconnected port in_strm_TDEST[0]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design Canny_accel_AXILiteS_s_axi has unconnected port WDATA[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 565.262 ; gain = 189.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 565.262 ; gain = 189.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 565.262 ; gain = 189.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_Canny_accel_0_0/constraints/Canny_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_Canny_accel_0_0/constraints/Canny_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_Canny_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_Canny_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 929.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 930.582 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 932.082 ; gain = 2.828
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 932.082 ; gain = 556.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 932.082 ; gain = 556.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_Canny_accel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 932.082 ; gain = 556.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Canny_accel_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Canny_accel_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'p_5_i_i_fu_176_reg[1:0]' into 'p_0385_3_i_i_reg_980_reg[1:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:719]
INFO: [Synth 8-4471] merging register 'p_6_i_i_fu_172_reg[1:0]' into 'p_0389_3_i_i_reg_985_reg[1:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:720]
INFO: [Synth 8-4471] merging register 'p_7_i_i_fu_168_reg[1:0]' into 'p_0395_3_i_i_reg_990_reg[1:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:721]
INFO: [Synth 8-4471] merging register 'tmp_i_i_reg_943_pp0_iter1_reg_reg[63:11]' into 'tmp_i_i_reg_943_reg[63:11]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFAverageGaussianMas.v:1409]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_i_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_i_i_fu_626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_96_i_i_fu_922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_84_i_i_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_112_i_i_fu_648_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_i_i_fu_501_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_31_fu_495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'row_ind_2_V_2_load_reg_990_reg[12:2]' into 'row_ind_2_V_1_load_reg_985_reg[12:2]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1591]
INFO: [Synth 8-4471] merging register 'row_ind_2_V_load_reg_996_reg[12:2]' into 'row_ind_2_V_1_load_reg_985_reg[12:2]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1632]
INFO: [Synth 8-4471] merging register 'row_ind_2_V_1_fu_134_reg[12:2]' into 'row_ind_2_V_1_load_reg_985_reg[12:2]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1635]
INFO: [Synth 8-4471] merging register 'row_ind_2_V_2_fu_138_reg[12:2]' into 'row_ind_2_V_1_load_reg_985_reg[12:2]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSobel3x3.v:1519]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_502_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_578_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_669_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_721_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_139_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_151_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'p_2_i_fu_194_reg[1:0]' into 'p_0298_3_i_reg_1341_reg[1:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:938]
INFO: [Synth 8-4471] merging register 'p_3_i_fu_190_reg[1:0]' into 'p_0317_3_i_reg_1346_reg[1:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:939]
INFO: [Synth 8-4471] merging register 'p_4_i_fu_186_reg[1:0]' into 'p_0325_3_i_reg_1351_reg[1:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:940]
INFO: [Synth 8-4471] merging register 'tmp_i_reg_1293_pp0_iter1_reg_reg[63:11]' into 'tmp_i_reg_1293_reg[63:11]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1917]
INFO: [Synth 8-4471] merging register 'tmp_66_cast_i_reg_1322_reg[15:8]' into 'tmp_cast_i_reg_1317_reg[15:8]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1741]
INFO: [Synth 8-4471] merging register 'NMS_i1_reg_1552_reg[0:0]' into 'NMS_i_reg_1498_reg[0:0]' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/xFSuppression3x3.v:1809]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_fu_688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_665_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_837_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_616_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_646_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_i_fu_1262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_1238_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_1250_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_i_fu_863_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_8_fu_694_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w8_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/fifo_w16_d3840_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/c4b9/hdl/verilog/start_for_xFSupprocq.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp4_fu_195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_237_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_34_fu_242_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_mid1_fu_215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_35_fu_226_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Canny_accel_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Canny_accel_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 932.082 ; gain = 556.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 12    
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   5 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 20    
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 55    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 15    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 35    
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 78    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 62    
	                1 Bit    Registers := 257   
+---RAMs : 
	              60K Bit         RAMs := 1     
	              20K Bit         RAMs := 3     
	              10K Bit         RAMs := 8     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 28    
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 23    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 55    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 54    
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 220   
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Canny_accel_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pre_process211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xFAverageGaussianbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Canny_accel_mux_3eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xFAverageGaussianMas 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 30    
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module Canny_accel_mux_3fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
Module xFSobel3x3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 26    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 38    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module xFSobel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xFDuplicate_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module xFMagnitudeKernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Canny_accel_mul_mg8j_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module xFAngleKernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 2     
	               16 Bit    Registers := 19    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xFSuppression3x3_hbi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module xFSuppression3x3_jbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module Canny_accel_mux_3mb6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module xFSuppression3x3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               16 Bit    Registers := 14    
	               13 Bit    Registers := 9     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d3840_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              60K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xFSobelncg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFSobelncg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_xFSupprocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_xFDuplipcA_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFDuplipcA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_xFMagniqcK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFMagniqcK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_xFAnglercU_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFAnglercU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xFCannyEdgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module post_process 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 1     
Module fifo_w8_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w2_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module fifo_w2_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_xFCannysc4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFCannysc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_post_prtde_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_post_prtde 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_665_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_837_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_i_fu_863_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_616_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_646_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_i_fu_1262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_1250_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_1238_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_8_fu_694_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_i_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_i_i_fu_626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_112_i_i_fu_648_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_96_i_i_fu_922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_84_i_i_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_31_fu_495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_i_i_fu_501_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_xFSobel3x3_fu_54/exitcond3_fu_502_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_xFSobel3x3_fu_54/exitcond2_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_xFSobel3x3_fu_54/exitcond1_fu_578_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_xFSobel3x3_fu_54/exitcond1_i_fu_669_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_xFSobel3x3_fu_54/tmp_20_fu_721_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_xFSobel3x3_fu_54/exitcond_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_139_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_151_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_169_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tg22x_1_reg_392_reg, operation Mode is: (A''*(B:0x3505)')'.
DSP Report: register Canny_accel_mul_mg8j_U47/Canny_accel_mul_mg8j_DSP48_0_U/b_reg_reg is absorbed into DSP tg22x_1_reg_392_reg.
DSP Report: register p_Val2_3_reg_381_reg is absorbed into DSP tg22x_1_reg_392_reg.
DSP Report: register Canny_accel_mul_mg8j_U47/Canny_accel_mul_mg8j_DSP48_0_U/a_reg_reg is absorbed into DSP tg22x_1_reg_392_reg.
DSP Report: register tg22x_1_reg_392_reg is absorbed into DSP tg22x_1_reg_392_reg.
DSP Report: register Canny_accel_mul_mg8j_U47/Canny_accel_mul_mg8j_DSP48_0_U/p_reg_reg is absorbed into DSP tg22x_1_reg_392_reg.
DSP Report: operator Canny_accel_mul_mg8j_U47/Canny_accel_mul_mg8j_DSP48_0_U/p_reg0 is absorbed into DSP tg22x_1_reg_392_reg.
INFO: [Synth 8-5546] ROM "exitcond_i_fu_688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_665_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_837_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_i_fu_863_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_1238_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_8_fu_694_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_616_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_646_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_i_fu_1262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_1250_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "post_process_U0/tmp_34_fu_242_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "post_process_U0/tmp_s_fu_237_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pre_process211_U0/exitcond_flatten_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "post_process_U0/exitcond_flatten_fu_163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "post_process_U0/exitcond7_fu_175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "post_process_U0/tmp4_fu_195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "post_process_U0/tmp_35_fu_226_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design xFCannyKernel has unconnected port p_lowthreshold_ap_vld
WARNING: [Synth 8-3331] design xFCannyKernel has unconnected port p_highthreshold_ap_vld
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port s_axi_AXILiteS_WSTRB[1]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port in_strm_TKEEP[0]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port in_strm_TSTRB[0]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port in_strm_TUSER[0]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port in_strm_TLAST[0]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port in_strm_TID[0]
WARNING: [Synth 8-3331] design Canny_accel has unconnected port in_strm_TDEST[0]
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_reg[15]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_36_reg_376_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter2_reg_reg[15]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_36_reg_376_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter3_reg_reg[15]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_36_reg_376_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFMagnitudeKernel_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[15]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_36_reg_376_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_18_reg_357_reg[15]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_reg_371_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFDuplicate_rows_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter5_reg_reg[15]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_36_reg_376_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFAngleKernel_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[2]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[3]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[4]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[5]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[6]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[7]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[8]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[9]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[10]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[11]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/row_ind_2_V_1_load_reg_985_reg[12]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_14_reg_1193_reg[0]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFSobel_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[2]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[3]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[4]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[5]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[6]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[7]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[8]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[9]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[10]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[11]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[12]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[13]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[14]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[15]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[16]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[17]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[18]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[19]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[20]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[21]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[22]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[23]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[24]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[25]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[26]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[27]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[28]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[29]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[30]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFSobel_U0/\grp_xFSobel3x3_fu_54/tmp_3_reg_1014_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[8]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[9]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[10]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[11]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[12]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[13]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[14]' (FD) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_cast_i_reg_1317_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFSuppression3x3_U0/\tmp_cast_i_reg_1317_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFAverageGaussianMas_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFSuppression3x3_U0/\NMS_i_reg_1498_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pre_process211_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\post_process_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[0]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[0]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[1]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[1]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[2]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[2]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[3]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[3]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[4]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[4]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[5]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[5]' (FDE) to 'inst/post_process_U0/out_strm_V_data_V_1_payload_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/Canny_accel_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Canny_accel_AXILiteS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (Canny_accel_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module Canny_accel.
WARNING: [Synth 8-3332] Sequential element (Canny_accel_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module Canny_accel.
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][12]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][13]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][13]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][14]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][15]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/gradx_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/gradx_mat_V_V_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFAngleKernel_U0/\p_Val2_3_reg_381_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFAngleKernel_U0/\tmp_5_reg_398_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFAngleKernel_U0/\p_Val2_3_reg_381_pp0_iter3_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFAngleKernel_U0/\p_Val2_3_reg_381_pp0_iter3_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80 /xFAngleKernel_U0/\p_Val2_3_reg_381_pp0_iter3_reg_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 932.082 ; gain = 556.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFSuppression3x3_hbi_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFSuppression3x3_hbi_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFSuppression3x3_jbC_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFSuppression3x3_jbC_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFSuppression3x3_jbC_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d3840_A:         | mem_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Canny_accel_mul_mg8j_DSP48_0 | (A''*(B:0x3505)')' | 16     | 15     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/i_2_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/i_2_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 953.859 ; gain = 578.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1018.766 ; gain = 643.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFAverageGaussianbkb_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFSuppression3x3_hbi_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFSuppression3x3_hbi_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xFSuppression3x3_jbC_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFSuppression3x3_jbC_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFSuppression3x3_jbC_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d3840_A:         | mem_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1030.348 ; gain = 655.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1030.348 ; gain = 655.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1030.348 ; gain = 655.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1030.348 ; gain = 655.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1030.348 ; gain = 655.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1030.348 ; gain = 655.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1030.348 ; gain = 655.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Canny_accel | xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Canny_accel | xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_11_reg_1122_pp1_iter4_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Canny_accel | xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter4_reg_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Canny_accel | xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/exitcond_reg_348_pp0_iter4_reg_reg[0]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Canny_accel | xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter5_reg_reg[9]               | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|Canny_accel | xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter5_reg_reg[10]              | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|Canny_accel | xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_18_reg_357_pp0_iter7_reg_reg[15]              | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Canny_accel | xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[4] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   138|
|2     |DSP48E1    |     1|
|3     |LUT1       |    33|
|4     |LUT2       |   323|
|5     |LUT3       |   296|
|6     |LUT4       |   552|
|7     |LUT5       |   458|
|8     |LUT6       |   575|
|9     |RAMB18E1_1 |     8|
|10    |RAMB36E1_1 |     2|
|11    |RAMB36E1_2 |     3|
|12    |SRL16E     |    45|
|13    |FDRE       |  2124|
|14    |FDSE       |    63|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------+------+
|      |Instance                                 |Module                      |Cells |
+------+-----------------------------------------+----------------------------+------+
|1     |top                                      |                            |  4621|
|2     |  inst                                   |Canny_accel                 |  4621|
|3     |    Canny_accel_AXILiteS_s_axi_U         |Canny_accel_AXILiteS_s_axi  |   100|
|4     |    high_threshold_c_U                   |fifo_w8_d2_A_x              |    34|
|5     |      U_fifo_w8_d2_A_x_ram               |fifo_w8_d2_A_x_shiftReg_33  |    24|
|6     |    low_threshold_c_U                    |fifo_w8_d2_A_x_0            |    34|
|7     |      U_fifo_w8_d2_A_x_ram               |fifo_w8_d2_A_x_shiftReg_32  |    24|
|8     |    post_process_U0                      |post_process                |   212|
|9     |    pre_process211_U0                    |pre_process211              |   105|
|10    |    start_for_post_prtde_U               |start_for_post_prtde        |    13|
|11    |    start_for_xFCannysc4_U               |start_for_xFCannysc4        |    10|
|12    |    strm_dst_V_V_U                       |fifo_w2_d2_A                |    12|
|13    |      U_fifo_w2_d2_A_ram                 |fifo_w2_d2_A_shiftReg       |     4|
|14    |    strm_src_V_V_U                       |fifo_w8_d2_A_x_1            |    33|
|15    |      U_fifo_w8_d2_A_x_ram               |fifo_w8_d2_A_x_shiftReg     |    24|
|16    |    xFCannyEdgeDetector_U0               |xFCannyEdgeDetector         |  4068|
|17    |      grp_xFCannyKernel_fu_80            |xFCannyKernel               |  4045|
|18    |        gaussian_mat_V_V_U               |fifo_w8_d2_A                |    33|
|19    |          U_fifo_w8_d2_A_ram             |fifo_w8_d2_A_shiftReg_31    |    24|
|20    |        gradx_mat_V_V_U                  |fifo_w16_d2_A_3             |    42|
|21    |          U_fifo_w16_d2_A_ram            |fifo_w16_d2_A_shiftReg_28   |    33|
|22    |        gradx1_mat_V_V_U                 |fifo_w16_d2_A               |    44|
|23    |          U_fifo_w16_d2_A_ram            |fifo_w16_d2_A_shiftReg_30   |    35|
|24    |        gradx2_mat_V_V_U                 |fifo_w16_d2_A_2             |    43|
|25    |          U_fifo_w16_d2_A_ram            |fifo_w16_d2_A_shiftReg_29   |    34|
|26    |        grady1_mat_V_V_U                 |fifo_w16_d2_A_4             |    44|
|27    |          U_fifo_w16_d2_A_ram            |fifo_w16_d2_A_shiftReg_27   |    35|
|28    |        grady2_mat_V_V_U                 |fifo_w16_d2_A_5             |    43|
|29    |          U_fifo_w16_d2_A_ram            |fifo_w16_d2_A_shiftReg_26   |    34|
|30    |        phase_mat_V_V_U                  |fifo_w8_d2_A_8              |    27|
|31    |          U_fifo_w8_d2_A_ram             |fifo_w8_d2_A_shiftReg       |    18|
|32    |        grady_mat_V_V_U                  |fifo_w16_d2_A_6             |    43|
|33    |          U_fifo_w16_d2_A_ram            |fifo_w16_d2_A_shiftReg      |    33|
|34    |        magnitude_mat_V_V_U              |fifo_w16_d3840_A            |   170|
|35    |        p_highthreshold_c_U              |fifo_w8_d5_A                |    28|
|36    |          U_fifo_w8_d5_A_ram             |fifo_w8_d5_A_shiftReg_25    |    12|
|37    |        p_lowthreshold_c_U               |fifo_w8_d5_A_7              |    28|
|38    |          U_fifo_w8_d5_A_ram             |fifo_w8_d5_A_shiftReg       |    12|
|39    |        start_for_xFAnglercU_U           |start_for_xFAnglercU        |    11|
|40    |        start_for_xFDuplipcA_U           |start_for_xFDuplipcA        |    10|
|41    |        start_for_xFMagniqcK_U           |start_for_xFMagniqcK        |    11|
|42    |        start_for_xFSobelncg_U           |start_for_xFSobelncg        |     9|
|43    |        start_for_xFSupprocq_U           |start_for_xFSupprocq        |    20|
|44    |        xFAngleKernel_U0                 |xFAngleKernel               |   350|
|45    |        xFAverageGaussianMas_U0          |xFAverageGaussianMas        |   680|
|46    |          buf_0_V_U                      |xFAverageGaussianbkb_19     |    27|
|47    |            xFAverageGaussianbkb_ram_U   |xFAverageGaussianbkb_ram_24 |    27|
|48    |          buf_1_V_U                      |xFAverageGaussianbkb_20     |    24|
|49    |            xFAverageGaussianbkb_ram_U   |xFAverageGaussianbkb_ram_23 |    24|
|50    |          buf_2_V_U                      |xFAverageGaussianbkb_21     |    60|
|51    |            xFAverageGaussianbkb_ram_U   |xFAverageGaussianbkb_ram_22 |    60|
|52    |        xFDuplicate_rows_U0              |xFDuplicate_rows            |    85|
|53    |        xFMagnitudeKernel_U0             |xFMagnitudeKernel           |   216|
|54    |        xFSobel_U0                       |xFSobel                     |   955|
|55    |          grp_xFSobel3x3_fu_54           |xFSobel3x3                  |   951|
|56    |            buf_0_V_U                    |xFAverageGaussianbkb        |    24|
|57    |              xFAverageGaussianbkb_ram_U |xFAverageGaussianbkb_ram_18 |    24|
|58    |            buf_1_V_U                    |xFAverageGaussianbkb_15     |     3|
|59    |              xFAverageGaussianbkb_ram_U |xFAverageGaussianbkb_ram_17 |     3|
|60    |            buf_2_V_U                    |xFAverageGaussianbkb_16     |    87|
|61    |              xFAverageGaussianbkb_ram_U |xFAverageGaussianbkb_ram    |    87|
|62    |        xFSuppression3x3_U0              |xFSuppression3x3            |  1153|
|63    |          angle_0_V_U                    |xFSuppression3x3_hbi        |    22|
|64    |            xFSuppression3x3_hbi_ram_U   |xFSuppression3x3_hbi_ram_14 |    22|
|65    |          angle_1_V_U                    |xFSuppression3x3_hbi_9      |    19|
|66    |            xFSuppression3x3_hbi_ram_U   |xFSuppression3x3_hbi_ram    |    19|
|67    |          buf_0_V_U                      |xFSuppression3x3_jbC        |   103|
|68    |            xFSuppression3x3_jbC_ram_U   |xFSuppression3x3_jbC_ram_13 |   103|
|69    |          buf_1_V_U                      |xFSuppression3x3_jbC_10     |    31|
|70    |            xFSuppression3x3_jbC_ram_U   |xFSuppression3x3_jbC_ram_12 |    31|
|71    |          buf_2_V_U                      |xFSuppression3x3_jbC_11     |    20|
|72    |            xFSuppression3x3_jbC_ram_U   |xFSuppression3x3_jbC_ram    |    20|
+------+-----------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1030.348 ; gain = 655.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1030.348 ; gain = 288.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1030.348 ; gain = 655.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1030.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
401 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1030.348 ; gain = 666.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1030.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_Canny_accel_0_0_synth_1/design_1_Canny_accel_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Canny_accel_0_0, cache-ID = 8a32cdf2e1cbedc4
INFO: [Coretcl 2-1174] Renamed 71 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_Canny_accel_0_0_synth_1/design_1_Canny_accel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Canny_accel_0_0_utilization_synth.rpt -pb design_1_Canny_accel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 23:14:43 2025...
