// Seed: 3670581494
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1#(.id_2(1 < -1))
);
  inout wire id_1;
  wire id_3, id_4;
  supply0 id_5, id_6, id_7 = -1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2, id_3;
  assign module_3.type_1 = 0;
endmodule
module module_3 (
    output logic id_0,
    output tri1  id_1
);
  always_comb id_0 <= -1'h0;
  module_2 modCall_1 ();
  assign id_1 = 1;
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
endmodule
