// Seed: 977610503
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    output tri id_5,
    output wire id_6
);
  assign id_5 = 1;
  assign id_0 = 1'b0 - id_3;
endmodule
module module_1 #(
    parameter id_16 = 32'd94,
    parameter id_7  = 32'd4
) (
    output supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input wand id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 _id_7,
    input tri0 id_8,
    input tri id_9,
    output supply0 id_10,
    input tri0 id_11,
    input wor id_12,
    output wor id_13,
    input supply0 id_14,
    input wor id_15,
    output uwire _id_16,
    output wor id_17,
    output uwire id_18,
    output uwire id_19
);
  logic id_21 = 1;
  wire  id_22;
  assign id_2 = id_8;
  wire id_23;
  logic [id_16 : id_7] id_24;
  assign id_21 = 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_3,
      id_9,
      id_2,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
