{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642586747432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642586747432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 19 13:05:47 2022 " "Processing started: Wed Jan 19 13:05:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642586747432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586747432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_2 -c project_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_2 -c project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586747432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642586748014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642586748014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642586760829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760829 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main_module.v(43) " "Verilog HDL information at main_module.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642586760831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642586760832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642586760834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_extended " "Found entity 1: bird_extended" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642586760837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642586760897 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "statusordata main_module.v(43) " "Verilog HDL Always Construct warning at main_module.v(43): inferring latch(es) for variable \"statusordata\", which holds its previous value in one or more paths through the always construct" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642586760912 "|main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in main_module.v(43) " "Verilog HDL Always Construct warning at main_module.v(43): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642586760912 "|main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack main_module.v(43) " "Verilog HDL Always Construct warning at main_module.v(43): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642586760912 "|main_module"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "252 0 1023 main_module.v(85) " "Verilog HDL warning at main_module.v(85): number of words (252) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 85 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1642586760915 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack main_module.v(43) " "Inferred latch for \"ack\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] main_module.v(43) " "Inferred latch for \"data_in\[0\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] main_module.v(43) " "Inferred latch for \"data_in\[1\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] main_module.v(43) " "Inferred latch for \"data_in\[2\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] main_module.v(43) " "Inferred latch for \"data_in\[3\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] main_module.v(43) " "Inferred latch for \"data_in\[4\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] main_module.v(43) " "Inferred latch for \"data_in\[5\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] main_module.v(43) " "Inferred latch for \"data_in\[6\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] main_module.v(43) " "Inferred latch for \"data_in\[7\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] main_module.v(43) " "Inferred latch for \"data_in\[8\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] main_module.v(43) " "Inferred latch for \"data_in\[9\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] main_module.v(43) " "Inferred latch for \"data_in\[10\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760932 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] main_module.v(43) " "Inferred latch for \"data_in\[11\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760933 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] main_module.v(43) " "Inferred latch for \"data_in\[12\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760933 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] main_module.v(43) " "Inferred latch for \"data_in\[13\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760933 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] main_module.v(43) " "Inferred latch for \"data_in\[14\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760933 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] main_module.v(43) " "Inferred latch for \"data_in\[15\]\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760933 "|main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusordata main_module.v(43) " "Inferred latch for \"statusordata\" at main_module.v(43)" {  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586760933 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main_module.v" "ss1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642586760963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp1 " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp1\"" {  } { { "main_module.v" "kp1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642586760966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_extended bird_extended:br1 " "Elaborating entity \"bird_extended\" for hierarchy \"bird_extended:br1\"" {  } { { "main_module.v" "br1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642586760969 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.v" "memory" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1642586761398 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1642586761398 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/db/project_2.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/db/project_2.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1642586761798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[4\] " "Latch data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774331 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[7\] " "Latch data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774331 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[6\] " "Latch data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774331 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[8\] " "Latch data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774331 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[3\] " "Latch data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774331 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[2\] " "Latch data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774332 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[1\] " "Latch data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774332 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[0\] " "Latch data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774332 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[12\] " "Latch data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774332 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[13\] " "Latch data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774333 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[14\] " "Latch data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774333 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[15\] " "Latch data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774333 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[5\] " "Latch data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774333 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[11\] " "Latch data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774333 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[10\] " "Latch data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774334 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[9\] " "Latch data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774334 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statusordata " "Latch statusordata has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774334 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ack " "Latch ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[12\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642586774335 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642586774335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642586790205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642586817278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/output_files/project_2.map.smsg " "Generated suppressed messages file C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/output_files/project_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586818260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642586819388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642586819388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29300 " "Implemented 29300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642586821417 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642586821417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29280 " "Implemented 29280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642586821417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642586821417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642586821472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 19 13:07:01 2022 " "Processing ended: Wed Jan 19 13:07:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642586821472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642586821472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642586821472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642586821472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642586822873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642586822874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 19 13:07:02 2022 " "Processing started: Wed Jan 19 13:07:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642586822874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642586822874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project_2 -c project_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project_2 -c project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642586822874 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642586822975 ""}
{ "Info" "0" "" "Project  = project_2" {  } {  } 0 0 "Project  = project_2" 0 0 "Fitter" 0 0 1642586822975 ""}
{ "Info" "0" "" "Revision = project_2" {  } {  } 0 0 "Revision = project_2" 0 0 "Fitter" 0 0 1642586822975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642586823293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642586823294 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project_2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"project_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642586823438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642586823496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642586823496 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642586823776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642586823789 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642586824162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642586824162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642586824162 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642586824162 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 30593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642586824275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 30595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642586824275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 30597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642586824275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 30599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642586824275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 30601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642586824275 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642586824275 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642586824298 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1642586829220 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_2.sdc " "Synopsys Design Constraints File file not found: 'project_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642586829251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642586829251 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~0  from: dataa  to: combout " "Cell: br1\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datab  to: combout " "Cell: br1\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datac  to: combout " "Cell: br1\|Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~2  from: datac  to: combout " "Cell: br1\|Mux16~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datac  to: combout " "Cell: br1\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~0  from: dataa  to: combout " "Cell: br1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datab  to: combout " "Cell: br1\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datac  to: combout " "Cell: br1\|Mux17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~2  from: datac  to: combout " "Cell: br1\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~3  from: datac  to: combout " "Cell: br1\|Mux17~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~0  from: dataa  to: combout " "Cell: br1\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datab  to: combout " "Cell: br1\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datac  to: combout " "Cell: br1\|Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~2  from: datac  to: combout " "Cell: br1\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~3  from: datac  to: combout " "Cell: br1\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~0  from: dataa  to: combout " "Cell: br1\|Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datab  to: combout " "Cell: br1\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datac  to: combout " "Cell: br1\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~2  from: datac  to: combout " "Cell: br1\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~3  from: datac  to: combout " "Cell: br1\|Mux19~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~0  from: dataa  to: combout " "Cell: br1\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datab  to: combout " "Cell: br1\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datac  to: combout " "Cell: br1\|Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~2  from: datac  to: combout " "Cell: br1\|Mux20~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~3  from: datac  to: combout " "Cell: br1\|Mux20~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~0  from: dataa  to: combout " "Cell: br1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datab  to: combout " "Cell: br1\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datac  to: combout " "Cell: br1\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~2  from: datac  to: combout " "Cell: br1\|Mux21~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~3  from: datac  to: combout " "Cell: br1\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642586829475 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1642586829475 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642586829785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642586829785 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642586829792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|state\[0\] " "Destination node bird_extended:br1\|state\[0\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|state\[1\] " "Destination node bird_extended:br1\|state\[1\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|state\[2\] " "Destination node bird_extended:br1\|state\[2\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|state\[3\] " "Destination node bird_extended:br1\|state\[3\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|pc\[12\] " "Destination node bird_extended:br1\|pc\[12\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|pc\[14\] " "Destination node bird_extended:br1\|pc\[14\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|pc\[15\] " "Destination node bird_extended:br1\|pc\[15\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|pc\[10\] " "Destination node bird_extended:br1\|pc\[10\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|pc\[11\] " "Destination node bird_extended:br1\|pc\[11\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|pc\[13\] " "Destination node bird_extended:br1\|pc\[13\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1642586832686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642586832686 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 30584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642586832686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:kp1\|clk1\[14\]  " "Automatically promoted node keypad:kp1\|clk1\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642586832686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:kp1\|clk1\[14\]~40 " "Destination node keypad:kp1\|clk1\[14\]~40" {  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/keypad.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 17171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642586832686 ""}  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/keypad.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642586832686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LessThan0~8  " "Automatically promoted node LessThan0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642586832687 ""}  } { { "main_module.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/main_module.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 18179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642586832687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevensegment:ss1\|clk1\[15\]  " "Automatically promoted node sevensegment:ss1\|clk1\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642586832687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevensegment:ss1\|clk1\[15\]~43 " "Destination node sevensegment:ss1\|clk1\[15\]~43" {  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/sevensegment.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 17201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642586832687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642586832687 ""}  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/sevensegment.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642586832687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642586835302 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642586835363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642586835366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642586835449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642586835554 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642586835679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642586835679 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642586835743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642586838120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1642586838185 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642586838185 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642586839989 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642586840035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642586842775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642586855357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642586855577 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642586948092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:33 " "Fitter placement operations ending: elapsed time is 00:01:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642586948092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642586953362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 6.9% " "3e+03 ns of routing delay (approximately 6.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1642587001618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "40 " "Router estimated average interconnect usage is 40% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "66 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642587020675 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642587020675 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1642587515243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642588310984 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642588310984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:22:34 " "Fitter routing operations ending: elapsed time is 00:22:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642588311012 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 76.18 " "Total time spent on timing analysis during the Fitter is 76.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642588312872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642588313318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642588317520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642588317552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642588321523 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642588329332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/output_files/project_2.fit.smsg " "Generated suppressed messages file C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_2/Verilog/output_files/project_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642588336655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6175 " "Peak virtual memory: 6175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642588342524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 19 13:32:22 2022 " "Processing ended: Wed Jan 19 13:32:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642588342524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:25:20 " "Elapsed time: 00:25:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642588342524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:30:55 " "Total CPU time (on all processors): 00:30:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642588342524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642588342524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642588344492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642588344492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 19 13:32:24 2022 " "Processing started: Wed Jan 19 13:32:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642588344492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642588344492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project_2 -c project_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project_2 -c project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642588344492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642588345588 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642588348099 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642588348181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642588348684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 19 13:32:28 2022 " "Processing ended: Wed Jan 19 13:32:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642588348684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642588348684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642588348684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642588348684 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642588349558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642588350598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642588350599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 19 13:32:30 2022 " "Processing started: Wed Jan 19 13:32:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642588350599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1642588350599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project_2 -c project_2 " "Command: quartus_sta project_2 -c project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642588350599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1642588350760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1642588351558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1642588351558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588351686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588351686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1642588353137 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_2.sdc " "Synopsys Design Constraints File file not found: 'project_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1642588354052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588354053 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642588354187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bird_extended:br1\|ir\[3\] bird_extended:br1\|ir\[3\] " "create_clock -period 1.000 -name bird_extended:br1\|ir\[3\] bird_extended:br1\|ir\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642588354187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad:kp1\|clk1\[14\] keypad:kp1\|clk1\[14\] " "create_clock -period 1.000 -name keypad:kp1\|clk1\[14\] keypad:kp1\|clk1\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642588354187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sevensegment:ss1\|clk1\[15\] sevensegment:ss1\|clk1\[15\] " "create_clock -period 1.000 -name sevensegment:ss1\|clk1\[15\] sevensegment:ss1\|clk1\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642588354187 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642588354187 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~0  from: dataa  to: combout " "Cell: br1\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: dataa  to: combout " "Cell: br1\|Mux16~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datad  to: combout " "Cell: br1\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~2  from: datac  to: combout " "Cell: br1\|Mux16~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datad  to: combout " "Cell: br1\|Mux16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~0  from: dataa  to: combout " "Cell: br1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: dataa  to: combout " "Cell: br1\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datab  to: combout " "Cell: br1\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~2  from: datac  to: combout " "Cell: br1\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~3  from: datad  to: combout " "Cell: br1\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~0  from: dataa  to: combout " "Cell: br1\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: dataa  to: combout " "Cell: br1\|Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datab  to: combout " "Cell: br1\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~2  from: datab  to: combout " "Cell: br1\|Mux18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~3  from: datac  to: combout " "Cell: br1\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~0  from: datab  to: combout " "Cell: br1\|Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: dataa  to: combout " "Cell: br1\|Mux19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datab  to: combout " "Cell: br1\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~2  from: datac  to: combout " "Cell: br1\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~3  from: dataa  to: combout " "Cell: br1\|Mux19~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~0  from: datab  to: combout " "Cell: br1\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datab  to: combout " "Cell: br1\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datad  to: combout " "Cell: br1\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~2  from: datab  to: combout " "Cell: br1\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~3  from: datad  to: combout " "Cell: br1\|Mux20~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~0  from: dataa  to: combout " "Cell: br1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datab  to: combout " "Cell: br1\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datad  to: combout " "Cell: br1\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~2  from: datab  to: combout " "Cell: br1\|Mux21~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~3  from: datad  to: combout " "Cell: br1\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588354456 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642588354456 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1642588354749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642588354752 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1642588354769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1642588354787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1642588370136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642588370136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.222 " "Worst-case setup slack is -12.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588370147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588370147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.222            -183.361 bird_extended:br1\|ir\[3\]  " "  -12.222            -183.361 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588370147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.587         -129939.749 CLK  " "   -9.587         -129939.749 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588370147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296             -28.929 keypad:kp1\|clk1\[14\]  " "   -1.296             -28.929 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588370147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.175               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588370147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588370147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.014 " "Worst-case hold slack is -3.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.014             -44.508 bird_extended:br1\|ir\[3\]  " "   -3.014             -44.508 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217              -4.088 CLK  " "   -2.217              -4.088 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.358               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 keypad:kp1\|clk1\[14\]  " "    0.377               0.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588371636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642588371648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642588371657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -16601.000 CLK  " "   -3.000          -16601.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010             -88.414 bird_extended:br1\|ir\[3\]  " "   -1.010             -88.414 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -76.000 keypad:kp1\|clk1\[14\]  " "   -1.000             -76.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588371692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588371692 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642588377070 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642588377070 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642588377110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642588377223 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642588381125 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~0  from: dataa  to: combout " "Cell: br1\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: dataa  to: combout " "Cell: br1\|Mux16~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datad  to: combout " "Cell: br1\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~2  from: datac  to: combout " "Cell: br1\|Mux16~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datad  to: combout " "Cell: br1\|Mux16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~0  from: dataa  to: combout " "Cell: br1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: dataa  to: combout " "Cell: br1\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datab  to: combout " "Cell: br1\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~2  from: datac  to: combout " "Cell: br1\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~3  from: datad  to: combout " "Cell: br1\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~0  from: dataa  to: combout " "Cell: br1\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: dataa  to: combout " "Cell: br1\|Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datab  to: combout " "Cell: br1\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~2  from: datab  to: combout " "Cell: br1\|Mux18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~3  from: datac  to: combout " "Cell: br1\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~0  from: datab  to: combout " "Cell: br1\|Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: dataa  to: combout " "Cell: br1\|Mux19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datab  to: combout " "Cell: br1\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~2  from: datac  to: combout " "Cell: br1\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~3  from: dataa  to: combout " "Cell: br1\|Mux19~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~0  from: datab  to: combout " "Cell: br1\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datab  to: combout " "Cell: br1\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datad  to: combout " "Cell: br1\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~2  from: datab  to: combout " "Cell: br1\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~3  from: datad  to: combout " "Cell: br1\|Mux20~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~0  from: dataa  to: combout " "Cell: br1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datab  to: combout " "Cell: br1\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datad  to: combout " "Cell: br1\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~2  from: datab  to: combout " "Cell: br1\|Mux21~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~3  from: datad  to: combout " "Cell: br1\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588382749 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642588382749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642588382753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1642588385994 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642588385994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.902 " "Worst-case setup slack is -10.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588386007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588386007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.902            -163.804 bird_extended:br1\|ir\[3\]  " "  -10.902            -163.804 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588386007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.690         -117075.679 CLK  " "   -8.690         -117075.679 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588386007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040             -22.515 keypad:kp1\|clk1\[14\]  " "   -1.040             -22.515 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588386007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.256               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588386007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588386007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.708 " "Worst-case hold slack is -2.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.708             -39.229 bird_extended:br1\|ir\[3\]  " "   -2.708             -39.229 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010              -3.711 CLK  " "   -2.010              -3.711 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.312               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 keypad:kp1\|clk1\[14\]  " "    0.343               0.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588387302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642588387315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642588387327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -16601.000 CLK  " "   -3.000          -16601.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -76.000 keypad:kp1\|clk1\[14\]  " "   -1.000             -76.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854             -76.693 bird_extended:br1\|ir\[3\]  " "   -0.854             -76.693 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588387360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588387360 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642588392456 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642588392456 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642588392490 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~0  from: dataa  to: combout " "Cell: br1\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: dataa  to: combout " "Cell: br1\|Mux16~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datad  to: combout " "Cell: br1\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~2  from: datac  to: combout " "Cell: br1\|Mux16~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datad  to: combout " "Cell: br1\|Mux16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~0  from: dataa  to: combout " "Cell: br1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: dataa  to: combout " "Cell: br1\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datab  to: combout " "Cell: br1\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~2  from: datac  to: combout " "Cell: br1\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~3  from: datad  to: combout " "Cell: br1\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~0  from: dataa  to: combout " "Cell: br1\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: dataa  to: combout " "Cell: br1\|Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datab  to: combout " "Cell: br1\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~2  from: datab  to: combout " "Cell: br1\|Mux18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~3  from: datac  to: combout " "Cell: br1\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~0  from: datab  to: combout " "Cell: br1\|Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: dataa  to: combout " "Cell: br1\|Mux19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datab  to: combout " "Cell: br1\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~2  from: datac  to: combout " "Cell: br1\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~3  from: dataa  to: combout " "Cell: br1\|Mux19~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~0  from: datab  to: combout " "Cell: br1\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datab  to: combout " "Cell: br1\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datad  to: combout " "Cell: br1\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~2  from: datab  to: combout " "Cell: br1\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~3  from: datad  to: combout " "Cell: br1\|Mux20~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~0  from: dataa  to: combout " "Cell: br1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datab  to: combout " "Cell: br1\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datad  to: combout " "Cell: br1\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~2  from: datab  to: combout " "Cell: br1\|Mux21~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~3  from: datad  to: combout " "Cell: br1\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642588393406 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642588393406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642588393408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1642588394713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1642588394713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.946 " "Worst-case setup slack is -6.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588394726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588394726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.946            -101.614 bird_extended:br1\|ir\[3\]  " "   -6.946            -101.614 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588394726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.276          -69774.494 CLK  " "   -5.276          -69774.494 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588394726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -3.060 keypad:kp1\|clk1\[14\]  " "   -0.289              -3.060 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588394726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.537               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588394726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588394726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.957 " "Worst-case hold slack is -1.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.957             -29.105 bird_extended:br1\|ir\[3\]  " "   -1.957             -29.105 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268              -2.360 CLK  " "   -1.268              -2.360 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.188               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 keypad:kp1\|clk1\[14\]  " "    0.196               0.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588396090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642588396106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642588396119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -17915.641 CLK  " "   -3.000          -17915.641 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -76.000 keypad:kp1\|clk1\[14\]  " "   -1.000             -76.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451             -27.833 bird_extended:br1\|ir\[3\]  " "   -0.451             -27.833 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642588396157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642588396157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642588401006 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642588401006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642588401987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642588401991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642588402606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 19 13:33:22 2022 " "Processing ended: Wed Jan 19 13:33:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642588402606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642588402606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642588402606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642588402606 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus Prime Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642588403558 ""}
