<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="../../../data/ipcores/mkdown.css" />
<title>SPI Nor Flash Interface</title></head>
<body class="markdown-body">
<h1>SPI Nor Flash Interface</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  SPI Nor Flash Interface<br />
<strong>Vendor:</strong>  GOWIN Semiconductor<br />
<strong>Summary:</strong>  The Gowin SPI Nor Flash Interface IP allows designers to create custom systems in one Gowin device that connect easily to Nor Flash chips. This IP located between the Nor Flash Memory and the user's logic, reduces the user's effort to deal with the Nor Flash Memory command interface by providing AHB interface to the user.</p>
<h2>Options &amp; Description</h2>
<p><strong>Operation Mode :</strong></p>
<ul>
<li>SPI operation mode, standard mode or lite mode.</li>
</ul>
<p><strong>Memory-mapped Read Support :</strong></p>
<ul>
<li>Support of memory-mapped access, read access only.</li>
</ul>
<p><strong>SPI Clock Divider :</strong> </p>
<ul>
<li>The clock frequency ratio between the clock source and SPI interface SCLK.  </li>
<li>If SPI Clock Divider is 0: SCLK frequency= clock source frequency.  </li>
<li>If SPI Clock Divider is not 0: SCLK frequency= (clock source frequency)/(SPI Clock Divider*2).  </li>
</ul>
<p><strong>TX FIFO Depth :</strong> </p>
<ul>
<li>The depth of TX FIFO.</li>
</ul>
<p><strong>RX FIFO Depth :</strong></p>
<ul>
<li>The depth of RX FIFO.</li>
</ul>
</body>
</html>
