Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Wed May 11 01:17:00 2022
| Host              : NGHIA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design            : fifo
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.789        0.000                      0                   96        0.041        0.000                      0                   96        0.896        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
Clk    {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 1.789        0.000                      0                   96        0.041        0.000                      0                   96        0.896        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        1.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/Data_Out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.203ns (22.783%)  route 0.688ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 4.092 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.009ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.217     2.167    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.291 r  inst1/Data_Out[7]_i_1/O
                         net (fo=8, routed)           0.471     2.762    inst2/E[0]
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.545     4.092    inst2/Clk
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[1]/C
                         clock pessimism              0.556     4.648    
                         clock uncertainty           -0.035     4.613    
    SLICE_X42Y207        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     4.552    inst2/Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                          4.552    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/Data_Out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.203ns (22.783%)  route 0.688ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 4.092 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.009ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.217     2.167    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.291 r  inst1/Data_Out[7]_i_1/O
                         net (fo=8, routed)           0.471     2.762    inst2/E[0]
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.545     4.092    inst2/Clk
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[3]/C
                         clock pessimism              0.556     4.648    
                         clock uncertainty           -0.035     4.613    
    SLICE_X42Y207        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.552    inst2/Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                          4.552    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/Data_Out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.203ns (22.783%)  route 0.688ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 4.092 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.009ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.217     2.167    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.291 r  inst1/Data_Out[7]_i_1/O
                         net (fo=8, routed)           0.471     2.762    inst2/E[0]
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.545     4.092    inst2/Clk
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[5]/C
                         clock pessimism              0.556     4.648    
                         clock uncertainty           -0.035     4.613    
    SLICE_X42Y207        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     4.552    inst2/Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                          4.552    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/Data_Out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.203ns (22.783%)  route 0.688ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 4.092 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.009ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.217     2.167    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.291 r  inst1/Data_Out[7]_i_1/O
                         net (fo=8, routed)           0.471     2.762    inst2/E[0]
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.545     4.092    inst2/Clk
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[7]/C
                         clock pessimism              0.556     4.648    
                         clock uncertainty           -0.035     4.613    
    SLICE_X42Y207        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     4.552    inst2/Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                          4.552    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/Data_Out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.203ns (22.783%)  route 0.688ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 4.092 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.009ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.217     2.167    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.291 r  inst1/Data_Out[7]_i_1/O
                         net (fo=8, routed)           0.471     2.762    inst2/E[0]
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.545     4.092    inst2/Clk
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[0]/C
                         clock pessimism              0.556     4.648    
                         clock uncertainty           -0.035     4.613    
    SLICE_X42Y207        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     4.553    inst2/Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/Data_Out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.203ns (22.783%)  route 0.688ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 4.092 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.009ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.217     2.167    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.291 r  inst1/Data_Out[7]_i_1/O
                         net (fo=8, routed)           0.471     2.762    inst2/E[0]
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.545     4.092    inst2/Clk
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[2]/C
                         clock pessimism              0.556     4.648    
                         clock uncertainty           -0.035     4.613    
    SLICE_X42Y207        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     4.553    inst2/Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/Data_Out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.203ns (22.783%)  route 0.688ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 4.092 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.009ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.217     2.167    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.291 r  inst1/Data_Out[7]_i_1/O
                         net (fo=8, routed)           0.471     2.762    inst2/E[0]
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.545     4.092    inst2/Clk
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[4]/C
                         clock pessimism              0.556     4.648    
                         clock uncertainty           -0.035     4.613    
    SLICE_X42Y207        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     4.553    inst2/Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/Data_Out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.203ns (22.783%)  route 0.688ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 4.092 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.009ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.217     2.167    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.291 r  inst1/Data_Out[7]_i_1/O
                         net (fo=8, routed)           0.471     2.762    inst2/E[0]
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.545     4.092    inst2/Clk
    SLICE_X42Y207        FDRE                                         r  inst2/Data_Out_reg[6]/C
                         clock pessimism              0.556     4.648    
                         clock uncertainty           -0.035     4.613    
    SLICE_X42Y207        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     4.553    inst2/Data_Out_reg[6]
  -------------------------------------------------------------------
                         required time                          4.553    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.176ns (23.848%)  route 0.562ns (76.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 4.117 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.009ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.165     2.115    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.212 r  inst1/mem_reg_0_7_0_7_i_1/O
                         net (fo=16, routed)          0.397     2.609    inst2/mem_reg_0_7_0_7/WE
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.570     4.117    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMA/CLK
                         clock pessimism              0.556     4.673    
                         clock uncertainty           -0.035     4.638    
    SLICE_X42Y207        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180     4.458    inst2/mem_reg_0_7_0_7/RAMA
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 inst1/fifo_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (Clk rise@2.857ns - Clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.176ns (23.848%)  route 0.562ns (76.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 4.117 - 2.857 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.009ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.004     1.004 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.004    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.004 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.208    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.236 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.635     1.871    inst1/CLK
    SLICE_X41Y189        FDRE                                         r  inst1/fifo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.950 r  inst1/fifo_cnt_reg[1]/Q
                         net (fo=10, routed)          0.165     2.115    inst1/fifo_cnt[1]
    SLICE_X41Y190        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.212 r  inst1/mem_reg_0_7_0_7_i_1/O
                         net (fo=16, routed)          0.397     2.609    inst2/mem_reg_0_7_0_7/WE
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  Clk (IN)
                         net (fo=0)                   0.000     2.857    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.497     3.354 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.354    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.354 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.523    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.547 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.570     4.117    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMA_D1/CLK
                         clock pessimism              0.556     4.673    
                         clock uncertainty           -0.035     4.638    
    SLICE_X42Y207        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.180     4.458    inst2/mem_reg_0_7_0_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  1.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMA/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMA_D1/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMB/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMB_D1/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMC/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMC_D1/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMD/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMD_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAMD_D1/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAME/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAME/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAME
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_0_7_0_7/RAME_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by Clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.438ns (routing 0.008ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.429    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.446 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.362     0.808    inst1/CLK
    SLICE_X42Y206        FDRE                                         r  inst1/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y206        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.847 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=17, routed)          0.106     0.953    inst2/mem_reg_0_7_0_7/ADDRH2
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAME_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.626     0.626 r  Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    Clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.626 r  Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.739    Clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.758 r  Clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=34, routed)          0.438     1.196    inst2/mem_reg_0_7_0_7/WCLK
    SLICE_X42Y207        RAMD32                                       r  inst2/mem_reg_0_7_0_7/RAME_D1/CLK
                         clock pessimism             -0.346     0.851    
    SLICE_X42Y207        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR2)
                                                      0.062     0.913    inst2/mem_reg_0_7_0_7/RAME_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { Clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         2.857       1.567      BUFGCE_HDIO_X1Y7  Clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         2.857       1.793      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.428       0.896      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.429       0.897      SLICE_X42Y207     inst2/mem_reg_0_7_0_7/RAME_D1/CLK



