<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTC - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RTC - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_t_c___peripheral___access___layer.html">RTC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8e35afa52e674ff535ecc57472498ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TSR)</td></tr>
<tr class="separator:ga8e35afa52e674ff535ecc57472498ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08a2bfcaf64e65e8192ea268057da7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TPR)</td></tr>
<tr class="separator:gac08a2bfcaf64e65e8192ea268057da7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161cb8068d36702819a6097fa4716025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TAR)</td></tr>
<tr class="separator:ga161cb8068d36702819a6097fa4716025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4659f1e235bf0cbc0ec63c689645761b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td></tr>
<tr class="separator:ga4659f1e235bf0cbc0ec63c689645761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32aa9fd38e099ee1a01f094e5389a794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td></tr>
<tr class="separator:ga32aa9fd38e099ee1a01f094e5389a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87ebfc55a2b4e49ef0c0a52819e27b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td></tr>
<tr class="separator:gab87ebfc55a2b4e49ef0c0a52819e27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab021dc45ed50ff0798b8892ea750b0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;LR)</td></tr>
<tr class="separator:gab021dc45ed50ff0798b8892ea750b0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae828cb00658a689e8c78a1c2a489ae92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>)</td></tr>
<tr class="separator:gae828cb00658a689e8c78a1c2a489ae92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30be23d0d47378961a8249d6fa95b966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WAR)</td></tr>
<tr class="separator:ga30be23d0d47378961a8249d6fa95b966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6ce4bb40fd13510b591f7f2462fcb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RAR)</td></tr>
<tr class="separator:gacf6ce4bb40fd13510b591f7f2462fcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34515e965b8b5efb13b40d7928c15a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gac34515e965b8b5efb13b40d7928c15a7">RTC_TSR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gac34515e965b8b5efb13b40d7928c15a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa174e14f5fc63a79a5553ae101dd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga4fa174e14f5fc63a79a5553ae101dd66">RTC_TPR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga4fa174e14f5fc63a79a5553ae101dd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26d28fdc47ac3fabf3d01b3ea6baa92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gad26d28fdc47ac3fabf3d01b3ea6baa92">RTC_TAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gad26d28fdc47ac3fabf3d01b3ea6baa92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e3c6c39a676971237fe56e8cd2c06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga19e3c6c39a676971237fe56e8cd2c06e">RTC_TCR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga19e3c6c39a676971237fe56e8cd2c06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12a646e66898472d5b47da87e6a39f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab12a646e66898472d5b47da87e6a39f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8d30458bc28fba98ada5edf7d1eb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga0f8d30458bc28fba98ada5edf7d1eb8c">RTC_SR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga0f8d30458bc28fba98ada5edf7d1eb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e64891d0c59b705c0f96db04496416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga05e64891d0c59b705c0f96db04496416">RTC_LR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga05e64891d0c59b705c0f96db04496416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06b6458073a45d15da59f51f95310ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gad06b6458073a45d15da59f51f95310ab">RTC_IER</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gad06b6458073a45d15da59f51f95310ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df50a03050a0b3508563c63a95abbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga9df50a03050a0b3508563c63a95abbe6">RTC_WAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga9df50a03050a0b3508563c63a95abbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fb58901ea616d3040fb99e3f03722f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga88fb58901ea616d3040fb99e3f03722f">RTC_RAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga88fb58901ea616d3040fb99e3f03722f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e35afa52e674ff535ecc57472498ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TSR)</td></tr>
<tr class="separator:ga8e35afa52e674ff535ecc57472498ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08a2bfcaf64e65e8192ea268057da7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TPR)</td></tr>
<tr class="separator:gac08a2bfcaf64e65e8192ea268057da7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161cb8068d36702819a6097fa4716025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TAR)</td></tr>
<tr class="separator:ga161cb8068d36702819a6097fa4716025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4659f1e235bf0cbc0ec63c689645761b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td></tr>
<tr class="separator:ga4659f1e235bf0cbc0ec63c689645761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32aa9fd38e099ee1a01f094e5389a794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td></tr>
<tr class="separator:ga32aa9fd38e099ee1a01f094e5389a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87ebfc55a2b4e49ef0c0a52819e27b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td></tr>
<tr class="separator:gab87ebfc55a2b4e49ef0c0a52819e27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab021dc45ed50ff0798b8892ea750b0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;LR)</td></tr>
<tr class="separator:gab021dc45ed50ff0798b8892ea750b0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae828cb00658a689e8c78a1c2a489ae92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>)</td></tr>
<tr class="separator:gae828cb00658a689e8c78a1c2a489ae92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30be23d0d47378961a8249d6fa95b966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WAR)</td></tr>
<tr class="separator:ga30be23d0d47378961a8249d6fa95b966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6ce4bb40fd13510b591f7f2462fcb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RAR)</td></tr>
<tr class="separator:gacf6ce4bb40fd13510b591f7f2462fcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34515e965b8b5efb13b40d7928c15a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gac34515e965b8b5efb13b40d7928c15a7">RTC_TSR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gac34515e965b8b5efb13b40d7928c15a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa174e14f5fc63a79a5553ae101dd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga4fa174e14f5fc63a79a5553ae101dd66">RTC_TPR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga4fa174e14f5fc63a79a5553ae101dd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26d28fdc47ac3fabf3d01b3ea6baa92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gad26d28fdc47ac3fabf3d01b3ea6baa92">RTC_TAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gad26d28fdc47ac3fabf3d01b3ea6baa92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e3c6c39a676971237fe56e8cd2c06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga19e3c6c39a676971237fe56e8cd2c06e">RTC_TCR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga19e3c6c39a676971237fe56e8cd2c06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12a646e66898472d5b47da87e6a39f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab12a646e66898472d5b47da87e6a39f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8d30458bc28fba98ada5edf7d1eb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga0f8d30458bc28fba98ada5edf7d1eb8c">RTC_SR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga0f8d30458bc28fba98ada5edf7d1eb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e64891d0c59b705c0f96db04496416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga05e64891d0c59b705c0f96db04496416">RTC_LR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga05e64891d0c59b705c0f96db04496416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06b6458073a45d15da59f51f95310ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gad06b6458073a45d15da59f51f95310ab">RTC_IER</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gad06b6458073a45d15da59f51f95310ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df50a03050a0b3508563c63a95abbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga9df50a03050a0b3508563c63a95abbe6">RTC_WAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga9df50a03050a0b3508563c63a95abbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fb58901ea616d3040fb99e3f03722f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga88fb58901ea616d3040fb99e3f03722f">RTC_RAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga88fb58901ea616d3040fb99e3f03722f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e35afa52e674ff535ecc57472498ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TSR)</td></tr>
<tr class="separator:ga8e35afa52e674ff535ecc57472498ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08a2bfcaf64e65e8192ea268057da7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TPR)</td></tr>
<tr class="separator:gac08a2bfcaf64e65e8192ea268057da7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161cb8068d36702819a6097fa4716025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TAR)</td></tr>
<tr class="separator:ga161cb8068d36702819a6097fa4716025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4659f1e235bf0cbc0ec63c689645761b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td></tr>
<tr class="separator:ga4659f1e235bf0cbc0ec63c689645761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32aa9fd38e099ee1a01f094e5389a794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td></tr>
<tr class="separator:ga32aa9fd38e099ee1a01f094e5389a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87ebfc55a2b4e49ef0c0a52819e27b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td></tr>
<tr class="separator:gab87ebfc55a2b4e49ef0c0a52819e27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab021dc45ed50ff0798b8892ea750b0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;LR)</td></tr>
<tr class="separator:gab021dc45ed50ff0798b8892ea750b0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae828cb00658a689e8c78a1c2a489ae92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>)</td></tr>
<tr class="separator:gae828cb00658a689e8c78a1c2a489ae92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872155d4378bc6326c2fa35471af9abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga872155d4378bc6326c2fa35471af9abf">RTC_TTSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TTSR)</td></tr>
<tr class="separator:ga872155d4378bc6326c2fa35471af9abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad1b08ccf5a2769d7218f46027c337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga75ad1b08ccf5a2769d7218f46027c337">RTC_MER_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MER)</td></tr>
<tr class="separator:ga75ad1b08ccf5a2769d7218f46027c337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba52be3acc7ee8fb9461730e12175a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga1ba52be3acc7ee8fb9461730e12175a0">RTC_MCLR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MCLR)</td></tr>
<tr class="separator:ga1ba52be3acc7ee8fb9461730e12175a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc6952e68eb9015b2240d25660f2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga6dc6952e68eb9015b2240d25660f2def">RTC_MCHR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MCHR)</td></tr>
<tr class="separator:ga6dc6952e68eb9015b2240d25660f2def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30be23d0d47378961a8249d6fa95b966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WAR)</td></tr>
<tr class="separator:ga30be23d0d47378961a8249d6fa95b966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6ce4bb40fd13510b591f7f2462fcb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RAR)</td></tr>
<tr class="separator:gacf6ce4bb40fd13510b591f7f2462fcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34515e965b8b5efb13b40d7928c15a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gac34515e965b8b5efb13b40d7928c15a7">RTC_TSR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gac34515e965b8b5efb13b40d7928c15a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa174e14f5fc63a79a5553ae101dd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga4fa174e14f5fc63a79a5553ae101dd66">RTC_TPR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga4fa174e14f5fc63a79a5553ae101dd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26d28fdc47ac3fabf3d01b3ea6baa92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gad26d28fdc47ac3fabf3d01b3ea6baa92">RTC_TAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gad26d28fdc47ac3fabf3d01b3ea6baa92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e3c6c39a676971237fe56e8cd2c06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga19e3c6c39a676971237fe56e8cd2c06e">RTC_TCR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga19e3c6c39a676971237fe56e8cd2c06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12a646e66898472d5b47da87e6a39f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab12a646e66898472d5b47da87e6a39f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8d30458bc28fba98ada5edf7d1eb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga0f8d30458bc28fba98ada5edf7d1eb8c">RTC_SR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga0f8d30458bc28fba98ada5edf7d1eb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e64891d0c59b705c0f96db04496416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga05e64891d0c59b705c0f96db04496416">RTC_LR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga05e64891d0c59b705c0f96db04496416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06b6458073a45d15da59f51f95310ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gad06b6458073a45d15da59f51f95310ab">RTC_IER</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gad06b6458073a45d15da59f51f95310ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a2a17262bba92f887cf1ba62ba84d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga23a2a17262bba92f887cf1ba62ba84d1">RTC_TTSR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga872155d4378bc6326c2fa35471af9abf">RTC_TTSR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga23a2a17262bba92f887cf1ba62ba84d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e4689f771d513772cd75e51821223c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gab2e4689f771d513772cd75e51821223c">RTC_MER</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga75ad1b08ccf5a2769d7218f46027c337">RTC_MER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab2e4689f771d513772cd75e51821223c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762bb1a54d1fd63d961991ca61d4bf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga762bb1a54d1fd63d961991ca61d4bf36">RTC_MCLR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga1ba52be3acc7ee8fb9461730e12175a0">RTC_MCLR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga762bb1a54d1fd63d961991ca61d4bf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cf3aaa372bcdf5a0c3352aa8c73d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#gae1cf3aaa372bcdf5a0c3352aa8c73d93">RTC_MCHR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga6dc6952e68eb9015b2240d25660f2def">RTC_MCHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gae1cf3aaa372bcdf5a0c3352aa8c73d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df50a03050a0b3508563c63a95abbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga9df50a03050a0b3508563c63a95abbe6">RTC_WAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga9df50a03050a0b3508563c63a95abbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fb58901ea616d3040fb99e3f03722f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___accessor___macros.html#ga88fb58901ea616d3040fb99e3f03722f">RTC_RAR</a>&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:ga88fb58901ea616d3040fb99e3f03722f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab12a646e66898472d5b47da87e6a39f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12a646e66898472d5b47da87e6a39f9">&#9670;&nbsp;</a></span>RTC_CR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06976">6976</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab12a646e66898472d5b47da87e6a39f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12a646e66898472d5b47da87e6a39f9">&#9670;&nbsp;</a></span>RTC_CR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11087">11087</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab12a646e66898472d5b47da87e6a39f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12a646e66898472d5b47da87e6a39f9">&#9670;&nbsp;</a></span>RTC_CR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">RTC_CR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11127">11127</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga32aa9fd38e099ee1a01f094e5389a794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32aa9fd38e099ee1a01f094e5389a794">&#9670;&nbsp;</a></span>RTC_CR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06766">6766</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga32aa9fd38e099ee1a01f094e5389a794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32aa9fd38e099ee1a01f094e5389a794">&#9670;&nbsp;</a></span>RTC_CR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10919">10919</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga32aa9fd38e099ee1a01f094e5389a794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32aa9fd38e099ee1a01f094e5389a794">&#9670;&nbsp;</a></span>RTC_CR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10961">10961</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad06b6458073a45d15da59f51f95310ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad06b6458073a45d15da59f51f95310ab">&#9670;&nbsp;</a></span>RTC_IER <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06979">6979</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad06b6458073a45d15da59f51f95310ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad06b6458073a45d15da59f51f95310ab">&#9670;&nbsp;</a></span>RTC_IER <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11090">11090</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad06b6458073a45d15da59f51f95310ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad06b6458073a45d15da59f51f95310ab">&#9670;&nbsp;</a></span>RTC_IER <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">RTC_IER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11130">11130</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae828cb00658a689e8c78a1c2a489ae92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae828cb00658a689e8c78a1c2a489ae92">&#9670;&nbsp;</a></span>RTC_IER_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06769">6769</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae828cb00658a689e8c78a1c2a489ae92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae828cb00658a689e8c78a1c2a489ae92">&#9670;&nbsp;</a></span>RTC_IER_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10922">10922</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae828cb00658a689e8c78a1c2a489ae92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae828cb00658a689e8c78a1c2a489ae92">&#9670;&nbsp;</a></span>RTC_IER_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10964">10964</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga05e64891d0c59b705c0f96db04496416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e64891d0c59b705c0f96db04496416">&#9670;&nbsp;</a></span>RTC_LR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06978">6978</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga05e64891d0c59b705c0f96db04496416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e64891d0c59b705c0f96db04496416">&#9670;&nbsp;</a></span>RTC_LR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11089">11089</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga05e64891d0c59b705c0f96db04496416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e64891d0c59b705c0f96db04496416">&#9670;&nbsp;</a></span>RTC_LR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">RTC_LR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11129">11129</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab021dc45ed50ff0798b8892ea750b0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab021dc45ed50ff0798b8892ea750b0ff">&#9670;&nbsp;</a></span>RTC_LR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;LR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06768">6768</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab021dc45ed50ff0798b8892ea750b0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab021dc45ed50ff0798b8892ea750b0ff">&#9670;&nbsp;</a></span>RTC_LR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;LR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10921">10921</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab021dc45ed50ff0798b8892ea750b0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab021dc45ed50ff0798b8892ea750b0ff">&#9670;&nbsp;</a></span>RTC_LR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;LR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10963">10963</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae1cf3aaa372bcdf5a0c3352aa8c73d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1cf3aaa372bcdf5a0c3352aa8c73d93">&#9670;&nbsp;</a></span>RTC_MCHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MCHR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga6dc6952e68eb9015b2240d25660f2def">RTC_MCHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06983">6983</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6dc6952e68eb9015b2240d25660f2def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc6952e68eb9015b2240d25660f2def">&#9670;&nbsp;</a></span>RTC_MCHR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MCHR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MCHR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06773">6773</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga762bb1a54d1fd63d961991ca61d4bf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga762bb1a54d1fd63d961991ca61d4bf36">&#9670;&nbsp;</a></span>RTC_MCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MCLR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga1ba52be3acc7ee8fb9461730e12175a0">RTC_MCLR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06982">6982</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1ba52be3acc7ee8fb9461730e12175a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ba52be3acc7ee8fb9461730e12175a0">&#9670;&nbsp;</a></span>RTC_MCLR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MCLR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MCLR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06772">6772</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab2e4689f771d513772cd75e51821223c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2e4689f771d513772cd75e51821223c">&#9670;&nbsp;</a></span>RTC_MER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MER&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga75ad1b08ccf5a2769d7218f46027c337">RTC_MER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06981">6981</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga75ad1b08ccf5a2769d7218f46027c337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ad1b08ccf5a2769d7218f46027c337">&#9670;&nbsp;</a></span>RTC_MER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MER)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06771">6771</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga88fb58901ea616d3040fb99e3f03722f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fb58901ea616d3040fb99e3f03722f">&#9670;&nbsp;</a></span>RTC_RAR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06985">6985</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga88fb58901ea616d3040fb99e3f03722f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fb58901ea616d3040fb99e3f03722f">&#9670;&nbsp;</a></span>RTC_RAR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11092">11092</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga88fb58901ea616d3040fb99e3f03722f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fb58901ea616d3040fb99e3f03722f">&#9670;&nbsp;</a></span>RTC_RAR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">RTC_RAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11132">11132</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacf6ce4bb40fd13510b591f7f2462fcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf6ce4bb40fd13510b591f7f2462fcb3">&#9670;&nbsp;</a></span>RTC_RAR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06775">6775</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacf6ce4bb40fd13510b591f7f2462fcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf6ce4bb40fd13510b591f7f2462fcb3">&#9670;&nbsp;</a></span>RTC_RAR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10924">10924</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacf6ce4bb40fd13510b591f7f2462fcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf6ce4bb40fd13510b591f7f2462fcb3">&#9670;&nbsp;</a></span>RTC_RAR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10966">10966</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0f8d30458bc28fba98ada5edf7d1eb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8d30458bc28fba98ada5edf7d1eb8c">&#9670;&nbsp;</a></span>RTC_SR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06977">6977</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0f8d30458bc28fba98ada5edf7d1eb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8d30458bc28fba98ada5edf7d1eb8c">&#9670;&nbsp;</a></span>RTC_SR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11088">11088</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0f8d30458bc28fba98ada5edf7d1eb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8d30458bc28fba98ada5edf7d1eb8c">&#9670;&nbsp;</a></span>RTC_SR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">RTC_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11128">11128</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab87ebfc55a2b4e49ef0c0a52819e27b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab87ebfc55a2b4e49ef0c0a52819e27b0">&#9670;&nbsp;</a></span>RTC_SR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06767">6767</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab87ebfc55a2b4e49ef0c0a52819e27b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab87ebfc55a2b4e49ef0c0a52819e27b0">&#9670;&nbsp;</a></span>RTC_SR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10920">10920</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab87ebfc55a2b4e49ef0c0a52819e27b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab87ebfc55a2b4e49ef0c0a52819e27b0">&#9670;&nbsp;</a></span>RTC_SR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10962">10962</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad26d28fdc47ac3fabf3d01b3ea6baa92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad26d28fdc47ac3fabf3d01b3ea6baa92">&#9670;&nbsp;</a></span>RTC_TAR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06974">6974</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad26d28fdc47ac3fabf3d01b3ea6baa92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad26d28fdc47ac3fabf3d01b3ea6baa92">&#9670;&nbsp;</a></span>RTC_TAR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11085">11085</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad26d28fdc47ac3fabf3d01b3ea6baa92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad26d28fdc47ac3fabf3d01b3ea6baa92">&#9670;&nbsp;</a></span>RTC_TAR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">RTC_TAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11125">11125</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga161cb8068d36702819a6097fa4716025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161cb8068d36702819a6097fa4716025">&#9670;&nbsp;</a></span>RTC_TAR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06764">6764</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga161cb8068d36702819a6097fa4716025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161cb8068d36702819a6097fa4716025">&#9670;&nbsp;</a></span>RTC_TAR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10917">10917</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga161cb8068d36702819a6097fa4716025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161cb8068d36702819a6097fa4716025">&#9670;&nbsp;</a></span>RTC_TAR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10959">10959</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga19e3c6c39a676971237fe56e8cd2c06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19e3c6c39a676971237fe56e8cd2c06e">&#9670;&nbsp;</a></span>RTC_TCR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06975">6975</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga19e3c6c39a676971237fe56e8cd2c06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19e3c6c39a676971237fe56e8cd2c06e">&#9670;&nbsp;</a></span>RTC_TCR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11086">11086</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga19e3c6c39a676971237fe56e8cd2c06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19e3c6c39a676971237fe56e8cd2c06e">&#9670;&nbsp;</a></span>RTC_TCR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">RTC_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11126">11126</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4659f1e235bf0cbc0ec63c689645761b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4659f1e235bf0cbc0ec63c689645761b">&#9670;&nbsp;</a></span>RTC_TCR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06765">6765</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4659f1e235bf0cbc0ec63c689645761b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4659f1e235bf0cbc0ec63c689645761b">&#9670;&nbsp;</a></span>RTC_TCR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10918">10918</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4659f1e235bf0cbc0ec63c689645761b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4659f1e235bf0cbc0ec63c689645761b">&#9670;&nbsp;</a></span>RTC_TCR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10960">10960</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4fa174e14f5fc63a79a5553ae101dd66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fa174e14f5fc63a79a5553ae101dd66">&#9670;&nbsp;</a></span>RTC_TPR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TPR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06973">6973</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4fa174e14f5fc63a79a5553ae101dd66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fa174e14f5fc63a79a5553ae101dd66">&#9670;&nbsp;</a></span>RTC_TPR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TPR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11084">11084</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4fa174e14f5fc63a79a5553ae101dd66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fa174e14f5fc63a79a5553ae101dd66">&#9670;&nbsp;</a></span>RTC_TPR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TPR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">RTC_TPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11124">11124</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac08a2bfcaf64e65e8192ea268057da7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08a2bfcaf64e65e8192ea268057da7c">&#9670;&nbsp;</a></span>RTC_TPR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06763">6763</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac08a2bfcaf64e65e8192ea268057da7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08a2bfcaf64e65e8192ea268057da7c">&#9670;&nbsp;</a></span>RTC_TPR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10916">10916</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac08a2bfcaf64e65e8192ea268057da7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08a2bfcaf64e65e8192ea268057da7c">&#9670;&nbsp;</a></span>RTC_TPR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10958">10958</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac34515e965b8b5efb13b40d7928c15a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34515e965b8b5efb13b40d7928c15a7">&#9670;&nbsp;</a></span>RTC_TSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06972">6972</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac34515e965b8b5efb13b40d7928c15a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34515e965b8b5efb13b40d7928c15a7">&#9670;&nbsp;</a></span>RTC_TSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11083">11083</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac34515e965b8b5efb13b40d7928c15a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34515e965b8b5efb13b40d7928c15a7">&#9670;&nbsp;</a></span>RTC_TSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">RTC_TSR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11123">11123</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8e35afa52e674ff535ecc57472498ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e35afa52e674ff535ecc57472498ca8">&#9670;&nbsp;</a></span>RTC_TSR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06762">6762</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8e35afa52e674ff535ecc57472498ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e35afa52e674ff535ecc57472498ca8">&#9670;&nbsp;</a></span>RTC_TSR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10915">10915</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8e35afa52e674ff535ecc57472498ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e35afa52e674ff535ecc57472498ca8">&#9670;&nbsp;</a></span>RTC_TSR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10957">10957</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga23a2a17262bba92f887cf1ba62ba84d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a2a17262bba92f887cf1ba62ba84d1">&#9670;&nbsp;</a></span>RTC_TTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TTSR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga872155d4378bc6326c2fa35471af9abf">RTC_TTSR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06980">6980</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga872155d4378bc6326c2fa35471af9abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872155d4378bc6326c2fa35471af9abf">&#9670;&nbsp;</a></span>RTC_TTSR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TTSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TTSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06770">6770</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9df50a03050a0b3508563c63a95abbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df50a03050a0b3508563c63a95abbe6">&#9670;&nbsp;</a></span>RTC_WAR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06984">6984</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9df50a03050a0b3508563c63a95abbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df50a03050a0b3508563c63a95abbe6">&#9670;&nbsp;</a></span>RTC_WAR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l11091">11091</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9df50a03050a0b3508563c63a95abbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df50a03050a0b3508563c63a95abbe6">&#9670;&nbsp;</a></span>RTC_WAR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WAR&#160;&#160;&#160;<a class="el" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">RTC_WAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l11131">11131</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga30be23d0d47378961a8249d6fa95b966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30be23d0d47378961a8249d6fa95b966">&#9670;&nbsp;</a></span>RTC_WAR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l06774">6774</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga30be23d0d47378961a8249d6fa95b966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30be23d0d47378961a8249d6fa95b966">&#9670;&nbsp;</a></span>RTC_WAR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l10923">10923</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga30be23d0d47378961a8249d6fa95b966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30be23d0d47378961a8249d6fa95b966">&#9670;&nbsp;</a></span>RTC_WAR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;WAR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l10965">10965</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:53 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
