$date
	Thu Oct 13 10:39:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 1 ! f $end
$var reg 3 " i [2:0] $end
$scope module f1 $end
$var wire 3 # i [2:0] $end
$var wire 1 $ h $end
$var wire 1 % g $end
$var wire 1 ! f $end
$scope module stage0 $end
$var wire 2 & a [1:0] $end
$var wire 1 ' s $end
$var reg 1 % f $end
$upscope $end
$scope module stage1 $end
$var wire 2 ( a [1:0] $end
$var wire 1 ) s $end
$var reg 1 $ f $end
$upscope $end
$scope module stage2 $end
$var wire 2 * a [1:0] $end
$var wire 1 + s $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
b10 *
1)
b10 (
1'
b0 &
0%
1$
b110 #
b110 "
1!
$end
#20
0!
0+
b10 "
b10 #
#40
1!
b10 &
0'
b11 (
0)
1+
b101 "
b101 #
#60
