============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 28 2020  04:16:21 am
  Module:                 top_level
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                  Pin                                Type          Fanout Load Slew Delay Arrival   
                                                                          (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------------
(clock clock_name)                             launch                                           0 R 
GEN[11].U_MULTIi_array_sharp_reg[7][1]/CP                                         0             0 R 
GEN[11].U_MULTIi_array_sharp_reg[7][1]/QN      HS65_LS_SDFPRQNX27      18 81.1   91  +239     239 F 
g277765/A                                                                              +0     239   
g277765/Z                                      HS65_LS_IVX44           21 79.4   71   +78     317 R 
g328113/A0                                                                             +0     317   
g328113/S0                                     HS65_LS_HA1X4           11 49.1  327  +314     632 R 
g327923/A                                                                              +0     632   
g327923/Z                                      HS65_LS_IVX27           16 70.8  123  +179     810 F 
g324512/B0                                                                             +0     810   
g324512/CO                                     HS65_LS_FA1X4            1  6.6   64  +196    1006 F 
g322450/A0                                                                             +0    1006   
g322450/CO                                     HS65_LS_FA1X4            1  6.6   64  +168    1174 F 
g320426/A0                                                                             +0    1174   
g320426/CO                                     HS65_LS_FA1X4            1  6.6   65  +167    1341 F 
g318436/A0                                                                             +0    1341   
g318436/CO                                     HS65_LS_FA1X4            1  6.6   64  +168    1509 F 
g317107/A0                                                                             +0    1509   
g317107/CO                                     HS65_LS_FA1X4            1  6.6   64  +168    1677 F 
g316239/A0                                                                             +0    1677   
g316239/CO                                     HS65_LS_FA1X4            1  6.6   66  +167    1844 F 
g315505/A0                                                                             +0    1844   
g315505/CO                                     HS65_LS_FA1X4            1  6.6   64  +168    2012 F 
g314701/A0                                                                             +0    2012   
g314701/CO                                     HS65_LS_FA1X4            1  6.2   62  +165    2178 F 
g314255/A                                                                              +0    2178   
g314255/Z                                      HS65_LS_XNOR3X4          6 25.7  184  +272    2450 R 
GEN[18].U_MULTIi_SHRP_csa_tree_fac2_groupi/in_2[10] 
  g451/CI                                                                              +0    2450   
  g451/S0                                      HS65_LS_FA1X4            1  6.4   65  +282    2732 R 
  g244/B0                                                                              +0    2732   
  g244/S0                                      HS65_LS_FA1X4            1  5.4   57  +231    2963 R 
GEN[18].U_MULTIi_SHRP_csa_tree_fac2_groupi/out_0[10] 
GEN[18].U_MULTIi_SHRP_csa_tree_U_S13_6_add_64_8_groupi/in_0[10] 
  g1016/CI                                                                             +0    2963   
  g1016/S0                                     HS65_LS_FA1X4            1  6.6   69  +229    3192 R 
  g1001/A0                                                                             +0    3192   
  g1001/S0                                     HS65_LS_FA1X4            1  6.4   61  +211    3403 F 
  g271/B0                                                                              +0    3403   
  g271/CO                                      HS65_LS_FA1X4            1  6.6   64  +167    3570 F 
  g270/A0                                                                              +0    3570   
  g270/CO                                      HS65_LS_FA1X4            1  6.6   64  +167    3737 F 
  g269/A0                                                                              +0    3737   
  g269/CO                                      HS65_LS_FA1X4            1  6.6   64  +167    3904 F 
  g268/A0                                                                              +0    3905   
  g268/CO                                      HS65_LS_FA1X4            1  6.3   62  +166    4070 F 
  g267/A                                                                               +0    4070   
  g267/Z                                       HS65_LSS_XOR3X2          4 17.0  273  +240    4310 F 
GEN[18].U_MULTIi_SHRP_csa_tree_U_S13_6_add_64_8_groupi/out_0[14] 
GEN[18].U_MULTIi_SHRP_U_S13_7_add_64_8/A[14] 
  g282/CI                                                                              +0    4310   
  g282/CO                                      HS65_LS_FA1X4            2  6.3   69  +246    4557 F 
  g280/A                                                                               +0    4557   
  g280/Z                                       HS65_LS_PAOI2X1          1  6.6  219  +148    4704 R 
  g279/A0                                                                              +0    4704   
  g279/S0                                      HS65_LS_FA1X4            1  5.0   61  +288    4992 R 
  g278/A                                                                               +0    4992   
  g278/Z                                       HS65_LS_IVX9             1  3.6   24   +37    5030 F 
GEN[18].U_MULTIi_SHRP_U_S13_7_add_64_8/Z[16] 
g273271/D0                                                                             +0    5030   
g273271/Z                                      HS65_LS_MUX21X4          1  3.8   46  +102    5132 F 
GEN[18].U_MULTIi_out_multi_reg[12][9]/D   <<<  HS65_LS_DFPRQX4                         +0    5132   
GEN[18].U_MULTIi_out_multi_reg[12][9]/CP       setup                              0  +116    5248 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)                             capture                                       5350 R 
                                               adjustments                           -100    5250   
----------------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       2ps 
Start-point  : GEN[11].U_MULTIi_array_sharp_reg[7][1]/CP
End-point    : GEN[18].U_MULTIi_out_multi_reg[12][9]/D
