/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC */
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000042u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_intClock__DIV_ID 0x00000042u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x8000u
#define ADC_IRQ__INTC_NUMBER 15u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* BLUE */
#define BLUE__0__DR CYREG_GPIO_PRT3_DR
#define BLUE__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BLUE__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BLUE__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BLUE__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BLUE__0__HSIOM_MASK 0xF0000000u
#define BLUE__0__HSIOM_SHIFT 28u
#define BLUE__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__0__INTR CYREG_GPIO_PRT3_INTR
#define BLUE__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BLUE__0__MASK 0x80u
#define BLUE__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BLUE__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BLUE__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BLUE__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BLUE__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BLUE__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BLUE__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BLUE__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BLUE__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BLUE__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BLUE__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BLUE__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BLUE__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BLUE__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BLUE__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BLUE__0__PC CYREG_GPIO_PRT3_PC
#define BLUE__0__PC2 CYREG_GPIO_PRT3_PC2
#define BLUE__0__PORT 3u
#define BLUE__0__PS CYREG_GPIO_PRT3_PS
#define BLUE__0__SHIFT 7u
#define BLUE__DR CYREG_GPIO_PRT3_DR
#define BLUE__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BLUE__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BLUE__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BLUE__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__INTR CYREG_GPIO_PRT3_INTR
#define BLUE__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BLUE__INTSTAT CYREG_GPIO_PRT3_INTR
#define BLUE__MASK 0x80u
#define BLUE__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BLUE__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BLUE__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BLUE__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BLUE__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BLUE__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BLUE__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BLUE__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BLUE__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BLUE__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BLUE__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BLUE__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BLUE__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BLUE__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BLUE__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BLUE__PC CYREG_GPIO_PRT3_PC
#define BLUE__PC2 CYREG_GPIO_PRT3_PC2
#define BLUE__PORT 3u
#define BLUE__PS CYREG_GPIO_PRT3_PS
#define BLUE__SHIFT 7u

/* CapSense */
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Cmod__0__HSIOM_SHIFT 0u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x01u
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 0u
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x01u
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 0u
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x01u
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 0u
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_PWM CYREG_CSD_PWM
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD_STATUS
#define CapSense_IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17u
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x10000u
#define CapSense_ISR__INTC_NUMBER 16u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC0u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CapSense_SampleClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define CapSense_SampleClk__DIV_ID 0x00000040u
#define CapSense_SampleClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_SampleClk__PA_DIV_ID 0x000000FFu
#define CapSense_SenseClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define CapSense_SenseClk__DIV_ID 0x00000041u
#define CapSense_SenseClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CapSense_SenseClk__PA_DIV_ID 0x000000FFu
#define CapSense_Sns__0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__0__PORT 2u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__0__SHIFT 0u
#define CapSense_Sns__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__MASK 0x01u
#define CapSense_Sns__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__PORT 2u
#define CapSense_Sns__ProximitySensor0_0__PROX__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__ProximitySensor0_0__PROX__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__ProximitySensor0_0__PROX__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__ProximitySensor0_0__PROX__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__ProximitySensor0_0__PROX__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__ProximitySensor0_0__PROX__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__ProximitySensor0_0__PROX__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__ProximitySensor0_0__PROX__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__ProximitySensor0_0__PROX__MASK 0x01u
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__ProximitySensor0_0__PROX__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__ProximitySensor0_0__PROX__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__ProximitySensor0_0__PROX__PORT 2u
#define CapSense_Sns__ProximitySensor0_0__PROX__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__ProximitySensor0_0__PROX__SHIFT 0u
#define CapSense_Sns__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__SHIFT 0u

/* Clock */
#define Clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL8
#define Clock__DIV_ID 0x00000043u
#define Clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock__PA_DIV_ID 0x000000FFu

/* DHT11 */
#define DHT11__0__DR CYREG_GPIO_PRT1_DR
#define DHT11__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DHT11__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DHT11__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DHT11__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DHT11__0__HSIOM_MASK 0xF0000000u
#define DHT11__0__HSIOM_SHIFT 28u
#define DHT11__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DHT11__0__INTR CYREG_GPIO_PRT1_INTR
#define DHT11__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DHT11__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DHT11__0__MASK 0x80u
#define DHT11__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DHT11__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DHT11__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DHT11__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DHT11__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DHT11__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DHT11__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DHT11__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DHT11__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DHT11__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DHT11__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DHT11__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DHT11__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DHT11__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DHT11__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DHT11__0__PC CYREG_GPIO_PRT1_PC
#define DHT11__0__PC2 CYREG_GPIO_PRT1_PC2
#define DHT11__0__PORT 1u
#define DHT11__0__PS CYREG_GPIO_PRT1_PS
#define DHT11__0__SHIFT 7u
#define DHT11__DR CYREG_GPIO_PRT1_DR
#define DHT11__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DHT11__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DHT11__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DHT11__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DHT11__INTR CYREG_GPIO_PRT1_INTR
#define DHT11__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DHT11__INTSTAT CYREG_GPIO_PRT1_INTR
#define DHT11__MASK 0x80u
#define DHT11__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DHT11__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DHT11__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DHT11__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DHT11__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DHT11__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DHT11__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DHT11__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DHT11__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DHT11__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DHT11__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DHT11__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DHT11__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DHT11__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DHT11__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DHT11__PC CYREG_GPIO_PRT1_PC
#define DHT11__PC2 CYREG_GPIO_PRT1_PC2
#define DHT11__PORT 1u
#define DHT11__PS CYREG_GPIO_PRT1_PS
#define DHT11__SHIFT 7u

/* GREEN */
#define GREEN__0__DR CYREG_GPIO_PRT3_DR
#define GREEN__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GREEN__0__HSIOM_MASK 0x0F000000u
#define GREEN__0__HSIOM_SHIFT 24u
#define GREEN__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__0__INTR CYREG_GPIO_PRT3_INTR
#define GREEN__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN__0__MASK 0x40u
#define GREEN__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN__0__PC CYREG_GPIO_PRT3_PC
#define GREEN__0__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN__0__PORT 3u
#define GREEN__0__PS CYREG_GPIO_PRT3_PS
#define GREEN__0__SHIFT 6u
#define GREEN__DR CYREG_GPIO_PRT3_DR
#define GREEN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__INTR CYREG_GPIO_PRT3_INTR
#define GREEN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN__MASK 0x40u
#define GREEN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN__PC CYREG_GPIO_PRT3_PC
#define GREEN__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN__PORT 3u
#define GREEN__PS CYREG_GPIO_PRT3_PS
#define GREEN__SHIFT 6u

/* LCD_LCDPort */
#define LCD_LCDPort__0__DR CYREG_GPIO_PRT1_DR
#define LCD_LCDPort__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LCD_LCDPort__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LCD_LCDPort__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LCD_LCDPort__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LCD_LCDPort__0__HSIOM_MASK 0x0000000Fu
#define LCD_LCDPort__0__HSIOM_SHIFT 0u
#define LCD_LCDPort__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__0__INTR CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LCD_LCDPort__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LCD_LCDPort__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LCD_LCDPort__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LCD_LCDPort__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LCD_LCDPort__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LCD_LCDPort__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LCD_LCDPort__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LCD_LCDPort__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LCD_LCDPort__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LCD_LCDPort__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LCD_LCDPort__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LCD_LCDPort__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LCD_LCDPort__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LCD_LCDPort__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LCD_LCDPort__0__PC CYREG_GPIO_PRT1_PC
#define LCD_LCDPort__0__PC2 CYREG_GPIO_PRT1_PC2
#define LCD_LCDPort__0__PORT 1u
#define LCD_LCDPort__0__PS CYREG_GPIO_PRT1_PS
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__DR CYREG_GPIO_PRT1_DR
#define LCD_LCDPort__1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LCD_LCDPort__1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LCD_LCDPort__1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LCD_LCDPort__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define LCD_LCDPort__1__HSIOM_MASK 0x000000F0u
#define LCD_LCDPort__1__HSIOM_SHIFT 4u
#define LCD_LCDPort__1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__1__INTR CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__1__INTSTAT CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LCD_LCDPort__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LCD_LCDPort__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LCD_LCDPort__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LCD_LCDPort__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LCD_LCDPort__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LCD_LCDPort__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LCD_LCDPort__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LCD_LCDPort__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LCD_LCDPort__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LCD_LCDPort__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LCD_LCDPort__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LCD_LCDPort__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LCD_LCDPort__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LCD_LCDPort__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LCD_LCDPort__1__PC CYREG_GPIO_PRT1_PC
#define LCD_LCDPort__1__PC2 CYREG_GPIO_PRT1_PC2
#define LCD_LCDPort__1__PORT 1u
#define LCD_LCDPort__1__PS CYREG_GPIO_PRT1_PS
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__DR CYREG_GPIO_PRT1_DR
#define LCD_LCDPort__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LCD_LCDPort__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LCD_LCDPort__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LCD_LCDPort__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define LCD_LCDPort__2__HSIOM_MASK 0x00000F00u
#define LCD_LCDPort__2__HSIOM_SHIFT 8u
#define LCD_LCDPort__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__2__INTR CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LCD_LCDPort__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LCD_LCDPort__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LCD_LCDPort__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LCD_LCDPort__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LCD_LCDPort__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LCD_LCDPort__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LCD_LCDPort__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LCD_LCDPort__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LCD_LCDPort__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LCD_LCDPort__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LCD_LCDPort__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LCD_LCDPort__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LCD_LCDPort__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LCD_LCDPort__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LCD_LCDPort__2__PC CYREG_GPIO_PRT1_PC
#define LCD_LCDPort__2__PC2 CYREG_GPIO_PRT1_PC2
#define LCD_LCDPort__2__PORT 1u
#define LCD_LCDPort__2__PS CYREG_GPIO_PRT1_PS
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__DR CYREG_GPIO_PRT1_DR
#define LCD_LCDPort__3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LCD_LCDPort__3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LCD_LCDPort__3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LCD_LCDPort__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define LCD_LCDPort__3__HSIOM_MASK 0x0000F000u
#define LCD_LCDPort__3__HSIOM_SHIFT 12u
#define LCD_LCDPort__3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__3__INTR CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__3__INTSTAT CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LCD_LCDPort__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LCD_LCDPort__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LCD_LCDPort__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LCD_LCDPort__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LCD_LCDPort__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LCD_LCDPort__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LCD_LCDPort__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LCD_LCDPort__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LCD_LCDPort__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LCD_LCDPort__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LCD_LCDPort__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LCD_LCDPort__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LCD_LCDPort__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LCD_LCDPort__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LCD_LCDPort__3__PC CYREG_GPIO_PRT1_PC
#define LCD_LCDPort__3__PC2 CYREG_GPIO_PRT1_PC2
#define LCD_LCDPort__3__PORT 1u
#define LCD_LCDPort__3__PS CYREG_GPIO_PRT1_PS
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__DR CYREG_GPIO_PRT1_DR
#define LCD_LCDPort__4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LCD_LCDPort__4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LCD_LCDPort__4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LCD_LCDPort__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define LCD_LCDPort__4__HSIOM_MASK 0x000F0000u
#define LCD_LCDPort__4__HSIOM_SHIFT 16u
#define LCD_LCDPort__4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__4__INTR CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__4__INTSTAT CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LCD_LCDPort__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LCD_LCDPort__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LCD_LCDPort__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LCD_LCDPort__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LCD_LCDPort__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LCD_LCDPort__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LCD_LCDPort__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LCD_LCDPort__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LCD_LCDPort__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LCD_LCDPort__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LCD_LCDPort__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LCD_LCDPort__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LCD_LCDPort__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LCD_LCDPort__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LCD_LCDPort__4__PC CYREG_GPIO_PRT1_PC
#define LCD_LCDPort__4__PC2 CYREG_GPIO_PRT1_PC2
#define LCD_LCDPort__4__PORT 1u
#define LCD_LCDPort__4__PS CYREG_GPIO_PRT1_PS
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__DR CYREG_GPIO_PRT1_DR
#define LCD_LCDPort__5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LCD_LCDPort__5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LCD_LCDPort__5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LCD_LCDPort__5__HSIOM CYREG_HSIOM_PORT_SEL1
#define LCD_LCDPort__5__HSIOM_MASK 0x00F00000u
#define LCD_LCDPort__5__HSIOM_SHIFT 20u
#define LCD_LCDPort__5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__5__INTR CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__5__INTSTAT CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LCD_LCDPort__5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LCD_LCDPort__5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LCD_LCDPort__5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LCD_LCDPort__5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LCD_LCDPort__5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LCD_LCDPort__5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LCD_LCDPort__5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LCD_LCDPort__5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LCD_LCDPort__5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LCD_LCDPort__5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LCD_LCDPort__5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LCD_LCDPort__5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LCD_LCDPort__5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LCD_LCDPort__5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LCD_LCDPort__5__PC CYREG_GPIO_PRT1_PC
#define LCD_LCDPort__5__PC2 CYREG_GPIO_PRT1_PC2
#define LCD_LCDPort__5__PORT 1u
#define LCD_LCDPort__5__PS CYREG_GPIO_PRT1_PS
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__DR CYREG_GPIO_PRT1_DR
#define LCD_LCDPort__6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LCD_LCDPort__6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LCD_LCDPort__6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LCD_LCDPort__6__HSIOM CYREG_HSIOM_PORT_SEL1
#define LCD_LCDPort__6__HSIOM_MASK 0x0F000000u
#define LCD_LCDPort__6__HSIOM_SHIFT 24u
#define LCD_LCDPort__6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__6__INTR CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__6__INTSTAT CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LCD_LCDPort__6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LCD_LCDPort__6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LCD_LCDPort__6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LCD_LCDPort__6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LCD_LCDPort__6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LCD_LCDPort__6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LCD_LCDPort__6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LCD_LCDPort__6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LCD_LCDPort__6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LCD_LCDPort__6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LCD_LCDPort__6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LCD_LCDPort__6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LCD_LCDPort__6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LCD_LCDPort__6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LCD_LCDPort__6__PC CYREG_GPIO_PRT1_PC
#define LCD_LCDPort__6__PC2 CYREG_GPIO_PRT1_PC2
#define LCD_LCDPort__6__PORT 1u
#define LCD_LCDPort__6__PS CYREG_GPIO_PRT1_PS
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__DR CYREG_GPIO_PRT1_DR
#define LCD_LCDPort__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LCD_LCDPort__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LCD_LCDPort__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LCD_LCDPort__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__INTR CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LCD_LCDPort__INTSTAT CYREG_GPIO_PRT1_INTR
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LCD_LCDPort__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LCD_LCDPort__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LCD_LCDPort__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LCD_LCDPort__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LCD_LCDPort__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LCD_LCDPort__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LCD_LCDPort__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LCD_LCDPort__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LCD_LCDPort__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LCD_LCDPort__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LCD_LCDPort__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LCD_LCDPort__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LCD_LCDPort__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LCD_LCDPort__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LCD_LCDPort__PC CYREG_GPIO_PRT1_PC
#define LCD_LCDPort__PC2 CYREG_GPIO_PRT1_PC2
#define LCD_LCDPort__PORT 1u
#define LCD_LCDPort__PS CYREG_GPIO_PRT1_PS
#define LCD_LCDPort__SHIFT 0u

/* LCD_trans_1 */
#define LCD_trans_1__0__DR CYREG_GPIO_PRT0_DR
#define LCD_trans_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_trans_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_trans_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_trans_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_trans_1__0__HSIOM_MASK 0x00000F00u
#define LCD_trans_1__0__HSIOM_SHIFT 8u
#define LCD_trans_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_trans_1__0__INTR CYREG_GPIO_PRT0_INTR
#define LCD_trans_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_trans_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_trans_1__0__MASK 0x04u
#define LCD_trans_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_trans_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_trans_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_trans_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_trans_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_trans_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_trans_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_trans_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_trans_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_trans_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_trans_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_trans_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_trans_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_trans_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_trans_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_trans_1__0__PC CYREG_GPIO_PRT0_PC
#define LCD_trans_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_trans_1__0__PORT 0u
#define LCD_trans_1__0__PS CYREG_GPIO_PRT0_PS
#define LCD_trans_1__0__SHIFT 2u
#define LCD_trans_1__DR CYREG_GPIO_PRT0_DR
#define LCD_trans_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_trans_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_trans_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_trans_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_trans_1__INTR CYREG_GPIO_PRT0_INTR
#define LCD_trans_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_trans_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_trans_1__MASK 0x04u
#define LCD_trans_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_trans_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_trans_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_trans_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_trans_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_trans_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_trans_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_trans_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_trans_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_trans_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_trans_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_trans_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_trans_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_trans_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_trans_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_trans_1__PC CYREG_GPIO_PRT0_PC
#define LCD_trans_1__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_trans_1__PORT 0u
#define LCD_trans_1__PS CYREG_GPIO_PRT0_PS
#define LCD_trans_1__SHIFT 2u

/* LCD_trans_2 */
#define LCD_trans_2__0__DR CYREG_GPIO_PRT0_DR
#define LCD_trans_2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_trans_2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_trans_2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_trans_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LCD_trans_2__0__HSIOM_MASK 0x0000000Fu
#define LCD_trans_2__0__HSIOM_SHIFT 0u
#define LCD_trans_2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_trans_2__0__INTR CYREG_GPIO_PRT0_INTR
#define LCD_trans_2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_trans_2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_trans_2__0__MASK 0x01u
#define LCD_trans_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_trans_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_trans_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_trans_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_trans_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_trans_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_trans_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_trans_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_trans_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_trans_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_trans_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_trans_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_trans_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_trans_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_trans_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_trans_2__0__PC CYREG_GPIO_PRT0_PC
#define LCD_trans_2__0__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_trans_2__0__PORT 0u
#define LCD_trans_2__0__PS CYREG_GPIO_PRT0_PS
#define LCD_trans_2__0__SHIFT 0u
#define LCD_trans_2__DR CYREG_GPIO_PRT0_DR
#define LCD_trans_2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LCD_trans_2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LCD_trans_2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LCD_trans_2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_trans_2__INTR CYREG_GPIO_PRT0_INTR
#define LCD_trans_2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LCD_trans_2__INTSTAT CYREG_GPIO_PRT0_INTR
#define LCD_trans_2__MASK 0x01u
#define LCD_trans_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LCD_trans_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LCD_trans_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LCD_trans_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LCD_trans_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LCD_trans_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LCD_trans_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LCD_trans_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LCD_trans_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LCD_trans_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LCD_trans_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LCD_trans_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LCD_trans_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LCD_trans_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LCD_trans_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LCD_trans_2__PC CYREG_GPIO_PRT0_PC
#define LCD_trans_2__PC2 CYREG_GPIO_PRT0_PC2
#define LCD_trans_2__PORT 0u
#define LCD_trans_2__PS CYREG_GPIO_PRT0_PS
#define LCD_trans_2__SHIFT 0u

/* PWM */
#define PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* RED */
#define RED__0__DR CYREG_GPIO_PRT2_DR
#define RED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RED__0__HSIOM_MASK 0x0F000000u
#define RED__0__HSIOM_SHIFT 24u
#define RED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__0__INTR CYREG_GPIO_PRT2_INTR
#define RED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define RED__0__MASK 0x40u
#define RED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RED__0__PC CYREG_GPIO_PRT2_PC
#define RED__0__PC2 CYREG_GPIO_PRT2_PC2
#define RED__0__PORT 2u
#define RED__0__PS CYREG_GPIO_PRT2_PS
#define RED__0__SHIFT 6u
#define RED__DR CYREG_GPIO_PRT2_DR
#define RED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__INTR CYREG_GPIO_PRT2_INTR
#define RED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RED__INTSTAT CYREG_GPIO_PRT2_INTR
#define RED__MASK 0x40u
#define RED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RED__PC CYREG_GPIO_PRT2_PC
#define RED__PC2 CYREG_GPIO_PRT2_PC2
#define RED__PORT 2u
#define RED__PS CYREG_GPIO_PRT2_PS
#define RED__SHIFT 6u

/* buzzer_1 */
#define buzzer_1__0__DR CYREG_GPIO_PRT0_DR
#define buzzer_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define buzzer_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define buzzer_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define buzzer_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define buzzer_1__0__HSIOM_MASK 0x000000F0u
#define buzzer_1__0__HSIOM_SHIFT 4u
#define buzzer_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define buzzer_1__0__INTR CYREG_GPIO_PRT0_INTR
#define buzzer_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define buzzer_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define buzzer_1__0__MASK 0x02u
#define buzzer_1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define buzzer_1__0__OUT_SEL_SHIFT 2u
#define buzzer_1__0__OUT_SEL_VAL 2u
#define buzzer_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define buzzer_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define buzzer_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define buzzer_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define buzzer_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define buzzer_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define buzzer_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define buzzer_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define buzzer_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define buzzer_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define buzzer_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define buzzer_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define buzzer_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define buzzer_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define buzzer_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define buzzer_1__0__PC CYREG_GPIO_PRT0_PC
#define buzzer_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define buzzer_1__0__PORT 0u
#define buzzer_1__0__PS CYREG_GPIO_PRT0_PS
#define buzzer_1__0__SHIFT 1u
#define buzzer_1__DR CYREG_GPIO_PRT0_DR
#define buzzer_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define buzzer_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define buzzer_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define buzzer_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define buzzer_1__INTR CYREG_GPIO_PRT0_INTR
#define buzzer_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define buzzer_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define buzzer_1__MASK 0x02u
#define buzzer_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define buzzer_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define buzzer_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define buzzer_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define buzzer_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define buzzer_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define buzzer_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define buzzer_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define buzzer_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define buzzer_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define buzzer_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define buzzer_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define buzzer_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define buzzer_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define buzzer_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define buzzer_1__PC CYREG_GPIO_PRT0_PC
#define buzzer_1__PC2 CYREG_GPIO_PRT0_PC2
#define buzzer_1__PORT 0u
#define buzzer_1__PS CYREG_GPIO_PRT0_PS
#define buzzer_1__SHIFT 1u

/* buzzer_2 */
#define buzzer_2__0__DR CYREG_GPIO_PRT0_DR
#define buzzer_2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define buzzer_2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define buzzer_2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define buzzer_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define buzzer_2__0__HSIOM_MASK 0x0000F000u
#define buzzer_2__0__HSIOM_SHIFT 12u
#define buzzer_2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define buzzer_2__0__INTR CYREG_GPIO_PRT0_INTR
#define buzzer_2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define buzzer_2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define buzzer_2__0__MASK 0x08u
#define buzzer_2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define buzzer_2__0__OUT_SEL_SHIFT 6u
#define buzzer_2__0__OUT_SEL_VAL -1u
#define buzzer_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define buzzer_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define buzzer_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define buzzer_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define buzzer_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define buzzer_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define buzzer_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define buzzer_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define buzzer_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define buzzer_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define buzzer_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define buzzer_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define buzzer_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define buzzer_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define buzzer_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define buzzer_2__0__PC CYREG_GPIO_PRT0_PC
#define buzzer_2__0__PC2 CYREG_GPIO_PRT0_PC2
#define buzzer_2__0__PORT 0u
#define buzzer_2__0__PS CYREG_GPIO_PRT0_PS
#define buzzer_2__0__SHIFT 3u
#define buzzer_2__DR CYREG_GPIO_PRT0_DR
#define buzzer_2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define buzzer_2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define buzzer_2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define buzzer_2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define buzzer_2__INTR CYREG_GPIO_PRT0_INTR
#define buzzer_2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define buzzer_2__INTSTAT CYREG_GPIO_PRT0_INTR
#define buzzer_2__MASK 0x08u
#define buzzer_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define buzzer_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define buzzer_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define buzzer_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define buzzer_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define buzzer_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define buzzer_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define buzzer_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define buzzer_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define buzzer_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define buzzer_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define buzzer_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define buzzer_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define buzzer_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define buzzer_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define buzzer_2__PC CYREG_GPIO_PRT0_PC
#define buzzer_2__PC2 CYREG_GPIO_PRT0_PC2
#define buzzer_2__PORT 0u
#define buzzer_2__PS CYREG_GPIO_PRT0_PS
#define buzzer_2__SHIFT 3u

/* flame_sensor */
#define flame_sensor__0__DR CYREG_GPIO_PRT0_DR
#define flame_sensor__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define flame_sensor__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define flame_sensor__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define flame_sensor__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define flame_sensor__0__HSIOM_MASK 0x00F00000u
#define flame_sensor__0__HSIOM_SHIFT 20u
#define flame_sensor__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define flame_sensor__0__INTR CYREG_GPIO_PRT0_INTR
#define flame_sensor__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define flame_sensor__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define flame_sensor__0__MASK 0x20u
#define flame_sensor__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define flame_sensor__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define flame_sensor__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define flame_sensor__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define flame_sensor__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define flame_sensor__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define flame_sensor__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define flame_sensor__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define flame_sensor__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define flame_sensor__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define flame_sensor__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define flame_sensor__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define flame_sensor__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define flame_sensor__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define flame_sensor__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define flame_sensor__0__PC CYREG_GPIO_PRT0_PC
#define flame_sensor__0__PC2 CYREG_GPIO_PRT0_PC2
#define flame_sensor__0__PORT 0u
#define flame_sensor__0__PS CYREG_GPIO_PRT0_PS
#define flame_sensor__0__SHIFT 5u
#define flame_sensor__DR CYREG_GPIO_PRT0_DR
#define flame_sensor__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define flame_sensor__DR_INV CYREG_GPIO_PRT0_DR_INV
#define flame_sensor__DR_SET CYREG_GPIO_PRT0_DR_SET
#define flame_sensor__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define flame_sensor__INTR CYREG_GPIO_PRT0_INTR
#define flame_sensor__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define flame_sensor__INTSTAT CYREG_GPIO_PRT0_INTR
#define flame_sensor__MASK 0x20u
#define flame_sensor__PA__CFG0 CYREG_UDB_PA0_CFG0
#define flame_sensor__PA__CFG1 CYREG_UDB_PA0_CFG1
#define flame_sensor__PA__CFG10 CYREG_UDB_PA0_CFG10
#define flame_sensor__PA__CFG11 CYREG_UDB_PA0_CFG11
#define flame_sensor__PA__CFG12 CYREG_UDB_PA0_CFG12
#define flame_sensor__PA__CFG13 CYREG_UDB_PA0_CFG13
#define flame_sensor__PA__CFG14 CYREG_UDB_PA0_CFG14
#define flame_sensor__PA__CFG2 CYREG_UDB_PA0_CFG2
#define flame_sensor__PA__CFG3 CYREG_UDB_PA0_CFG3
#define flame_sensor__PA__CFG4 CYREG_UDB_PA0_CFG4
#define flame_sensor__PA__CFG5 CYREG_UDB_PA0_CFG5
#define flame_sensor__PA__CFG6 CYREG_UDB_PA0_CFG6
#define flame_sensor__PA__CFG7 CYREG_UDB_PA0_CFG7
#define flame_sensor__PA__CFG8 CYREG_UDB_PA0_CFG8
#define flame_sensor__PA__CFG9 CYREG_UDB_PA0_CFG9
#define flame_sensor__PC CYREG_GPIO_PRT0_PC
#define flame_sensor__PC2 CYREG_GPIO_PRT0_PC2
#define flame_sensor__PORT 0u
#define flame_sensor__PS CYREG_GPIO_PRT0_PS
#define flame_sensor__SHIFT 5u

/* gas_sensor */
#define gas_sensor__0__DR CYREG_GPIO_PRT3_DR
#define gas_sensor__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define gas_sensor__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define gas_sensor__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define gas_sensor__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define gas_sensor__0__HSIOM_MASK 0x0000000Fu
#define gas_sensor__0__HSIOM_SHIFT 0u
#define gas_sensor__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define gas_sensor__0__INTR CYREG_GPIO_PRT3_INTR
#define gas_sensor__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define gas_sensor__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define gas_sensor__0__MASK 0x01u
#define gas_sensor__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define gas_sensor__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define gas_sensor__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define gas_sensor__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define gas_sensor__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define gas_sensor__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define gas_sensor__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define gas_sensor__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define gas_sensor__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define gas_sensor__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define gas_sensor__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define gas_sensor__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define gas_sensor__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define gas_sensor__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define gas_sensor__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define gas_sensor__0__PC CYREG_GPIO_PRT3_PC
#define gas_sensor__0__PC2 CYREG_GPIO_PRT3_PC2
#define gas_sensor__0__PORT 3u
#define gas_sensor__0__PS CYREG_GPIO_PRT3_PS
#define gas_sensor__0__SHIFT 0u
#define gas_sensor__DR CYREG_GPIO_PRT3_DR
#define gas_sensor__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define gas_sensor__DR_INV CYREG_GPIO_PRT3_DR_INV
#define gas_sensor__DR_SET CYREG_GPIO_PRT3_DR_SET
#define gas_sensor__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define gas_sensor__INTR CYREG_GPIO_PRT3_INTR
#define gas_sensor__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define gas_sensor__INTSTAT CYREG_GPIO_PRT3_INTR
#define gas_sensor__MASK 0x01u
#define gas_sensor__PA__CFG0 CYREG_UDB_PA3_CFG0
#define gas_sensor__PA__CFG1 CYREG_UDB_PA3_CFG1
#define gas_sensor__PA__CFG10 CYREG_UDB_PA3_CFG10
#define gas_sensor__PA__CFG11 CYREG_UDB_PA3_CFG11
#define gas_sensor__PA__CFG12 CYREG_UDB_PA3_CFG12
#define gas_sensor__PA__CFG13 CYREG_UDB_PA3_CFG13
#define gas_sensor__PA__CFG14 CYREG_UDB_PA3_CFG14
#define gas_sensor__PA__CFG2 CYREG_UDB_PA3_CFG2
#define gas_sensor__PA__CFG3 CYREG_UDB_PA3_CFG3
#define gas_sensor__PA__CFG4 CYREG_UDB_PA3_CFG4
#define gas_sensor__PA__CFG5 CYREG_UDB_PA3_CFG5
#define gas_sensor__PA__CFG6 CYREG_UDB_PA3_CFG6
#define gas_sensor__PA__CFG7 CYREG_UDB_PA3_CFG7
#define gas_sensor__PA__CFG8 CYREG_UDB_PA3_CFG8
#define gas_sensor__PA__CFG9 CYREG_UDB_PA3_CFG9
#define gas_sensor__PC CYREG_GPIO_PRT3_PC
#define gas_sensor__PC2 CYREG_GPIO_PRT3_PC2
#define gas_sensor__PORT 3u
#define gas_sensor__PS CYREG_GPIO_PRT3_PS
#define gas_sensor__SHIFT 0u

/* Miscellaneous */
#define CY_PROJECT_NAME "Final"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
