From cdee8b1a3cf1782ef8bc1eb80180e6eb7ef95bc8 Mon Sep 17 00:00:00 2001
From: Manish Narani <manish.narani@xilinx.com>
Date: Mon, 27 Mar 2017 17:47:00 +0530
Subject: [PATCH 1481/1566] zynqmp: devicetree: Enabled CCI support for USB

commit  4c3cb2d4bd16aecd6897d2061e23ac22bf7dff20 from
https://github.com/Xilinx/linux-xlnx.git

This patch adds CCI support for USB when CCI is enabled in design.
This patch also adds 'reg' property for Xilinx USB 3.0 IP. The 'reg'
property is added in order to modify a register in that to enable
coherency in Hardware.

Signed-off-by: Manish Narani <mnarani@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp.dtsi |    4 ++++
 1 files changed, 4 insertions(+), 0 deletions(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
index 41e1798..2e5f2af 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
+++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
@@ -956,6 +956,7 @@
 			#size-cells = <2>;
 			status = "disabled";
 			compatible = "xlnx,zynqmp-dwc3";
+			reg = <0x0 0xff9d0000 0x0 0x100>;
 			clock-names = "bus_clk", "ref_clk";
 			#stream-id-cells = <1>;
 			iommus = <&smmu 0x860>;
@@ -972,6 +973,7 @@
 				interrupts = <0 65 4>, <0 69 4>;
 				snps,quirk-frame-length-adjustment = <0x20>;
 				snps,refclk_fladj;
+				/* dma-coherent; */
 			};
 		};
 
@@ -980,6 +982,7 @@
 			#size-cells = <2>;
 			status = "disabled";
 			compatible = "xlnx,zynqmp-dwc3";
+			reg = <0x0 0xff9e0000 0x0 0x100>;
 			clock-names = "bus_clk", "ref_clk";
 			#stream-id-cells = <1>;
 			iommus = <&smmu 0x861>;
@@ -996,6 +999,7 @@
 				interrupts = <0 70 4>, <0 74 4>;
 				snps,quirk-frame-length-adjustment = <0x20>;
 				snps,refclk_fladj;
+				/* dma-coherent; */
 			};
 		};
 
-- 
1.7.5.4

