

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'
================================================================
* Date:           Tue May 27 19:57:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.929 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       40|       40|  0.133 us|  0.133 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |       38|       38|        36|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:26]   --->   Operation 39 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%qk_scaled = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 40 'alloca' 'qk_scaled' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%qk_scaled_1 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 41 'alloca' 'qk_scaled_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%qk_scaled_2 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 42 'alloca' 'qk_scaled_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%qk_scaled_3 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 43 'alloca' 'qk_scaled_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 44 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 45 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%d_k_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %d_k"   --->   Operation 46 'read' 'd_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%qk_113_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_113_reload"   --->   Operation 47 'read' 'qk_113_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%qk_124_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_124_reload"   --->   Operation 48 'read' 'qk_124_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%qk_91_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_91_reload"   --->   Operation 49 'read' 'qk_91_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%qk_102_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_102_reload"   --->   Operation 50 'read' 'qk_102_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten41"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln25 = store i2 0, i2 %i" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 52 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln26 = store i2 0, i2 %j" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:26]   --->   Operation 53 'store' 'store_ln26' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i3 %indvar_flatten41" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 55 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.57ns)   --->   "%icmp_ln25 = icmp_eq  i3 %indvar_flatten41_load, i3 4" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 56 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.57ns)   --->   "%add_ln25_1 = add i3 %indvar_flatten41_load, i3 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 57 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc13, void %for.inc35.preheader.exitStub" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 58 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 59 'load' 'j_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 60 'load' 'i_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %j_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 61 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.43ns)   --->   "%add_ln25 = add i2 %i_load, i2 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 62 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.43ns)   --->   "%icmp_ln26 = icmp_eq  i2 %j_load, i2 2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:26]   --->   Operation 63 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln26, i1 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 64 'xor' 'xor_ln24' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %trunc_ln25, i1 %xor_ln24" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 65 'and' 'and_ln24' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i2 %add_ln25, i2 %i_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 66 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.43ns)   --->   "%cond58 = icmp_eq  i2 %select_ln25, i2 0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 67 'icmp' 'cond58' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.43ns)   --->   "%empty = icmp_eq  i2 %select_ln25, i2 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 68 'icmp' 'empty' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln27_4 = select i1 %and_ln24, i32 %qk_102_reload_read, i32 %qk_91_reload_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 69 'select' 'select_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_6)   --->   "%select_ln27_5 = select i1 %and_ln24, i32 %qk_124_reload_read, i32 %qk_113_reload_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 70 'select' 'select_ln27_5' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln27_6 = select i1 %empty, i32 %select_ln27_5, i32 %select_ln27_4" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 71 'select' 'select_ln27_6' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [36/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 72 'sdiv' 'sdiv_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27 = xor i1 %trunc_ln25, i1 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 73 'xor' 'xor_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln27 = or i1 %icmp_ln26, i1 %xor_ln27" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 74 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.27ns)   --->   "%select_ln26 = select i1 %and_ln24, i2 2, i2 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:26]   --->   Operation 75 'select' 'select_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln25 = store i3 %add_ln25_1, i3 %indvar_flatten41" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 76 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln25 = store i2 %select_ln25, i2 %i" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 77 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln26 = store i2 %select_ln26, i2 %j" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:26]   --->   Operation 78 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 79 [35/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 79 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 80 [34/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 80 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 81 [33/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 81 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 82 [32/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 82 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 83 [31/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 83 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 84 [30/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 84 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 85 [29/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 85 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 86 [28/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 86 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 87 [27/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 87 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 88 [26/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 88 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 89 [25/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 89 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 90 [24/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 90 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 91 [23/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 91 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 92 [22/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 92 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 93 [21/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 93 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 94 [20/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 94 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 95 [19/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 95 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 96 [18/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 96 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 97 [17/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 97 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 98 [16/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 98 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 99 [15/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 99 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 100 [14/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 100 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 101 [13/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 101 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 102 [12/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 102 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 103 [11/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 103 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 104 [10/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 104 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 105 [9/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 105 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 106 [8/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 106 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 107 [7/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 107 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 108 [6/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 108 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 109 [5/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 109 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 110 [4/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 110 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 111 [3/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 111 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 112 [2/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 112 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 134 [1/1] (0.00ns)   --->   "%qk_scaled_load = load i32 %qk_scaled"   --->   Operation 134 'load' 'qk_scaled_load' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 135 [1/1] (0.00ns)   --->   "%qk_scaled_1_load = load i32 %qk_scaled_1"   --->   Operation 135 'load' 'qk_scaled_1_load' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 136 [1/1] (0.00ns)   --->   "%qk_scaled_2_load = load i32 %qk_scaled_2"   --->   Operation 136 'load' 'qk_scaled_2_load' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 137 [1/1] (0.00ns)   --->   "%qk_scaled_3_load = load i32 %qk_scaled_3"   --->   Operation 137 'load' 'qk_scaled_3_load' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_scaled_3_out, i32 %qk_scaled_3_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_scaled_2_out, i32 %qk_scaled_2_load"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_scaled_1_out, i32 %qk_scaled_1_load"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_scaled_out, i32 %qk_scaled_load"   --->   Operation 141 'write' 'write_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_35 : Operation 142 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 142 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.38>

State 36 <SV = 35> <Delay = 1.39>
ST_36 : Operation 113 [1/1] (0.00ns)   --->   "%qk_scaled_load_1 = load i32 %qk_scaled" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 113 'load' 'qk_scaled_load_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 114 [1/1] (0.00ns)   --->   "%qk_scaled_1_load_1 = load i32 %qk_scaled_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 114 'load' 'qk_scaled_1_load_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 115 [1/1] (0.00ns)   --->   "%qk_scaled_2_load_1 = load i32 %qk_scaled_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 115 'load' 'qk_scaled_2_load_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 116 [1/1] (0.00ns)   --->   "%qk_scaled_3_load_1 = load i32 %qk_scaled_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 116 'load' 'qk_scaled_3_load_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 119 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 120 [1/36] (1.16ns)   --->   "%sdiv_ln27 = sdiv i32 %select_ln27_6, i32 %d_k_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 120 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node qk_scaled_5)   --->   "%select_ln27 = select i1 %or_ln27, i32 %qk_scaled_1_load_1, i32 %sdiv_ln27" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 121 'select' 'select_ln27' <Predicate = (cond58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node qk_scaled_4)   --->   "%select_ln27_1 = select i1 %or_ln27, i32 %sdiv_ln27, i32 %qk_scaled_load_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 122 'select' 'select_ln27_1' <Predicate = (cond58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node qk_scaled_7)   --->   "%select_ln27_2 = select i1 %or_ln27, i32 %qk_scaled_3_load_1, i32 %sdiv_ln27" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 123 'select' 'select_ln27_2' <Predicate = (!cond58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node qk_scaled_6)   --->   "%select_ln27_3 = select i1 %or_ln27, i32 %sdiv_ln27, i32 %qk_scaled_2_load_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:27]   --->   Operation 124 'select' 'select_ln27_3' <Predicate = (!cond58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 125 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_scaled_7 = select i1 %cond58, i32 %qk_scaled_3_load_1, i32 %select_ln27_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 125 'select' 'qk_scaled_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 126 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_scaled_6 = select i1 %cond58, i32 %qk_scaled_2_load_1, i32 %select_ln27_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 126 'select' 'qk_scaled_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 127 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_scaled_5 = select i1 %cond58, i32 %select_ln27, i32 %qk_scaled_1_load_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 127 'select' 'qk_scaled_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 128 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_scaled_4 = select i1 %cond58, i32 %select_ln27_1, i32 %qk_scaled_load_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:25]   --->   Operation 128 'select' 'qk_scaled_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %qk_scaled_7, i32 %qk_scaled_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 129 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %qk_scaled_6, i32 %qk_scaled_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 130 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %qk_scaled_5, i32 %qk_scaled_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 131 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %qk_scaled_4, i32 %qk_scaled" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:24]   --->   Operation 132 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:26]   --->   Operation 133 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.400ns.

 <State 1>: 2.929ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln25', C:/Users/liuut/Desktop/Project/modules/attention.cpp:25) of constant 0 on local variable 'i', C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 [23]  (0.387 ns)
	'load' operation 2 bit ('i_load', C:/Users/liuut/Desktop/Project/modules/attention.cpp:25) on local variable 'i', C:/Users/liuut/Desktop/Project/modules/attention.cpp:25 [37]  (0.000 ns)
	'add' operation 2 bit ('add_ln25', C:/Users/liuut/Desktop/Project/modules/attention.cpp:25) [39]  (0.436 ns)
	'select' operation 2 bit ('select_ln25', C:/Users/liuut/Desktop/Project/modules/attention.cpp:25) [45]  (0.278 ns)
	'icmp' operation 1 bit ('empty', C:/Users/liuut/Desktop/Project/modules/attention.cpp:25) [47]  (0.436 ns)
	'select' operation 32 bit ('select_ln27_6', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [51]  (0.227 ns)
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 2>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 3>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 4>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 5>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 6>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 7>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 8>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 9>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 10>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 11>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 12>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 13>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 14>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 15>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 16>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 17>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 18>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 19>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 20>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 21>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 22>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 23>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 24>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 25>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 26>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 27>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 28>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 29>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 30>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 31>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 32>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 33>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 34>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 35>: 1.165ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)

 <State 36>: 1.392ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln27', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [52]  (1.165 ns)
	'select' operation 32 bit ('select_ln27_2', C:/Users/liuut/Desktop/Project/modules/attention.cpp:27) [57]  (0.000 ns)
	'select' operation 32 bit ('qk_scaled', C:/Users/liuut/Desktop/Project/modules/attention.cpp:25) [59]  (0.227 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
