Classic Timing Analyzer report for StateDiagram
Mon Feb 20 11:59:17 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.840 ns                                       ; T     ; inst1 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.734 ns                                       ; inst1 ; OC    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.222 ns                                       ; S     ; inst  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst  ; inst1 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst  ; inst1 ; CLK        ; CLK      ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst1 ; inst2 ; CLK        ; CLK      ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst2 ; inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst  ; inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 3.840 ns   ; T    ; inst2 ; CLK      ;
; N/A   ; None         ; 3.840 ns   ; T    ; inst1 ; CLK      ;
; N/A   ; None         ; 3.740 ns   ; T    ; inst  ; CLK      ;
; N/A   ; None         ; 0.008 ns   ; S    ; inst  ; CLK      ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 7.734 ns   ; inst1 ; OC ; CLK        ;
; N/A   ; None         ; 7.641 ns   ; inst2 ; OC ; CLK        ;
; N/A   ; None         ; 6.181 ns   ; inst  ; OA ; CLK        ;
; N/A   ; None         ; 6.173 ns   ; inst  ; OB ; CLK        ;
; N/A   ; None         ; 6.040 ns   ; inst2 ; OA ; CLK        ;
; N/A   ; None         ; 6.037 ns   ; inst1 ; OB ; CLK        ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; 0.222 ns  ; S    ; inst  ; CLK      ;
; N/A           ; None        ; -3.510 ns ; T    ; inst  ; CLK      ;
; N/A           ; None        ; -3.610 ns ; T    ; inst2 ; CLK      ;
; N/A           ; None        ; -3.610 ns ; T    ; inst1 ; CLK      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Feb 20 11:59:17 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off StateDiagram -c StateDiagram --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "inst" and destination register "inst1"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.858 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 4; REG Node = 'inst'
            Info: 2: + IC(0.492 ns) + CELL(0.366 ns) = 0.858 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 3; REG Node = 'inst1'
            Info: Total cell delay = 0.366 ns ( 42.66 % )
            Info: Total interconnect delay = 0.492 ns ( 57.34 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.363 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.715 ns) + CELL(0.537 ns) = 2.363 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 3; REG Node = 'inst1'
                Info: Total cell delay = 1.526 ns ( 64.58 % )
                Info: Total interconnect delay = 0.837 ns ( 35.42 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.363 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.715 ns) + CELL(0.537 ns) = 2.363 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 4; REG Node = 'inst'
                Info: Total cell delay = 1.526 ns ( 64.58 % )
                Info: Total interconnect delay = 0.837 ns ( 35.42 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "inst2" (data pin = "T", clock pin = "CLK") is 3.840 ns
    Info: + Longest pin to register delay is 6.239 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_4; Fanout = 3; PIN Node = 'T'
        Info: 2: + IC(4.717 ns) + CELL(0.660 ns) = 6.239 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 3; REG Node = 'inst2'
        Info: Total cell delay = 1.522 ns ( 24.39 % )
        Info: Total interconnect delay = 4.717 ns ( 75.61 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.363 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.715 ns) + CELL(0.537 ns) = 2.363 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 3; REG Node = 'inst2'
        Info: Total cell delay = 1.526 ns ( 64.58 % )
        Info: Total interconnect delay = 0.837 ns ( 35.42 % )
Info: tco from clock "CLK" to destination pin "OC" through register "inst1" is 7.734 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.363 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.715 ns) + CELL(0.537 ns) = 2.363 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 3; REG Node = 'inst1'
        Info: Total cell delay = 1.526 ns ( 64.58 % )
        Info: Total interconnect delay = 0.837 ns ( 35.42 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.121 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 3; REG Node = 'inst1'
        Info: 2: + IC(0.313 ns) + CELL(0.242 ns) = 0.555 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 1; COMB Node = 'inst19'
        Info: 3: + IC(1.778 ns) + CELL(2.788 ns) = 5.121 ns; Loc. = PIN_118; Fanout = 0; PIN Node = 'OC'
        Info: Total cell delay = 3.030 ns ( 59.17 % )
        Info: Total interconnect delay = 2.091 ns ( 40.83 % )
Info: th for register "inst" (data pin = "S", clock pin = "CLK") is 0.222 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.363 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.715 ns) + CELL(0.537 ns) = 2.363 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 4; REG Node = 'inst'
        Info: Total cell delay = 1.526 ns ( 64.58 % )
        Info: Total interconnect delay = 0.837 ns ( 35.42 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'S'
        Info: 2: + IC(0.924 ns) + CELL(0.420 ns) = 2.323 ns; Loc. = LCCOMB_X1_Y11_N18; Fanout = 1; COMB Node = 'inst10~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.407 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 4; REG Node = 'inst'
        Info: Total cell delay = 1.483 ns ( 61.61 % )
        Info: Total interconnect delay = 0.924 ns ( 38.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Feb 20 11:59:17 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


