#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 13 17:44:13 2024
# Process ID: 2936
# Current directory: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14140 D:\HuaweiMoveData\Users\kiwi\Desktop\SA_lenet_mul\project_1\project_1.xpr
# Log file: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/vivado.log
# Journal file: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_19.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1224.359 ; gain = 457.895
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 13 17:51:29 2024] Launched synth_1...
Run output will be captured here: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/bias1_rom0.dcp' for cell 'utop/u_bias_rom/rom0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/bias1_rom1.dcp' for cell 'utop/u_bias_rom/rom1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/bias1_rom2.dcp' for cell 'utop/u_bias_rom/rom2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/bias1_rom3.dcp' for cell 'utop/u_bias_rom/rom3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/bias2_rom0.dcp' for cell 'utop/u_bias_rom2/rom0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/bias2_rom1.dcp' for cell 'utop/u_bias_rom2/rom1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/bias2_rom2.dcp' for cell 'utop/u_bias_rom2/rom2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/bias2_rom3.dcp' for cell 'utop/u_bias_rom2/rom3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/bias3_rom0.dcp' for cell 'utop/u_bias_rom3/rom0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/bias3_rom1.dcp' for cell 'utop/u_bias_rom3/rom1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/bias3_rom2.dcp' for cell 'utop/u_bias_rom3/rom2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/bias3_rom3.dcp' for cell 'utop/u_bias_rom3/rom3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/bias4_rom0.dcp' for cell 'utop/u_bias_rom4/rom0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/bias4_rom1.dcp' for cell 'utop/u_bias_rom4/rom1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/bias4_rom2.dcp' for cell 'utop/u_bias_rom4/rom2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/bias4_rom3.dcp' for cell 'utop/u_bias_rom4/rom3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/bias5_rom0.dcp' for cell 'utop/u_bias_rom5/rom0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/bias5_rom1.dcp' for cell 'utop/u_bias_rom5/rom1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/bias5_rom2.dcp' for cell 'utop/u_bias_rom5/rom2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/bias5_rom3.dcp' for cell 'utop/u_bias_rom5/rom3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/data_rom0.dcp' for cell 'utop/u_data_ram/data0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/data_rom1.dcp' for cell 'utop/u_data_ram/data1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/data_rom10.dcp' for cell 'utop/u_data_ram/data10'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/data_rom11.dcp' for cell 'utop/u_data_ram/data11'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/data_rom12.dcp' for cell 'utop/u_data_ram/data12'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/data_rom13.dcp' for cell 'utop/u_data_ram/data13'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/data_rom14.dcp' for cell 'utop/u_data_ram/data14'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/data_rom15.dcp' for cell 'utop/u_data_ram/data15'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/data_rom16.dcp' for cell 'utop/u_data_ram/data16'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/data_rom17.dcp' for cell 'utop/u_data_ram/data17'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/data_rom18.dcp' for cell 'utop/u_data_ram/data18'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/data_rom19.dcp' for cell 'utop/u_data_ram/data19'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/data_rom2.dcp' for cell 'utop/u_data_ram/data2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/data_rom20.dcp' for cell 'utop/u_data_ram/data20'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/data_rom21.dcp' for cell 'utop/u_data_ram/data21'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/data_rom22.dcp' for cell 'utop/u_data_ram/data22'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/data_rom23.dcp' for cell 'utop/u_data_ram/data23'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/data_rom24.dcp' for cell 'utop/u_data_ram/data24'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/data_rom25.dcp' for cell 'utop/u_data_ram/data25'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/data_rom26.dcp' for cell 'utop/u_data_ram/data26'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/data_rom27.dcp' for cell 'utop/u_data_ram/data27'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/data_rom28.dcp' for cell 'utop/u_data_ram/data28'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/data_rom29.dcp' for cell 'utop/u_data_ram/data29'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/data_rom3.dcp' for cell 'utop/u_data_ram/data3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/data_rom30.dcp' for cell 'utop/u_data_ram/data30'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/data_rom31.dcp' for cell 'utop/u_data_ram/data31'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/data_rom4.dcp' for cell 'utop/u_data_ram/data4'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/data_rom5.dcp' for cell 'utop/u_data_ram/data5'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/data_rom6.dcp' for cell 'utop/u_data_ram/data6'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/data_rom7.dcp' for cell 'utop/u_data_ram/data7'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/data_rom8.dcp' for cell 'utop/u_data_ram/data8'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/data_rom9.dcp' for cell 'utop/u_data_ram/data9'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/weight1_rom0.dcp' for cell 'utop/u_weight_rom/weight0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/weight1_rom1.dcp' for cell 'utop/u_weight_rom/weight1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/weight1_rom2.dcp' for cell 'utop/u_weight_rom/weight2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/weight1_rom3.dcp' for cell 'utop/u_weight_rom/weight3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/weight2_rom0.dcp' for cell 'utop/u_weight_rom_2/weight0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/weight2_rom1.dcp' for cell 'utop/u_weight_rom_2/weight1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/weight2_rom2.dcp' for cell 'utop/u_weight_rom_2/weight2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/weight2_rom3.dcp' for cell 'utop/u_weight_rom_2/weight3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/weight3_rom0.dcp' for cell 'utop/u_weight_rom_3/weight0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/weight3_rom1.dcp' for cell 'utop/u_weight_rom_3/weight1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/weight3_rom2.dcp' for cell 'utop/u_weight_rom_3/weight2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/weight3_rom3.dcp' for cell 'utop/u_weight_rom_3/weight3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/weight4_rom0.dcp' for cell 'utop/u_weight_rom_4/weight0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/weight4_rom1.dcp' for cell 'utop/u_weight_rom_4/weight1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/weight4_rom2.dcp' for cell 'utop/u_weight_rom_4/weight2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/weight4_rom3.dcp' for cell 'utop/u_weight_rom_4/weight3'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/weight5_rom0.dcp' for cell 'utop/u_weight_rom_5/weight0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/weight5_rom1.dcp' for cell 'utop/u_weight_rom_5/weight1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/weight5_rom2.dcp' for cell 'utop/u_weight_rom_5/weight2'
INFO: [Project 1-454] Reading design checkpoint 'd:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/weight5_rom3.dcp' for cell 'utop/u_weight_rom_5/weight3'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2315.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [d:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Parsing XDC File [d:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2846.496 ; gain = 531.273
Finished Parsing XDC File [d:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
Parsing XDC File [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/constrs_1/new/time.xdc]
WARNING: [Vivado 12-584] No ports matched 'start'. [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/constrs_1/new/time.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/constrs_1/new/time.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/constrs_1/new/time.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/constrs_1/new/time.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/constrs_1/new/time.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2846.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 516 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 516 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2846.496 ; gain = 531.273
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3029.414 ; gain = 182.918
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Nov 13 18:12:21 2024] Launched synth_1...
Run output will be captured here: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov 13 18:20:46 2024] Launched impl_1...
Run output will be captured here: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3150.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3412.586 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3412.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3412.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 516 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 516 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3412.586 ; gain = 305.961
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3412.586 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 18:35:43 2024] Launched impl_1...
Run output will be captured here: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3412.586 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1EE2A
set_property PROGRAM.FILE {D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/impl_1/in_out.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/impl_1/in_out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1EE2A
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
WARNING: [VRFC 10-3248] data object 'compare_temp' is already declared [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
WARNING: [VRFC 10-3703] second declaration of 'compare_temp' ignored [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4663.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 4663.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_behav -key {Behavioral:sim_1:Functional:test_top} -tclbatch {test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 5203.992 ; gain = 554.969
run 500 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
WARNING: [VRFC 10-3248] data object 'compare_temp' is already declared [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
WARNING: [VRFC 10-3703] second declaration of 'compare_temp' ignored [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5203.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 5203.992 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 5203.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 5203.992 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 5205.441 ; gain = 1.449
run 500 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
WARNING: [VRFC 10-3248] data object 'compare_temp' is already declared [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
WARNING: [VRFC 10-3703] second declaration of 'compare_temp' ignored [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
WARNING: [VRFC 10-3248] data object 'compare_temp' is already declared [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
WARNING: [VRFC 10-3703] second declaration of 'compare_temp' ignored [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
WARNING: [VRFC 10-3248] data object 'compare_temp' is already declared [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
WARNING: [VRFC 10-3703] second declaration of 'compare_temp' ignored [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_top/u_cnn/max_temp}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_top/u_cnn/max_index}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_top/u_cnn/cnt_recognition}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 440 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 5205.441 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_top/u_cnn/fc_temp}} 
run 440 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 5205.441 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_top/u_cnn/input_data2Acti}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 440 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 440 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 440 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 440 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 440 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 440 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 440 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5205.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 11 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 11 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 5205.441 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 5205.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 5205.441 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 5205.441 ; gain = 0.000
run 11 us
run 11 us
run 101 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../../coe/mul_data_row27.coe}] [get_ips data_rom27]
generate_target all [get_files  D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/data_rom27.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_rom27'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_rom27'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_rom27'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_rom27'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_rom27'...
export_ip_user_files -of_objects [get_files D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/data_rom27.xci] -no_script -sync -force -quiet
reset_run data_rom27_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/data_rom27_synth_1

launch_runs -jobs 8 data_rom27_synth_1
[Wed Nov 13 20:32:26 2024] Launched data_rom27_synth_1...
Run output will be captured here: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/data_rom27_synth_1/runme.log
export_simulation -of_objects [get_files D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/data_rom27.xci] -directory D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.ip_user_files -ipstatic_source_dir D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5345.504 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 5345.504 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 5345.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 5345.504 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 5345.504 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 5370.750 ; gain = 25.246
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 13 20:38:25 2024] Launched synth_1...
Run output will be captured here: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/synth_1/runme.log
[Wed Nov 13 20:38:25 2024] Launched impl_1...
Run output will be captured here: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/impl_1/runme.log
