<stg><name>clock_generator</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:0 %spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln9"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln9 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %slow_clock_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %slow_clock_signal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1">
<![CDATA[
entry_ifconv:4 %slow_clock_signal_local = load i1 %state

]]></Node>
<StgValue><ssdm name="slow_clock_signal_local"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:5 %counter_load = load i32 %counter

]]></Node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6 %next_state_1 = icmp_eq  i32 %counter_load, i32 0

]]></Node>
<StgValue><ssdm name="next_state_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7 %next_counter = add i32 %counter_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="next_counter"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:8 %next_counter_1 = select i1 %next_state_1, i32 9, i32 %next_counter

]]></Node>
<StgValue><ssdm name="next_counter_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="slow_clock_signal_local" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %next_state = xor i1 %next_state_1, i1 1

]]></Node>
<StgValue><ssdm name="next_state"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:10 %next_state_2 = select i1 %slow_clock_signal_local, i1 %next_state, i1 %next_state_1

]]></Node>
<StgValue><ssdm name="next_state_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry_ifconv:11 %store_ln48 = store i1 %next_state_2, i1 %state

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:12 %store_ln49 = store i32 %next_counter_1, i32 %counter

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:13 %write_ln50 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %slow_clock_signal, i1 %slow_clock_signal_local

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0">
<![CDATA[
entry_ifconv:14 %ret_ln52 = ret

]]></Node>
<StgValue><ssdm name="ret_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="17" name="slow_clock_signal" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="slow_clock_signal"/></StgValue>
</port>
<port id="18" name="state" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state"/></StgValue>
</port>
<port id="19" name="counter" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="counter"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="21" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln9" fromId="20" toId="2">
</dataflow>
<dataflow id="23" from="empty_1" to="spectopmodule_ln9" fromId="22" toId="2">
</dataflow>
<dataflow id="25" from="_ssdm_op_SpecInterface" to="specinterface_ln9" fromId="24" toId="3">
</dataflow>
<dataflow id="27" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="29" from="empty_2" to="specinterface_ln9" fromId="28" toId="3">
</dataflow>
<dataflow id="30" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="31" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="33" from="empty_0" to="specinterface_ln9" fromId="32" toId="3">
</dataflow>
<dataflow id="34" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="35" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="36" from="empty_0" to="specinterface_ln9" fromId="32" toId="3">
</dataflow>
<dataflow id="37" from="empty_0" to="specinterface_ln9" fromId="32" toId="3">
</dataflow>
<dataflow id="38" from="empty_0" to="specinterface_ln9" fromId="32" toId="3">
</dataflow>
<dataflow id="39" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="40" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="41" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="42" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="43" from="empty_0" to="specinterface_ln9" fromId="32" toId="3">
</dataflow>
<dataflow id="44" from="empty_0" to="specinterface_ln9" fromId="32" toId="3">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specinterface_ln9" fromId="45" toId="3">
</dataflow>
<dataflow id="47" from="StgValue_26" to="specinterface_ln9" fromId="26" toId="3">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="48" toId="4">
</dataflow>
<dataflow id="50" from="slow_clock_signal" to="specbitsmap_ln0" fromId="17" toId="4">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="24" toId="5">
</dataflow>
<dataflow id="52" from="slow_clock_signal" to="specinterface_ln0" fromId="17" toId="5">
</dataflow>
<dataflow id="54" from="empty" to="specinterface_ln0" fromId="53" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="58" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="59" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="64" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="69" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="5">
</dataflow>
<dataflow id="70" from="StgValue_26" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="71" from="state" to="slow_clock_signal_local" fromId="18" toId="6">
</dataflow>
<dataflow id="72" from="counter" to="counter_load" fromId="19" toId="7">
</dataflow>
<dataflow id="73" from="counter_load" to="next_state_1" fromId="7" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_26" to="next_state_1" fromId="26" toId="8">
</dataflow>
<dataflow id="75" from="counter_load" to="next_counter" fromId="7" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_45" to="next_counter" fromId="45" toId="9">
</dataflow>
<dataflow id="77" from="next_state_1" to="next_counter_1" fromId="8" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_78" to="next_counter_1" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="next_counter" to="next_counter_1" fromId="9" toId="10">
</dataflow>
<dataflow id="81" from="next_state_1" to="next_state" fromId="8" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_82" to="next_state" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="slow_clock_signal_local" to="next_state_2" fromId="6" toId="12">
</dataflow>
<dataflow id="85" from="next_state" to="next_state_2" fromId="11" toId="12">
</dataflow>
<dataflow id="86" from="next_state_1" to="next_state_2" fromId="8" toId="12">
</dataflow>
<dataflow id="87" from="next_state_2" to="store_ln48" fromId="12" toId="13">
</dataflow>
<dataflow id="88" from="state" to="store_ln48" fromId="18" toId="13">
</dataflow>
<dataflow id="89" from="next_counter_1" to="store_ln49" fromId="10" toId="14">
</dataflow>
<dataflow id="90" from="counter" to="store_ln49" fromId="19" toId="14">
</dataflow>
<dataflow id="92" from="_ssdm_op_Write.ap_none.i1P0A" to="write_ln50" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="slow_clock_signal" to="write_ln50" fromId="17" toId="15">
</dataflow>
<dataflow id="94" from="slow_clock_signal_local" to="write_ln50" fromId="6" toId="15">
</dataflow>
<dataflow id="95" from="next_state_1" to="StgValue_1" fromId="8" toId="1">
</dataflow>
<dataflow id="96" from="slow_clock_signal_local" to="StgValue_1" fromId="6" toId="1">
</dataflow>
</dataflows>


</stg>
