{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 19:39:13 2024 " "Info: Processing started: Sat Apr 27 19:39:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_parallel_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_parallel_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_parallel_8b " "Info: Found entity 1: ALU_parallel_8b" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ALU_parallel_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_v1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file machine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 machine_v1 " "Info: Found entity 1: machine_v1" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "machine_v1 " "Info: Elaborating entity \"machine_v1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Warning: Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1128 -792 -744 -1096 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "24_decoder.bdf 1 1 " "Warning: Using design file 24_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 24_decoder " "Info: Found entity 1: 24_decoder" {  } { { "24_decoder.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_decoder 24_decoder:inst2 " "Info: Elaborating entity \"24_decoder\" for hierarchy \"24_decoder:inst2\"" {  } { { "machine_v1.bdf" "inst2" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1160 -912 -816 -1032 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8_with_CLR.bdf 1 1 " "Warning: Using design file register-8_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "register-8_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:MAR " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\"" {  } { { "machine_v1.bdf" "MAR" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -968 2368 2592 -872 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4_with_CLR.bdf 1 1 " "Warning: Using design file register-4_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:MAR\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\"" {  } { { "register-8_with_CLR.bdf" "inst2" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "38_decoder.bdf 1 1 " "Warning: Using design file 38_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" {  } { { "38_decoder.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38_decoder 38_decoder:inst11 " "Info: Elaborating entity \"38_decoder\" for hierarchy \"38_decoder:inst11\"" {  } { { "machine_v1.bdf" "inst11" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1664 1624 1816 -1568 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "START_STOP_NEW.bdf 1 1 " "Warning: Using design file START_STOP_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 START_STOP_NEW " "Info: Found entity 1: START_STOP_NEW" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START_STOP_NEW START_STOP_NEW:inst3 " "Info: Elaborating entity \"START_STOP_NEW\" for hierarchy \"START_STOP_NEW:inst3\"" {  } { { "machine_v1.bdf" "inst3" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1472 -400 -280 -1344 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_parallel_8b ALU_parallel_8b:inst4 " "Info: Elaborating entity \"ALU_parallel_8b\" for hierarchy \"ALU_parallel_8b:inst4\"" {  } { { "machine_v1.bdf" "inst4" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -960 744 1160 -864 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "inst" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "inst2" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux2-8.bdf 1 1 " "Warning: Using design file mux2-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:A_selector " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:A_selector\"" {  } { { "machine_v1.bdf" "A_selector" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -464 536 888 -368 "A_selector" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_counter_256_advanced.bdf 1 1 " "Warning: Using design file ripple_counter_256_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:pc " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:pc\"" {  } { { "machine_v1.bdf" "pc" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -968 1720 1976 -872 "pc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "inst1" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/program files/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "d:/program files/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "inst" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register_4x.bdf 1 1 " "Warning: Using design file register_4x.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_4x " "Info: Found entity 1: register_4x" {  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4x register_4x:inst8 " "Info: Elaborating entity \"register_4x\" for hierarchy \"register_4x:inst8\"" {  } { { "machine_v1.bdf" "inst8" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -968 1336 1656 -808 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8.bdf 1 1 " "Warning: Using design file mux4-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8 " "Info: Found entity 1: mux4-8" {  } { { "mux4-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux4-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8 register_4x:inst8\|mux4-8:inst6 " "Info: Elaborating entity \"mux4-8\" for hierarchy \"register_4x:inst8\|mux4-8:inst6\"" {  } { { "register_4x.bdf" "inst6" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 440 2112 2208 1048 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MBR_NEW.bdf 1 1 " "Warning: Using design file MBR_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_NEW " "Info: Found entity 1: MBR_NEW" {  } { { "MBR_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/MBR_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_NEW MBR_NEW:MDR " "Info: Elaborating entity \"MBR_NEW\" for hierarchy \"MBR_NEW:MDR\"" {  } { { "machine_v1.bdf" "MDR" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -944 2848 3168 -808 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "micro_address_generator.bdf 1 1 " "Warning: Using design file micro_address_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_address_generator " "Info: Found entity 1: micro_address_generator" {  } { { "micro_address_generator.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/micro_address_generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_address_generator micro_address_generator:inst19 " "Info: Elaborating entity \"micro_address_generator\" for hierarchy \"micro_address_generator:inst19\"" {  } { { "machine_v1.bdf" "inst19" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 256 2328 2456 608 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8_4inputs.bdf 1 1 " "Warning: Using design file mux4-8_4inputs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8_4inputs " "Info: Found entity 1: mux4-8_4inputs" {  } { { "mux4-8_4inputs.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux4-8_4inputs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8_4inputs micro_address_generator:inst19\|mux4-8_4inputs:inst23 " "Info: Elaborating entity \"mux4-8_4inputs\" for hierarchy \"micro_address_generator:inst19\|mux4-8_4inputs:inst23\"" {  } { { "micro_address_generator.bdf" "inst23" { Schematic "D:/xxx/quartus_project/Project/machine_v1/micro_address_generator.bdf" { { -216 1840 1936 424 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "START_STOP_NEW:inst3\|inst24 START_STOP_NEW:inst3\|inst24~_emulated START_STOP_NEW:inst3\|inst24~latch " "Warning (13310): Register \"START_STOP_NEW:inst3\|inst24\" is converted into an equivalent circuit using register \"START_STOP_NEW:inst3\|inst24~_emulated\" and latch \"START_STOP_NEW:inst3\|inst24~latch\"" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Info: Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Info: Implemented 176 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 19:39:15 2024 " "Info: Processing ended: Sat Apr 27 19:39:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 19:39:15 2024 " "Info: Processing started: Sat Apr 27 19:39:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "machine_v1 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"machine_v1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 58 " "Warning: No exact pin location assignment(s) for 8 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_0 " "Info: Pin AD_0 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { AD_0 } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 384 2936 3112 400 "AD_0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_1 " "Info: Pin AD_1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { AD_1 } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 400 2936 3112 416 "AD_1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_2 " "Info: Pin AD_2 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { AD_2 } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 416 2936 3112 432 "AD_2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_3 " "Info: Pin AD_3 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { AD_3 } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 432 2936 3112 448 "AD_3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_4 " "Info: Pin AD_4 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { AD_4 } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 448 2936 3112 464 "AD_4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_5 " "Info: Pin AD_5 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { AD_5 } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 464 2936 3112 480 "AD_5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_6 " "Info: Pin AD_6 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { AD_6 } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 480 2936 3112 496 "AD_6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_7 " "Info: Pin AD_7 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { AD_7 } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { 496 2936 3112 512 "AD_7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "START_STOP_NEW:inst3\|inst31  " "Info: Automatically promoted node START_STOP_NEW:inst3\|inst31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "38_decoder:inst11\|inst11~105 " "Info: Destination node 38_decoder:inst11\|inst11~105" {  } { { "38_decoder.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { 38_decoder:inst11|inst11~105 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16 " "Info: Destination node inst16" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_4x:inst8\|inst5 " "Info: Destination node register_4x:inst8\|inst5" {  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { CPuIR } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1208 -88 88 -1192 "CPuIR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { uRD } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1224 -88 88 -1208 "uRD" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_STOP_NEW:inst3|inst31 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst5  " "Info: Automatically promoted node register_4x:inst8\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst7  " "Info: Automatically promoted node register_4x:inst8\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst8  " "Info: Automatically promoted node register_4x:inst8\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst9  " "Info: Automatically promoted node register_4x:inst8\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 10 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 12 23 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 12 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 23 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LR0 " "Warning: Node \"LR0\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LR1 " "Warning: Node \"LR1\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LR2 " "Warning: Node \"LR2\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LR3 " "Warning: Node \"LR3\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LR4 " "Warning: Node \"LR4\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LR5 " "Warning: Node \"LR5\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LR6 " "Warning: Node \"LR6\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LR7 " "Warning: Node \"LR7\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.379 ns register register " "Info: Estimated most critical path is register to register delay of 9.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst1 1 REG LAB_X29_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y11; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.206 ns) 1.608 ns mux2-8:B_sclector\|inst19~145 2 COMB LAB_X30_Y9 1 " "Info: 2: + IC(1.402 ns) + CELL(0.206 ns) = 1.608 ns; Loc. = LAB_X30_Y9; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~145'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~145 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.206 ns) 3.511 ns mux2-8:B_sclector\|inst19~146 3 COMB LAB_X28_Y8 1 " "Info: 3: + IC(1.697 ns) + CELL(0.206 ns) = 3.511 ns; Loc. = LAB_X28_Y8; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~146'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { mux2-8:B_sclector|inst19~145 mux2-8:B_sclector|inst19~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 4.322 ns mux2-8:B_sclector\|inst19~147 4 COMB LAB_X28_Y8 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 4.322 ns; Loc. = LAB_X28_Y8; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst19~147'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst19~146 mux2-8:B_sclector|inst19~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 5.133 ns ALU_parallel_8b:inst4\|74181:inst\|45~119 5 COMB LAB_X28_Y8 2 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 5.133 ns; Loc. = LAB_X28_Y8; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~119'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst19~147 ALU_parallel_8b:inst4|74181:inst|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.206 ns) 6.250 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 6 COMB LAB_X29_Y8 4 " "Info: 6: + IC(0.911 ns) + CELL(0.206 ns) = 6.250 ns; Loc. = LAB_X29_Y8; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.206 ns) 7.744 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 7 COMB LAB_X31_Y8 2 " "Info: 7: + IC(1.288 ns) + CELL(0.206 ns) = 7.744 ns; Loc. = LAB_X31_Y8; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.650 ns) 9.271 ns ALU_parallel_8b:inst4\|74181:inst1\|80 8 COMB LAB_X31_Y9 7 " "Info: 8: + IC(0.877 ns) + CELL(0.650 ns) = 9.271 ns; Loc. = LAB_X31_Y9; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.379 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 9 REG LAB_X31_Y9 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.379 ns; Loc. = LAB_X31_Y9; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.158 ns ( 23.01 % ) " "Info: Total cell delay = 2.158 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.221 ns ( 76.99 % ) " "Info: Total interconnect delay = 7.221 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.379 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~145 mux2-8:B_sclector|inst19~146 mux2-8:B_sclector|inst19~147 ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 550 " "Info: 2 (of 550) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Warning: Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_OUT 0 " "Info: Pin \"RD_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE_OUT 0 " "Info: Pin \"WE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_0 0 " "Info: Pin \"AD_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_1 0 " "Info: Pin \"AD_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_2 0 " "Info: Pin \"AD_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_3 0 " "Info: Pin \"AD_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_4 0 " "Info: Pin \"AD_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_5 0 " "Info: Pin \"AD_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_6 0 " "Info: Pin \"AD_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_7 0 " "Info: Pin \"AD_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN " "Info: Following pins have the same output enable: EN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D7 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 2872 2888 -352 "D7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D6 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 2904 2920 -352 "D6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D5 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 2936 2952 -352 "D5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D4 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 2968 2984 -352 "D4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D3 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 3000 3016 -352 "D3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D2 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 3032 3048 -352 "D2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D1 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 3064 3080 -352 "D1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D0 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 3096 3112 -352 "D0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 19:39:17 2024 " "Info: Processing ended: Sat Apr 27 19:39:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 19:39:17 2024 " "Info: Processing started: Sat Apr 27 19:39:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 19:39:18 2024 " "Info: Processing ended: Sat Apr 27 19:39:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 19:39:18 2024 " "Info: Processing started: Sat Apr 27 19:39:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "START_STOP_NEW:inst3\|inst24~latch " "Warning: Node \"START_STOP_NEW:inst3\|inst24~latch\" is a latch" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst3\|inst24~latch " "Info: Detected ripple clock \"START_STOP_NEW:inst3\|inst24~latch\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~105 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~105\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START_STOP_NEW:inst3\|inst24~_emulated " "Info: Detected ripple clock \"START_STOP_NEW:inst3\|inst24~_emulated\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst3\|inst24~head_lut " "Info: Detected gated clock \"START_STOP_NEW:inst3\|inst24~head_lut\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START_STOP_NEW:inst3\|inst31 " "Info: Detected gated clock \"START_STOP_NEW:inst3\|inst31\" as buffer" {  } { { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP_NEW:inst3\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3 67.92 MHz 14.724 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 67.92 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3\" (period= 14.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.228 ns + Longest register register " "Info: + Longest register to register delay is 9.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.624 ns) 1.786 ns mux2-8:B_sclector\|inst25~127 2 COMB LCCOMB_X29_Y8_N0 1 " "Info: 2: + IC(1.162 ns) + CELL(0.624 ns) = 1.786 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.358 ns mux2-8:B_sclector\|inst25~128 3 COMB LCCOMB_X29_Y8_N12 2 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.358 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.938 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X29_Y8_N8 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.938 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 3.934 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 5 COMB LCCOMB_X29_Y8_N4 2 " "Info: 5: + IC(0.373 ns) + CELL(0.623 ns) = 3.934 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 4.934 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 6 COMB LCCOMB_X29_Y8_N22 4 " "Info: 6: + IC(0.376 ns) + CELL(0.624 ns) = 4.934 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 6.180 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 7 COMB LCCOMB_X31_Y8_N22 2 " "Info: 7: + IC(1.040 ns) + CELL(0.206 ns) = 6.180 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.206 ns) 7.475 ns ALU_parallel_8b:inst4\|74181:inst1\|80 8 COMB LCCOMB_X31_Y9_N10 7 " "Info: 8: + IC(1.089 ns) + CELL(0.206 ns) = 7.475 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.206 ns) 9.120 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3~feeder 9 COMB LCCOMB_X29_Y11_N14 1 " "Info: 9: + IC(1.439 ns) + CELL(0.206 ns) = 9.120 ns; Loc. = LCCOMB_X29_Y11_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3~feeder'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.228 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3 10 REG LCFF_X29_Y11_N15 1 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 9.228 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.009 ns ( 32.61 % ) " "Info: Total cell delay = 3.009 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.219 ns ( 67.39 % ) " "Info: Total interconnect delay = 6.219 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.228 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.228 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.439ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.232 ns - Smallest " "Info: - Smallest clock skew is -5.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 6.404 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 6.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(0.370 ns) 3.349 ns register_4x:inst8\|inst9 2 COMB LCCOMB_X30_Y9_N0 1 " "Info: 2: + IC(1.985 ns) + CELL(0.370 ns) = 3.349 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|inst9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { uIR6 register_4x:inst8|inst9 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.000 ns) 4.841 ns register_4x:inst8\|inst9~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.492 ns) + CELL(0.000 ns) = 4.841 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst9~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 6.404 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3 4 REG LCFF_X29_Y11_N15 1 " "Info: 4: + IC(0.897 ns) + CELL(0.666 ns) = 6.404 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 31.70 % ) " "Info: Total cell delay = 2.030 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 68.30 % ) " "Info: Total interconnect delay = 4.374 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { uIR6 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.985ns 1.492ns 0.897ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 11.636 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 11.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.606 ns) 3.576 ns inst16 2 COMB LCCOMB_X30_Y9_N12 8 " "Info: 2: + IC(1.976 ns) + CELL(0.606 ns) = 3.576 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.970 ns) 5.595 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y11_N17 14 " "Info: 3: + IC(1.049 ns) + CELL(0.970 ns) = 5.595 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 14; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.651 ns) 7.533 ns register_4x:inst8\|inst8 4 COMB LCCOMB_X30_Y9_N26 1 " "Info: 4: + IC(1.287 ns) + CELL(0.651 ns) = 7.533 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 10.093 ns register_4x:inst8\|inst8~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.560 ns) + CELL(0.000 ns) = 10.093 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 11.636 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X28_Y9_N9 1 " "Info: 6: + IC(0.877 ns) + CELL(0.666 ns) = 11.636 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.887 ns ( 33.40 % ) " "Info: Total cell delay = 3.887 ns ( 33.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.749 ns ( 66.60 % ) " "Info: Total interconnect delay = 7.749 ns ( 66.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.636 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.636 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.976ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { uIR6 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.985ns 1.492ns 0.897ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.636 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.636 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.976ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.228 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.228 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.439ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { uIR6 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.985ns 1.492ns 0.897ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.636 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.636 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.976ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.994ns 0.606ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 72.31 MHz 13.829 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 72.31 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3\" (period= 13.829 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.380 ns + Longest register register " "Info: + Longest register to register delay is 9.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.624 ns) 1.786 ns mux2-8:B_sclector\|inst25~127 2 COMB LCCOMB_X29_Y8_N0 1 " "Info: 2: + IC(1.162 ns) + CELL(0.624 ns) = 1.786 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.358 ns mux2-8:B_sclector\|inst25~128 3 COMB LCCOMB_X29_Y8_N12 2 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.358 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.938 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X29_Y8_N8 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.938 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 3.934 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 5 COMB LCCOMB_X29_Y8_N4 2 " "Info: 5: + IC(0.373 ns) + CELL(0.623 ns) = 3.934 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 4.934 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 6 COMB LCCOMB_X29_Y8_N22 4 " "Info: 6: + IC(0.376 ns) + CELL(0.624 ns) = 4.934 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 6.180 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 7 COMB LCCOMB_X31_Y8_N22 2 " "Info: 7: + IC(1.040 ns) + CELL(0.206 ns) = 6.180 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.206 ns) 7.475 ns ALU_parallel_8b:inst4\|74181:inst1\|80 8 COMB LCCOMB_X31_Y9_N10 7 " "Info: 8: + IC(1.089 ns) + CELL(0.206 ns) = 7.475 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.460 ns) 9.380 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 9 REG LCFF_X31_Y8_N27 2 " "Info: 9: + IC(1.445 ns) + CELL(0.460 ns) = 9.380 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.155 ns ( 33.64 % ) " "Info: Total cell delay = 3.155 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.225 ns ( 66.36 % ) " "Info: Total interconnect delay = 6.225 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.185 ns - Smallest " "Info: - Smallest clock skew is -4.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 7.210 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 7.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.370 ns) 3.337 ns register_4x:inst8\|inst5~28 2 COMB LCCOMB_X30_Y9_N4 1 " "Info: 2: + IC(1.983 ns) + CELL(0.370 ns) = 3.337 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { uIR5 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 4.072 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X30_Y9_N30 1 " "Info: 3: + IC(0.365 ns) + CELL(0.370 ns) = 4.072 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.644 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 5.644 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.210 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 5 REG LCFF_X31_Y8_N27 2 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.210 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.390 ns ( 33.15 % ) " "Info: Total cell delay = 2.390 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.820 ns ( 66.85 % ) " "Info: Total interconnect delay = 4.820 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.210 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.983ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 11.395 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 11.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.370 ns) 3.335 ns inst16 2 COMB LCCOMB_X30_Y9_N12 8 " "Info: 2: + IC(1.981 ns) + CELL(0.370 ns) = 3.335 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.970 ns) 5.354 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y11_N17 14 " "Info: 3: + IC(1.049 ns) + CELL(0.970 ns) = 5.354 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 14; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.651 ns) 7.292 ns register_4x:inst8\|inst8 4 COMB LCCOMB_X30_Y9_N26 1 " "Info: 4: + IC(1.287 ns) + CELL(0.651 ns) = 7.292 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 9.852 ns register_4x:inst8\|inst8~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.560 ns) + CELL(0.000 ns) = 9.852 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 11.395 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X28_Y9_N9 1 " "Info: 6: + IC(0.877 ns) + CELL(0.666 ns) = 11.395 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 31.95 % ) " "Info: Total cell delay = 3.641 ns ( 31.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.754 ns ( 68.05 % ) " "Info: Total interconnect delay = 7.754 ns ( 68.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.981ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.210 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.983ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.981ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.210 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.983ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.981ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 72.97 MHz 13.704 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 72.97 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3\" (period= 13.704 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.380 ns + Longest register register " "Info: + Longest register to register delay is 9.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.624 ns) 1.786 ns mux2-8:B_sclector\|inst25~127 2 COMB LCCOMB_X29_Y8_N0 1 " "Info: 2: + IC(1.162 ns) + CELL(0.624 ns) = 1.786 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.358 ns mux2-8:B_sclector\|inst25~128 3 COMB LCCOMB_X29_Y8_N12 2 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.358 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.938 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X29_Y8_N8 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.938 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 3.934 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 5 COMB LCCOMB_X29_Y8_N4 2 " "Info: 5: + IC(0.373 ns) + CELL(0.623 ns) = 3.934 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 4.934 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 6 COMB LCCOMB_X29_Y8_N22 4 " "Info: 6: + IC(0.376 ns) + CELL(0.624 ns) = 4.934 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 6.180 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 7 COMB LCCOMB_X31_Y8_N22 2 " "Info: 7: + IC(1.040 ns) + CELL(0.206 ns) = 6.180 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.206 ns) 7.475 ns ALU_parallel_8b:inst4\|74181:inst1\|80 8 COMB LCCOMB_X31_Y9_N10 7 " "Info: 8: + IC(1.089 ns) + CELL(0.206 ns) = 7.475 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.460 ns) 9.380 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 9 REG LCFF_X31_Y8_N27 2 " "Info: 9: + IC(1.445 ns) + CELL(0.460 ns) = 9.380 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.155 ns ( 33.64 % ) " "Info: Total cell delay = 3.155 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.225 ns ( 66.36 % ) " "Info: Total interconnect delay = 6.225 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.060 ns - Smallest " "Info: - Smallest clock skew is -4.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 7.453 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 7.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.623 ns) 3.580 ns register_4x:inst8\|inst5~28 2 COMB LCCOMB_X30_Y9_N4 1 " "Info: 2: + IC(1.973 ns) + CELL(0.623 ns) = 3.580 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { uIR4 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 4.315 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X30_Y9_N30 1 " "Info: 3: + IC(0.365 ns) + CELL(0.370 ns) = 4.315 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.887 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 5.887 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.453 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 5 REG LCFF_X31_Y8_N27 2 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.453 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 35.46 % ) " "Info: Total cell delay = 2.643 ns ( 35.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.810 ns ( 64.54 % ) " "Info: Total interconnect delay = 4.810 ns ( 64.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { uIR4 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { uIR4 {} uIR4~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 11.513 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 11.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.497 ns) 3.453 ns inst16 2 COMB LCCOMB_X30_Y9_N12 8 " "Info: 2: + IC(1.972 ns) + CELL(0.497 ns) = 3.453 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.970 ns) 5.472 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y11_N17 14 " "Info: 3: + IC(1.049 ns) + CELL(0.970 ns) = 5.472 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 14; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.651 ns) 7.410 ns register_4x:inst8\|inst8 4 COMB LCCOMB_X30_Y9_N26 1 " "Info: 4: + IC(1.287 ns) + CELL(0.651 ns) = 7.410 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 9.970 ns register_4x:inst8\|inst8~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.560 ns) + CELL(0.000 ns) = 9.970 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 11.513 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X28_Y9_N9 1 " "Info: 6: + IC(0.877 ns) + CELL(0.666 ns) = 11.513 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.768 ns ( 32.73 % ) " "Info: Total cell delay = 3.768 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.745 ns ( 67.27 % ) " "Info: Total interconnect delay = 7.745 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.513 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.513 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.972ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { uIR4 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { uIR4 {} uIR4~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.513 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.513 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.972ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { uIR4 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { uIR4 {} uIR4~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.973ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.513 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.513 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.972ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 0.984ns 0.497ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 70.99 MHz 14.087 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 70.99 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3\" (period= 14.087 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.380 ns + Longest register register " "Info: + Longest register to register delay is 9.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.624 ns) 1.786 ns mux2-8:B_sclector\|inst25~127 2 COMB LCCOMB_X29_Y8_N0 1 " "Info: 2: + IC(1.162 ns) + CELL(0.624 ns) = 1.786 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.358 ns mux2-8:B_sclector\|inst25~128 3 COMB LCCOMB_X29_Y8_N12 2 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.358 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.938 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X29_Y8_N8 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.938 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 3.934 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 5 COMB LCCOMB_X29_Y8_N4 2 " "Info: 5: + IC(0.373 ns) + CELL(0.623 ns) = 3.934 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 4.934 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 6 COMB LCCOMB_X29_Y8_N22 4 " "Info: 6: + IC(0.376 ns) + CELL(0.624 ns) = 4.934 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 6.180 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 7 COMB LCCOMB_X31_Y8_N22 2 " "Info: 7: + IC(1.040 ns) + CELL(0.206 ns) = 6.180 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.206 ns) 7.475 ns ALU_parallel_8b:inst4\|74181:inst1\|80 8 COMB LCCOMB_X31_Y9_N10 7 " "Info: 8: + IC(1.089 ns) + CELL(0.206 ns) = 7.475 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.460 ns) 9.380 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 9 REG LCFF_X31_Y8_N27 2 " "Info: 9: + IC(1.445 ns) + CELL(0.460 ns) = 9.380 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.155 ns ( 33.64 % ) " "Info: Total cell delay = 3.155 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.225 ns ( 66.36 % ) " "Info: Total interconnect delay = 6.225 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.443 ns - Smallest " "Info: - Smallest clock skew is -4.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 9.772 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 9.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(0.206 ns) 4.227 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(3.017 ns) + CELL(0.206 ns) = 4.227 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 5.552 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 5.552 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.651 ns) 6.634 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X30_Y9_N30 1 " "Info: 4: + IC(0.431 ns) + CELL(0.651 ns) = 6.634 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 8.206 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(1.572 ns) + CELL(0.000 ns) = 8.206 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 9.772 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 6 REG LCFF_X31_Y8_N27 2 " "Info: 6: + IC(0.900 ns) + CELL(0.666 ns) = 9.772 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.733 ns ( 27.97 % ) " "Info: Total cell delay = 2.733 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.039 ns ( 72.03 % ) " "Info: Total interconnect delay = 7.039 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.772 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.772 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 14.215 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 14.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(0.206 ns) 4.227 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(3.017 ns) + CELL(0.206 ns) = 4.227 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 5.552 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 5.552 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 6.155 ns inst16 4 COMB LCCOMB_X30_Y9_N12 8 " "Info: 4: + IC(0.397 ns) + CELL(0.206 ns) = 6.155 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.970 ns) 8.174 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X29_Y11_N17 14 " "Info: 5: + IC(1.049 ns) + CELL(0.970 ns) = 8.174 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 14; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.651 ns) 10.112 ns register_4x:inst8\|inst8 6 COMB LCCOMB_X30_Y9_N26 1 " "Info: 6: + IC(1.287 ns) + CELL(0.651 ns) = 10.112 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 12.672 ns register_4x:inst8\|inst8~clkctrl 7 COMB CLKCTRL_G3 8 " "Info: 7: + IC(2.560 ns) + CELL(0.000 ns) = 12.672 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 14.215 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X28_Y9_N9 1 " "Info: 8: + IC(0.877 ns) + CELL(0.666 ns) = 14.215 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.909 ns ( 27.50 % ) " "Info: Total cell delay = 3.909 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.306 ns ( 72.50 % ) " "Info: Total interconnect delay = 10.306 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.215 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.215 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.772 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.772 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.215 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.215 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.772 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.772 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.215 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.215 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 70.99 MHz 14.087 ns Internal " "Info: Clock \"START\" has Internal fmax of 70.99 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3\" (period= 14.087 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.380 ns + Longest register register " "Info: + Longest register to register delay is 9.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.624 ns) 1.786 ns mux2-8:B_sclector\|inst25~127 2 COMB LCCOMB_X29_Y8_N0 1 " "Info: 2: + IC(1.162 ns) + CELL(0.624 ns) = 1.786 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.358 ns mux2-8:B_sclector\|inst25~128 3 COMB LCCOMB_X29_Y8_N12 2 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.358 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.938 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X29_Y8_N8 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.938 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 3.934 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 5 COMB LCCOMB_X29_Y8_N4 2 " "Info: 5: + IC(0.373 ns) + CELL(0.623 ns) = 3.934 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 4.934 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 6 COMB LCCOMB_X29_Y8_N22 4 " "Info: 6: + IC(0.376 ns) + CELL(0.624 ns) = 4.934 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 6.180 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 7 COMB LCCOMB_X31_Y8_N22 2 " "Info: 7: + IC(1.040 ns) + CELL(0.206 ns) = 6.180 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.206 ns) 7.475 ns ALU_parallel_8b:inst4\|74181:inst1\|80 8 COMB LCCOMB_X31_Y9_N10 7 " "Info: 8: + IC(1.089 ns) + CELL(0.206 ns) = 7.475 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.460 ns) 9.380 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 9 REG LCFF_X31_Y8_N27 2 " "Info: 9: + IC(1.445 ns) + CELL(0.460 ns) = 9.380 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.155 ns ( 33.64 % ) " "Info: Total cell delay = 3.155 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.225 ns ( 66.36 % ) " "Info: Total interconnect delay = 6.225 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.443 ns - Smallest " "Info: - Smallest clock skew is -4.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 8.421 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 8.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.370 ns) 2.876 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(1.356 ns) + CELL(0.370 ns) = 2.876 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 4.201 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 4.201 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.651 ns) 5.283 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X30_Y9_N30 1 " "Info: 4: + IC(0.431 ns) + CELL(0.651 ns) = 5.283 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 6.855 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(1.572 ns) + CELL(0.000 ns) = 6.855 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 8.421 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 6 REG LCFF_X31_Y8_N27 2 " "Info: 6: + IC(0.900 ns) + CELL(0.666 ns) = 8.421 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.043 ns ( 36.14 % ) " "Info: Total cell delay = 3.043 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.378 ns ( 63.86 % ) " "Info: Total interconnect delay = 5.378 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 12.864 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 12.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.370 ns) 2.876 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(1.356 ns) + CELL(0.370 ns) = 2.876 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 4.201 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 4.201 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 4.804 ns inst16 4 COMB LCCOMB_X30_Y9_N12 8 " "Info: 4: + IC(0.397 ns) + CELL(0.206 ns) = 4.804 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.970 ns) 6.823 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X29_Y11_N17 14 " "Info: 5: + IC(1.049 ns) + CELL(0.970 ns) = 6.823 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 14; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.651 ns) 8.761 ns register_4x:inst8\|inst8 6 COMB LCCOMB_X30_Y9_N26 1 " "Info: 6: + IC(1.287 ns) + CELL(0.651 ns) = 8.761 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 11.321 ns register_4x:inst8\|inst8~clkctrl 7 COMB CLKCTRL_G3 8 " "Info: 7: + IC(2.560 ns) + CELL(0.000 ns) = 11.321 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 12.864 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X28_Y9_N9 1 " "Info: 8: + IC(0.877 ns) + CELL(0.666 ns) = 12.864 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.219 ns ( 32.80 % ) " "Info: Total cell delay = 4.219 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.645 ns ( 67.20 % ) " "Info: Total interconnect delay = 8.645 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.864 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.864 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.864 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.864 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.864 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.864 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 70.99 MHz 14.087 ns Internal " "Info: Clock \"CP\" has Internal fmax of 70.99 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3\" (period= 14.087 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.380 ns + Longest register register " "Info: + Longest register to register delay is 9.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X28_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.624 ns) 1.786 ns mux2-8:B_sclector\|inst25~127 2 COMB LCCOMB_X29_Y8_N0 1 " "Info: 2: + IC(1.162 ns) + CELL(0.624 ns) = 1.786 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.358 ns mux2-8:B_sclector\|inst25~128 3 COMB LCCOMB_X29_Y8_N12 2 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.358 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.938 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 4 COMB LCCOMB_X29_Y8_N8 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.938 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 3.934 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 5 COMB LCCOMB_X29_Y8_N4 2 " "Info: 5: + IC(0.373 ns) + CELL(0.623 ns) = 3.934 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 4.934 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 6 COMB LCCOMB_X29_Y8_N22 4 " "Info: 6: + IC(0.376 ns) + CELL(0.624 ns) = 4.934 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 6.180 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 7 COMB LCCOMB_X31_Y8_N22 2 " "Info: 7: + IC(1.040 ns) + CELL(0.206 ns) = 6.180 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.206 ns) 7.475 ns ALU_parallel_8b:inst4\|74181:inst1\|80 8 COMB LCCOMB_X31_Y9_N10 7 " "Info: 8: + IC(1.089 ns) + CELL(0.206 ns) = 7.475 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.460 ns) 9.380 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 9 REG LCFF_X31_Y8_N27 2 " "Info: 9: + IC(1.445 ns) + CELL(0.460 ns) = 9.380 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.155 ns ( 33.64 % ) " "Info: Total cell delay = 3.155 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.225 ns ( 66.36 % ) " "Info: Total interconnect delay = 6.225 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.443 ns - Smallest " "Info: - Smallest clock skew is -4.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.288 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 7.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.589 ns) 3.068 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X30_Y9_N10 9 " "Info: 2: + IC(1.329 ns) + CELL(0.589 ns) = 3.068 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.651 ns) 4.150 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X30_Y9_N30 1 " "Info: 3: + IC(0.431 ns) + CELL(0.651 ns) = 4.150 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.722 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 5.722 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.288 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3 5 REG LCFF_X31_Y8_N27 2 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.288 ns; Loc. = LCFF_X31_Y8_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 41.93 % ) " "Info: Total cell delay = 3.056 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.232 ns ( 58.07 % ) " "Info: Total interconnect delay = 4.232 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.329ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.589ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.731 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 11.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.589 ns) 3.068 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X30_Y9_N10 9 " "Info: 2: + IC(1.329 ns) + CELL(0.589 ns) = 3.068 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 3.671 ns inst16 3 COMB LCCOMB_X30_Y9_N12 8 " "Info: 3: + IC(0.397 ns) + CELL(0.206 ns) = 3.671 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.970 ns) 5.690 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X29_Y11_N17 14 " "Info: 4: + IC(1.049 ns) + CELL(0.970 ns) = 5.690 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 14; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.651 ns) 7.628 ns register_4x:inst8\|inst8 5 COMB LCCOMB_X30_Y9_N26 1 " "Info: 5: + IC(1.287 ns) + CELL(0.651 ns) = 7.628 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 10.188 ns register_4x:inst8\|inst8~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.560 ns) + CELL(0.000 ns) = 10.188 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 11.731 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X28_Y9_N9 1 " "Info: 7: + IC(0.877 ns) + CELL(0.666 ns) = 11.731 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.232 ns ( 36.08 % ) " "Info: Total cell delay = 4.232 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.499 ns ( 63.92 % ) " "Info: Total interconnect delay = 7.499 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.731 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.731 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.329ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.150ns 0.589ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.329ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.589ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.731 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.731 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.329ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.150ns 0.589ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 1.162ns 0.366ns 0.374ns 0.373ns 0.376ns 1.040ns 1.089ns 1.445ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.623ns 0.624ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.329ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.589ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.731 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.731 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.329ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.150ns 0.589ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 58 " "Warning: Circuit may not operate. Detected 58 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 uIR6 2.179 ns " "Info: Found hold time violation between source  pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" for clock \"uIR6\" (Hold time is 2.179 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.011 ns + Largest " "Info: + Largest clock skew is 4.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 10.670 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 10.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.606 ns) 3.576 ns inst16 2 COMB LCCOMB_X30_Y9_N12 8 " "Info: 2: + IC(1.976 ns) + CELL(0.606 ns) = 3.576 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.428 ns) + CELL(0.666 ns) 10.670 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X30_Y8_N3 3 " "Info: 3: + IC(6.428 ns) + CELL(0.666 ns) = 10.670 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 21.24 % ) " "Info: Total cell delay = 2.266 ns ( 21.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.404 ns ( 78.76 % ) " "Info: Total interconnect delay = 8.404 ns ( 78.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.670 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.670 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.976ns 6.428ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 6.659 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.544 ns) 3.521 ns register_4x:inst8\|inst5 2 COMB LCCOMB_X30_Y9_N30 1 " "Info: 2: + IC(1.983 ns) + CELL(0.544 ns) = 3.521 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { uIR6 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.093 ns register_4x:inst8\|inst5~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.572 ns) + CELL(0.000 ns) = 5.093 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 6.659 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X31_Y8_N19 2 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 6.659 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.204 ns ( 33.10 % ) " "Info: Total cell delay = 2.204 ns ( 33.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.455 ns ( 66.90 % ) " "Info: Total interconnect delay = 4.455 ns ( 66.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.983ns 1.572ns 0.900ns } { 0.000ns 0.994ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.670 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.670 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.976ns 6.428ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.983ns 1.572ns 0.900ns } { 0.000ns 0.994ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.834 ns - Shortest register register " "Info: - Shortest register to register delay is 1.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X31_Y8_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU_parallel_8b:inst4\|74181:inst1\|45~118 2 COMB LCCOMB_X31_Y8_N18 4 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~118'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.623 ns) 1.726 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 3 COMB LCCOMB_X30_Y8_N2 8 " "Info: 3: + IC(0.710 ns) + CELL(0.623 ns) = 1.726 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.834 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X30_Y8_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.834 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.124 ns ( 61.29 % ) " "Info: Total cell delay = 1.124 ns ( 61.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.710 ns ( 38.71 % ) " "Info: Total interconnect delay = 0.710 ns ( 38.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.670 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.670 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.976ns 6.428ns } { 0.000ns 0.994ns 0.606ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.983ns 1.572ns 0.900ns } { 0.000ns 0.994ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 uIR5 1.387 ns " "Info: Found hold time violation between source  pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" for clock \"uIR5\" (Hold time is 1.387 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.219 ns + Largest " "Info: + Largest clock skew is 3.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 10.429 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 10.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.370 ns) 3.335 ns inst16 2 COMB LCCOMB_X30_Y9_N12 8 " "Info: 2: + IC(1.981 ns) + CELL(0.370 ns) = 3.335 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.428 ns) + CELL(0.666 ns) 10.429 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X30_Y8_N3 3 " "Info: 3: + IC(6.428 ns) + CELL(0.666 ns) = 10.429 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 19.37 % ) " "Info: Total cell delay = 2.020 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.409 ns ( 80.63 % ) " "Info: Total interconnect delay = 8.409 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.429 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.429 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.981ns 6.428ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 7.210 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 7.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.370 ns) 3.337 ns register_4x:inst8\|inst5~28 2 COMB LCCOMB_X30_Y9_N4 1 " "Info: 2: + IC(1.983 ns) + CELL(0.370 ns) = 3.337 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { uIR5 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 4.072 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X30_Y9_N30 1 " "Info: 3: + IC(0.365 ns) + CELL(0.370 ns) = 4.072 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.644 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 5.644 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.210 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X31_Y8_N19 2 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.210 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.390 ns ( 33.15 % ) " "Info: Total cell delay = 2.390 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.820 ns ( 66.85 % ) " "Info: Total interconnect delay = 4.820 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.210 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.983ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.429 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.429 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.981ns 6.428ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.210 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.983ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.834 ns - Shortest register register " "Info: - Shortest register to register delay is 1.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X31_Y8_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU_parallel_8b:inst4\|74181:inst1\|45~118 2 COMB LCCOMB_X31_Y8_N18 4 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~118'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.623 ns) 1.726 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 3 COMB LCCOMB_X30_Y8_N2 8 " "Info: 3: + IC(0.710 ns) + CELL(0.623 ns) = 1.726 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.834 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X30_Y8_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.834 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.124 ns ( 61.29 % ) " "Info: Total cell delay = 1.124 ns ( 61.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.710 ns ( 38.71 % ) " "Info: Total interconnect delay = 0.710 ns ( 38.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.429 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.429 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.981ns 6.428ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.210 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.983ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.370ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 uIR4 1.262 ns " "Info: Found hold time violation between source  pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" for clock \"uIR4\" (Hold time is 1.262 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.094 ns + Largest " "Info: + Largest clock skew is 3.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 10.547 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 10.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.497 ns) 3.453 ns inst16 2 COMB LCCOMB_X30_Y9_N12 8 " "Info: 2: + IC(1.972 ns) + CELL(0.497 ns) = 3.453 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.428 ns) + CELL(0.666 ns) 10.547 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X30_Y8_N3 3 " "Info: 3: + IC(6.428 ns) + CELL(0.666 ns) = 10.547 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 20.36 % ) " "Info: Total cell delay = 2.147 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 79.64 % ) " "Info: Total interconnect delay = 8.400 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.547 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.547 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.972ns 6.428ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 7.453 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 7.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.623 ns) 3.580 ns register_4x:inst8\|inst5~28 2 COMB LCCOMB_X30_Y9_N4 1 " "Info: 2: + IC(1.973 ns) + CELL(0.623 ns) = 3.580 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { uIR4 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 4.315 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X30_Y9_N30 1 " "Info: 3: + IC(0.365 ns) + CELL(0.370 ns) = 4.315 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.887 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 5.887 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.453 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X31_Y8_N19 2 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.453 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 35.46 % ) " "Info: Total cell delay = 2.643 ns ( 35.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.810 ns ( 64.54 % ) " "Info: Total interconnect delay = 4.810 ns ( 64.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { uIR4 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { uIR4 {} uIR4~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.973ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.547 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.547 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.972ns 6.428ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { uIR4 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { uIR4 {} uIR4~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.973ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.834 ns - Shortest register register " "Info: - Shortest register to register delay is 1.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X31_Y8_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU_parallel_8b:inst4\|74181:inst1\|45~118 2 COMB LCCOMB_X31_Y8_N18 4 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~118'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.623 ns) 1.726 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 3 COMB LCCOMB_X30_Y8_N2 8 " "Info: 3: + IC(0.710 ns) + CELL(0.623 ns) = 1.726 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.834 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X30_Y8_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.834 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.124 ns ( 61.29 % ) " "Info: Total cell delay = 1.124 ns ( 61.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.710 ns ( 38.71 % ) " "Info: Total interconnect delay = 0.710 ns ( 38.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.547 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.547 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.972ns 6.428ns } { 0.000ns 0.984ns 0.497ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { uIR4 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { uIR4 {} uIR4~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.973ns 0.365ns 1.572ns 0.900ns } { 0.000ns 0.984ns 0.623ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 CLR 1.645 ns " "Info: Found hold time violation between source  pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" for clock \"CLR\" (Hold time is 1.645 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.477 ns + Largest " "Info: + Largest clock skew is 3.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 13.249 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 13.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(0.206 ns) 4.227 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(3.017 ns) + CELL(0.206 ns) = 4.227 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 5.552 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 5.552 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 6.155 ns inst16 4 COMB LCCOMB_X30_Y9_N12 8 " "Info: 4: + IC(0.397 ns) + CELL(0.206 ns) = 6.155 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.428 ns) + CELL(0.666 ns) 13.249 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X30_Y8_N3 3 " "Info: 5: + IC(6.428 ns) + CELL(0.666 ns) = 13.249 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.288 ns ( 17.27 % ) " "Info: Total cell delay = 2.288 ns ( 17.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.961 ns ( 82.73 % ) " "Info: Total interconnect delay = 10.961 ns ( 82.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.249 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.249 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.397ns 6.428ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 9.772 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 9.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(0.206 ns) 4.227 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(3.017 ns) + CELL(0.206 ns) = 4.227 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 5.552 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 5.552 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.651 ns) 6.634 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X30_Y9_N30 1 " "Info: 4: + IC(0.431 ns) + CELL(0.651 ns) = 6.634 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 8.206 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(1.572 ns) + CELL(0.000 ns) = 8.206 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 9.772 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X31_Y8_N19 2 " "Info: 6: + IC(0.900 ns) + CELL(0.666 ns) = 9.772 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.733 ns ( 27.97 % ) " "Info: Total cell delay = 2.733 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.039 ns ( 72.03 % ) " "Info: Total interconnect delay = 7.039 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.772 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.772 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.249 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.249 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.397ns 6.428ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.772 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.772 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.834 ns - Shortest register register " "Info: - Shortest register to register delay is 1.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X31_Y8_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU_parallel_8b:inst4\|74181:inst1\|45~118 2 COMB LCCOMB_X31_Y8_N18 4 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~118'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.623 ns) 1.726 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 3 COMB LCCOMB_X30_Y8_N2 8 " "Info: 3: + IC(0.710 ns) + CELL(0.623 ns) = 1.726 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.834 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X30_Y8_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.834 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.124 ns ( 61.29 % ) " "Info: Total cell delay = 1.124 ns ( 61.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.710 ns ( 38.71 % ) " "Info: Total interconnect delay = 0.710 ns ( 38.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.249 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.249 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.397ns 6.428ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.772 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.772 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 START 1.645 ns " "Info: Found hold time violation between source  pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" for clock \"START\" (Hold time is 1.645 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.477 ns + Largest " "Info: + Largest clock skew is 3.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 11.898 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 11.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.370 ns) 2.876 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(1.356 ns) + CELL(0.370 ns) = 2.876 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 4.201 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 4.201 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 4.804 ns inst16 4 COMB LCCOMB_X30_Y9_N12 8 " "Info: 4: + IC(0.397 ns) + CELL(0.206 ns) = 4.804 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.428 ns) + CELL(0.666 ns) 11.898 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X30_Y8_N3 3 " "Info: 5: + IC(6.428 ns) + CELL(0.666 ns) = 11.898 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.598 ns ( 21.84 % ) " "Info: Total cell delay = 2.598 ns ( 21.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 78.16 % ) " "Info: Total interconnect delay = 9.300 ns ( 78.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.898 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.898 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.397ns 6.428ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 8.421 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 8.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'START'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1400 -720 -552 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.370 ns) 2.876 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(1.356 ns) + CELL(0.370 ns) = 2.876 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { START START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 4.201 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 4.201 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.651 ns) 5.283 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X30_Y9_N30 1 " "Info: 4: + IC(0.431 ns) + CELL(0.651 ns) = 5.283 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 6.855 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(1.572 ns) + CELL(0.000 ns) = 6.855 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 8.421 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X31_Y8_N19 2 " "Info: 6: + IC(0.900 ns) + CELL(0.666 ns) = 8.421 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.043 ns ( 36.14 % ) " "Info: Total cell delay = 3.043 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.378 ns ( 63.86 % ) " "Info: Total interconnect delay = 5.378 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.898 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.898 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.397ns 6.428ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.834 ns - Shortest register register " "Info: - Shortest register to register delay is 1.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X31_Y8_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU_parallel_8b:inst4\|74181:inst1\|45~118 2 COMB LCCOMB_X31_Y8_N18 4 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~118'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.623 ns) 1.726 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 3 COMB LCCOMB_X30_Y8_N2 8 " "Info: 3: + IC(0.710 ns) + CELL(0.623 ns) = 1.726 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.834 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X30_Y8_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.834 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.124 ns ( 61.29 % ) " "Info: Total cell delay = 1.124 ns ( 61.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.710 ns ( 38.71 % ) " "Info: Total interconnect delay = 0.710 ns ( 38.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.898 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.898 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.397ns 6.428ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { START START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { START {} START~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.356ns 1.119ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.370ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 CP 1.645 ns " "Info: Found hold time violation between source  pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" for clock \"CP\" (Hold time is 1.645 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.477 ns + Largest " "Info: + Largest clock skew is 3.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 10.765 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 10.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.589 ns) 3.068 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X30_Y9_N10 9 " "Info: 2: + IC(1.329 ns) + CELL(0.589 ns) = 3.068 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 3.671 ns inst16 3 COMB LCCOMB_X30_Y9_N12 8 " "Info: 3: + IC(0.397 ns) + CELL(0.206 ns) = 3.671 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.428 ns) + CELL(0.666 ns) 10.765 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X30_Y8_N3 3 " "Info: 4: + IC(6.428 ns) + CELL(0.666 ns) = 10.765 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 24.25 % ) " "Info: Total cell delay = 2.611 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.154 ns ( 75.75 % ) " "Info: Total interconnect delay = 8.154 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.765 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.765 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.329ns 0.397ns 6.428ns } { 0.000ns 1.150ns 0.589ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.288 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 7.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1448 -720 -552 -1432 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.589 ns) 3.068 ns START_STOP_NEW:inst3\|inst31 2 COMB LCCOMB_X30_Y9_N10 9 " "Info: 2: + IC(1.329 ns) + CELL(0.589 ns) = 3.068 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CP START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.651 ns) 4.150 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X30_Y9_N30 1 " "Info: 3: + IC(0.431 ns) + CELL(0.651 ns) = 4.150 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 5.722 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.572 ns) + CELL(0.000 ns) = 5.722 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.288 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X31_Y8_N19 2 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.288 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 41.93 % ) " "Info: Total cell delay = 3.056 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.232 ns ( 58.07 % ) " "Info: Total interconnect delay = 4.232 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.329ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.589ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.765 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.765 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.329ns 0.397ns 6.428ns } { 0.000ns 1.150ns 0.589ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.329ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.589ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.834 ns - Shortest register register " "Info: - Shortest register to register delay is 1.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X31_Y8_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N19; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU_parallel_8b:inst4\|74181:inst1\|45~118 2 COMB LCCOMB_X31_Y8_N18 4 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|45~118'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.623 ns) 1.726 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 3 COMB LCCOMB_X30_Y8_N2 8 " "Info: 3: + IC(0.710 ns) + CELL(0.623 ns) = 1.726 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.834 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X30_Y8_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.834 ns; Loc. = LCFF_X30_Y8_N3; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.124 ns ( 61.29 % ) " "Info: Total cell delay = 1.124 ns ( 61.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.710 ns ( 38.71 % ) " "Info: Total interconnect delay = 0.710 ns ( 38.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.765 ns" { CP START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.765 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.329ns 0.397ns 6.428ns } { 0.000ns 1.150ns 0.589ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { CP START_STOP_NEW:inst3|inst31 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { CP {} CP~combout {} START_STOP_NEW:inst3|inst31 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.329ns 0.431ns 1.572ns 0.900ns } { 0.000ns 1.150ns 0.589ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 ALU_parallel_8b:inst4|74181:inst1|45~118 ALU_parallel_8b:inst4|74181:inst1|82~171 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.834 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1 {} ALU_parallel_8b:inst4|74181:inst1|45~118 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 0.710ns 0.000ns } { 0.000ns 0.393ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3 A_R uIR6 10.030 ns register " "Info: tsu for register \"register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3\" (data pin = \"A_R\", clock pin = \"uIR6\") is 10.030 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.474 ns + Longest pin register " "Info: + Longest pin to register delay is 16.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns A_R 1 PIN PIN_110 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 8; PIN Node = 'A_R'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -272 -88 80 -256 "A_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.513 ns) + CELL(0.647 ns) 8.145 ns ALU_parallel_8b:inst4\|74181:inst\|44~118 2 COMB LCCOMB_X28_Y8_N28 2 " "Info: 2: + IC(6.513 ns) + CELL(0.647 ns) = 8.145 ns; Loc. = LCCOMB_X28_Y8_N28; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~118'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.160 ns" { A_R ALU_parallel_8b:inst4|74181:inst|44~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.370 ns) 10.436 ns ALU_parallel_8b:inst4\|74181:inst\|47~264 3 COMB LCCOMB_X29_Y8_N24 2 " "Info: 3: + IC(1.921 ns) + CELL(0.370 ns) = 10.436 ns; Loc. = LCCOMB_X29_Y8_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|47~264'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { ALU_parallel_8b:inst4|74181:inst|44~118 ALU_parallel_8b:inst4|74181:inst|47~264 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 11.180 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 4 COMB LCCOMB_X29_Y8_N4 2 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 11.180 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU_parallel_8b:inst4|74181:inst|47~264 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 12.180 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 5 COMB LCCOMB_X29_Y8_N22 4 " "Info: 5: + IC(0.376 ns) + CELL(0.624 ns) = 12.180 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 13.426 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 6 COMB LCCOMB_X31_Y8_N22 2 " "Info: 6: + IC(1.040 ns) + CELL(0.206 ns) = 13.426 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.206 ns) 14.721 ns ALU_parallel_8b:inst4\|74181:inst1\|80 7 COMB LCCOMB_X31_Y9_N10 7 " "Info: 7: + IC(1.089 ns) + CELL(0.206 ns) = 14.721 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.206 ns) 16.366 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3~feeder 8 COMB LCCOMB_X29_Y11_N14 1 " "Info: 8: + IC(1.439 ns) + CELL(0.206 ns) = 16.366 ns; Loc. = LCCOMB_X29_Y11_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3~feeder'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.474 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3 9 REG LCFF_X29_Y11_N15 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 16.474 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.722 ns ( 22.59 % ) " "Info: Total cell delay = 3.722 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.752 ns ( 77.41 % ) " "Info: Total interconnect delay = 12.752 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "16.474 ns" { A_R ALU_parallel_8b:inst4|74181:inst|44~118 ALU_parallel_8b:inst4|74181:inst|47~264 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "16.474 ns" { A_R {} A_R~combout {} ALU_parallel_8b:inst4|74181:inst|44~118 {} ALU_parallel_8b:inst4|74181:inst|47~264 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 6.513ns 1.921ns 0.374ns 0.376ns 1.040ns 1.089ns 1.439ns 0.000ns } { 0.000ns 0.985ns 0.647ns 0.370ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 6.404 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to destination register is 6.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(0.370 ns) 3.349 ns register_4x:inst8\|inst9 2 COMB LCCOMB_X30_Y9_N0 1 " "Info: 2: + IC(1.985 ns) + CELL(0.370 ns) = 3.349 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|inst9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { uIR6 register_4x:inst8|inst9 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.000 ns) 4.841 ns register_4x:inst8\|inst9~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.492 ns) + CELL(0.000 ns) = 4.841 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst9~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 6.404 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3 4 REG LCFF_X29_Y11_N15 1 " "Info: 4: + IC(0.897 ns) + CELL(0.666 ns) = 6.404 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 31.70 % ) " "Info: Total cell delay = 2.030 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 68.30 % ) " "Info: Total interconnect delay = 4.374 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { uIR6 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.985ns 1.492ns 0.897ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "16.474 ns" { A_R ALU_parallel_8b:inst4|74181:inst|44~118 ALU_parallel_8b:inst4|74181:inst|47~264 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "16.474 ns" { A_R {} A_R~combout {} ALU_parallel_8b:inst4|74181:inst|44~118 {} ALU_parallel_8b:inst4|74181:inst|47~264 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3~feeder {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 6.513ns 1.921ns 0.374ns 0.376ns 1.040ns 1.089ns 1.439ns 0.000ns } { 0.000ns 0.985ns 0.647ns 0.370ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { uIR6 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.985ns 1.492ns 0.897ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR A7 register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst 19.617 ns register " "Info: tco from clock \"CLR\" to destination pin \"A7\" through register \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst\" is 19.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 13.116 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 13.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(0.206 ns) 4.227 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(3.017 ns) + CELL(0.206 ns) = 4.227 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 5.552 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 5.552 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.615 ns) 7.604 ns inst17 4 COMB LCCOMB_X30_Y9_N20 1 " "Info: 4: + IC(1.437 ns) + CELL(0.615 ns) = 7.604 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 1; COMB Node = 'inst17'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { START_STOP_NEW:inst3|inst31 inst17 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.965 ns) + CELL(0.000 ns) 11.569 ns inst17~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(3.965 ns) + CELL(0.000 ns) = 11.569 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.965 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 13.116 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst 6 REG LCFF_X30_Y9_N9 1 " "Info: 6: + IC(0.881 ns) + CELL(0.666 ns) = 13.116 ns; Loc. = LCFF_X30_Y9_N9; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { inst17~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.697 ns ( 20.56 % ) " "Info: Total cell delay = 2.697 ns ( 20.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.419 ns ( 79.44 % ) " "Info: Total interconnect delay = 10.419 ns ( 79.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.116 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst17 inst17~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.116 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst17 {} inst17~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 3.017ns 1.119ns 1.437ns 3.965ns 0.881ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.197 ns + Longest register pin " "Info: + Longest register to pin delay is 6.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst 1 REG LCFF_X30_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y9_N9; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(3.266 ns) 6.197 ns A7 2 PIN PIN_179 0 " "Info: 2: + IC(2.931 ns) + CELL(3.266 ns) = 6.197 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'A7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst A7 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -528 2392 2408 -352 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 52.70 % ) " "Info: Total cell delay = 3.266 ns ( 52.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.931 ns ( 47.30 % ) " "Info: Total interconnect delay = 2.931 ns ( 47.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst A7 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.197 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} A7 {} } { 0.000ns 2.931ns } { 0.000ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.116 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst17 inst17~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.116 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst17 {} inst17~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 3.017ns 1.119ns 1.437ns 3.965ns 0.881ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst A7 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.197 ns" { register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} A7 {} } { 0.000ns 2.931ns } { 0.000ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "WE WE_OUT 14.066 ns Longest " "Info: Longest tpd from source pin \"WE\" to destination pin \"WE_OUT\" is 14.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns WE 1 PIN PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 2; PIN Node = 'WE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1120 -1096 -928 -1104 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.758 ns) + CELL(0.651 ns) 7.403 ns 24_decoder:inst2\|inst6 2 COMB LCCOMB_X31_Y1_N18 1 " "Info: 2: + IC(5.758 ns) + CELL(0.651 ns) = 7.403 ns; Loc. = LCCOMB_X31_Y1_N18; Fanout = 1; COMB Node = '24_decoder:inst2\|inst6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { WE 24_decoder:inst2|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.367 ns) + CELL(3.296 ns) 14.066 ns WE_OUT 3 PIN PIN_64 0 " "Info: 3: + IC(3.367 ns) + CELL(3.296 ns) = 14.066 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'WE_OUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.663 ns" { 24_decoder:inst2|inst6 WE_OUT } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1104 -720 -544 -1088 "WE_OUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.941 ns ( 35.13 % ) " "Info: Total cell delay = 4.941 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.125 ns ( 64.87 % ) " "Info: Total interconnect delay = 9.125 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.066 ns" { WE 24_decoder:inst2|inst6 WE_OUT } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.066 ns" { WE {} WE~combout {} 24_decoder:inst2|inst6 {} WE_OUT {} } { 0.000ns 0.000ns 5.758ns 3.367ns } { 0.000ns 0.994ns 0.651ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 C0 CLR 4.638 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"CLR\") is 4.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 14.215 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 14.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1432 -720 -552 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(0.206 ns) 4.227 ns START_STOP_NEW:inst3\|inst24~head_lut 2 COMB LCCOMB_X30_Y7_N10 1 " "Info: 2: + IC(3.017 ns) + CELL(0.206 ns) = 4.227 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 1; COMB Node = 'START_STOP_NEW:inst3\|inst24~head_lut'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 336 488 552 416 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.206 ns) 5.552 ns START_STOP_NEW:inst3\|inst31 3 COMB LCCOMB_X30_Y9_N10 9 " "Info: 3: + IC(1.119 ns) + CELL(0.206 ns) = 5.552 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 9; COMB Node = 'START_STOP_NEW:inst3\|inst31'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 } "NODE_NAME" } } { "START_STOP_NEW.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/START_STOP_NEW.bdf" { { 328 704 768 376 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 6.155 ns inst16 4 COMB LCCOMB_X30_Y9_N12 8 " "Info: 4: + IC(0.397 ns) + CELL(0.206 ns) = 6.155 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { START_STOP_NEW:inst3|inst31 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.970 ns) 8.174 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X29_Y11_N17 14 " "Info: 5: + IC(1.049 ns) + CELL(0.970 ns) = 8.174 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 14; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.651 ns) 10.112 ns register_4x:inst8\|inst8 6 COMB LCCOMB_X30_Y9_N26 1 " "Info: 6: + IC(1.287 ns) + CELL(0.651 ns) = 10.112 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(0.000 ns) 12.672 ns register_4x:inst8\|inst8~clkctrl 7 COMB CLKCTRL_G3 8 " "Info: 7: + IC(2.560 ns) + CELL(0.000 ns) = 12.672 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 14.215 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X28_Y9_N9 1 " "Info: 8: + IC(0.877 ns) + CELL(0.666 ns) = 14.215 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.909 ns ( 27.50 % ) " "Info: Total cell delay = 3.909 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.306 ns ( 72.50 % ) " "Info: Total interconnect delay = 10.306 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.215 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.215 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.883 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 3; PIN Node = 'C0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.470 ns) + CELL(0.624 ns) 8.089 ns ALU_parallel_8b:inst4\|74181:inst\|80~23 2 COMB LCCOMB_X29_Y11_N20 8 " "Info: 2: + IC(6.470 ns) + CELL(0.624 ns) = 8.089 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~23'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.094 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.206 ns) 9.775 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3~feeder 3 COMB LCCOMB_X28_Y9_N8 1 " "Info: 3: + IC(1.480 ns) + CELL(0.206 ns) = 9.775 ns; Loc. = LCCOMB_X28_Y9_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3~feeder'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.883 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X28_Y9_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.883 ns; Loc. = LCFF_X28_Y9_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3~feeder register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/machine_v1/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.933 ns ( 19.56 % ) " "Info: Total cell delay = 1.933 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.950 ns ( 80.44 % ) " "Info: Total interconnect delay = 7.950 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3~feeder register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80~23 {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3~feeder {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.470ns 1.480ns 0.000ns } { 0.000ns 0.995ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.215 ns" { CLR START_STOP_NEW:inst3|inst24~head_lut START_STOP_NEW:inst3|inst31 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.215 ns" { CLR {} CLR~combout {} START_STOP_NEW:inst3|inst24~head_lut {} START_STOP_NEW:inst3|inst31 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.017ns 1.119ns 0.397ns 1.049ns 1.287ns 2.560ns 0.877ns } { 0.000ns 1.004ns 0.206ns 0.206ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3~feeder register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80~23 {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3~feeder {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.470ns 1.480ns 0.000ns } { 0.000ns 0.995ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 19:39:19 2024 " "Info: Processing ended: Sat Apr 27 19:39:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Info: Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
