$date
  Fri Sep 13 17:32:34 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module mydiv3_tb $end
$var reg 4 ! a[3:0] $end
$var reg 3 " b[2:0] $end
$scope module insmydiv3 $end
$var reg 4 # pibcd[3:0] $end
$var reg 3 $ poout[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b000 "
b0000 #
b000 $
#10000000
b0001 !
b0001 #
#20000000
b0010 !
b0010 #
#30000000
b0011 !
b001 "
b0011 #
b001 $
#40000000
b0100 !
b0100 #
#50000000
b0101 !
b0101 #
#60000000
b0110 !
b010 "
b0110 #
b010 $
#70000000
b0111 !
b0111 #
#80000000
b1000 !
b1000 #
#90000000
b1001 !
b011 "
b1001 #
b011 $
#100000000
b1010 !
b1010 #
#110000000
b1011 !
b1011 #
#120000000
b1100 !
b000 "
b1100 #
b000 $
#130000000
b1101 !
b1101 #
#140000000
b1110 !
b1110 #
#150000000
b1111 !
b1111 #
#160000000
b0000 !
b0000 #
