#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May  7 16:54:52 2020
# Process ID: 3000
# Current directory: D:/Verilog/lb_2/tmp/device
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14148 D:\Verilog\lb_2\tmp\device\device.xpr
# Log file: D:/Verilog/lb_2/tmp/device/vivado.log
# Journal file: D:/Verilog/lb_2/tmp/device\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/lb_2/tmp/device/device.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
launch_simulation
source main_tb.tcl
current_sim simulation_4
close_sim
launch_simulation -mode post-synthesis -type timing
relaunch_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
current_sim simulation_5
close_sim
close_sim
launch_simulation
source main_tb.tcl
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
close_sim
launch_simulation
source main_tb.tcl
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
current_sim simulation_11
close_sim
launch_simulation
close_sim
launch_simulation
source main_tb.tcl
close_sim
launch_simulation
source main_tb.tcl
close_sim
launch_simulation
source main_tb.tcl
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
close_sim
launch_simulation
source main_tb.tcl
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source main_tb.tcl
current_sim simulation_19
close_sim
launch_simulation
close_sim
launch_simulation
source main_tb.tcl
close_sim
file mkdir D:/Verilog/lb_2/tmp/device/device.srcs/constrs_1
add_files -fileset constrs_1 -norecurse D:/Verilog/lb_2/xdc/message.txt
launch_simulation -mode post-synthesis -type timing
launch_simulation
source main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
launch_simulation -mode post-synthesis -type timing
